#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 20 01:21:32 2018
# Process ID: 20632
# Current directory: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1
# Command line: vivado -log design_1_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl
# Log file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.vds
# Journal file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'trevor' on host 'localhost' (Linux_x86_64 version 4.4.114-42-default) on Tue Feb 20 01:21:43 EST 2018
INFO: [HLS 200-10] On os "openSUSE Leap 42.3"
INFO: [HLS 200-10] In directory '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tcpg236-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 348.660 ; gain = 13.582 ; free physical = 1552 ; free virtual = 7675
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 348.660 ; gain = 13.582 ; free physical = 1710 ; free virtual = 7835
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 476.656 ; gain = 141.578 ; free physical = 1685 ; free virtual = 7813
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 476.656 ; gain = 141.578 ; free physical = 1655 ; free virtual = 7785
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:963).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1089).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:919).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1513).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1398).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1496).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg', detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:866:10) to (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:865:53) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 540.656 ; gain = 205.578 ; free physical = 1593 ; free virtual = 7727
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 796.656 ; gain = 461.578 ; free physical = 1262 ; free virtual = 7397
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.94 seconds; current allocated memory: 452.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 452.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 452.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 452.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 453.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 453.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 453.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 453.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 454.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 454.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 454.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_206_cast', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_206_cast + -21 * tmp_194_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_206_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_190_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_192_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_194_cast_cast_ca + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_192_cast + tmp_196_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_190_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 455.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 455.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 455.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 455.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 456.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 456.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 457.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 457.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 457.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (4.9ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'x' (0 ns)
	'add' operation ('tmp_s', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1167) (3.45 ns)
	'mul' operation ('tmp_8', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1167) (1.45 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 457.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
WARNING: [SCHED 204-70] Unable to enforce a clock period constraint between 'add' operation ('tmp_98', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1078) and 'store' operation (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1078) of variable 'tmp_98', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1078 on static variable 'xBar_V_0'.
In llvm assembly, the node are:
		
		.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (5.52137ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('xBar_V_0_load', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0' (0 ns)
	'add' operation ('tmp_98', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1078) (3.81 ns)
	'store' operation (/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1078) of variable 'tmp_98', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1078 on static variable 'xBar_V_0' (1.71 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 458.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 458.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 458.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 458.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 458.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 458.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 458.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 459.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 459.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 459.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 459.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 459.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 459.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 459.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 459.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 459.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 459.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 459.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	182	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 460.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
WARNING: [SCHED 204-70] Unable to enforce a clock period constraint between 'icmp' operation ('tmp_114', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1655) and 'select' operation ('storemerge', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1674).
In llvm assembly, the node are:
		
		.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (5.414ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('boxHCoord_load', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1659) on static variable 'boxHCoord' (0 ns)
	'icmp' operation ('tmp_114', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1655) (2.38 ns)
	multiplexor before 'phi' operation ('tmp_115') (1.66 ns)
	'phi' operation ('tmp_115') (0 ns)
	'select' operation ('storemerge', /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1674) (1.37 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 463.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 463.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 463.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 463.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 463.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 464.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 464.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 464.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 464.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 465.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	32	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 465.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 465.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	23	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 465.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 466.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 468.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 470.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 470.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 471.540 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r359' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y356' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g362' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v350' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u353' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b365' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 472.393 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 472.695 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_3_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_3_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16ns_16_3_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_3_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_3_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16ns_17_3_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 473.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 475.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 476.101 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r358' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y355' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g361' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v349' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u352' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b364' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 476.887 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 477.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16ns_16_3_1' to 'v_tpg_mac_muladd_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16ns_16ns_32_3_1' to 'v_tpg_am_addmul_1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_3_1' to 'v_tpg_mac_muladd_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_3_1' to 'v_tpg_mul_mul_9nsPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 477.900 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r357' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y354' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g360' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v348' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u351' to 'tpgPatternColorBaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b363' to 'tpgPatternColorBaVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 478.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 479.738 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 480.066 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 480.438 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 480.832 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidRe0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 481.181 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 481.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 481.793 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 482.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 484.728 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 485.435 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 485.881 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 486.097 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 487.040 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 487.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 488.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 489.828 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 924.660 ; gain = 589.582 ; free physical = 581 ; free virtual = 6768
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 01:22:58 2018...
INFO: [HLS 200-112] Total elapsed time: 97.1 seconds; peak allocated memory: 489.828 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Feb 20 01:23:20 2018...
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPRBS.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternVerticalHo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlate.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidWhite.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlack.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlue.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGreen.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRed.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternVerticalRa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternBox.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHair.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternMask.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_v_tpg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
INFO: [Common 17-14] Message 'IP_Flow 19-1971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
compile_c: Time (s): cpu = 00:01:19 ; elapsed = 00:01:38 . Memory (MB): peak = 1181.824 ; gain = 2.988 ; free physical = 1000 ; free virtual = 7175
Command: synth_design -top design_1_v_tpg_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21173 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.828 ; gain = 102.000 ; free physical = 1381 ; free virtual = 7527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:341]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbow' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:44]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:31]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' (2#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' (3#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' (4#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI' (5#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' (6#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' (7#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' (8#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' (9#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' (10#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' (11#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' (12#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' (13#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' (14#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' (15#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:839]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbow' (16#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' (17#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8' (18#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (19#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6' (20#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi' (21#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7' (22#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs' (23#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' (24#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' (25#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:30]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' (26#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' (27#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:30]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSqu' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' (29#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' (30#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorcud_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' (31#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' (32#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColordEe_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' (33#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' (34#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' (35#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' (36#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' (37#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' (38#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' (39#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' (40#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' (41#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' (42#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColoribs_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' (43#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' (44#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' (45#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' (46#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' (47#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' (48#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' (49#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' (50#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColormb6_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' (51#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' (52#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorncg_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' (53#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' (54#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:878]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSqu' (55#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerocq_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' (56#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' (57#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' (58#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' (59#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckersc4_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' (60#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' (61#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckertde_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' (62#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' (63#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' (65#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG' (66#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (67#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' (68#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (69#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' (71#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0' (72#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternColorBars' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:545]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternColorBars' (74#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorRam' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:261]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorRam' (75#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' (78#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy' (79#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' (82#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie' (83#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' (85#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio' (86#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternHorizontal' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:168]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternHorizontal' (90#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTemporalRa' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTemporalRa' (91#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPBlackWhi' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v:28]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPBlackWhi' (92#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' (95#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI' (96#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:81]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (100#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:1069]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:319]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:345]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:371]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:433]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' (101#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A_shiftReg' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A_shiftReg' (102#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A' (103#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (105#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHa1iI has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHaDeQ has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHaCeG has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGrZio has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidGreen has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlYie has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlue has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlue has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlue has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlue has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlue has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.363 ; gain = 188.535 ; free physical = 1334 ; free virtual = 7481
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1370.363 ; gain = 188.535 ; free physical = 1340 ; free virtual = 7487
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1715.758 ; gain = 0.004 ; free physical = 870 ; free virtual = 7019
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1715.758 ; gain = 533.930 ; free physical = 831 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1715.758 ; gain = 533.930 ; free physical = 831 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1715.758 ; gain = 533.930 ; free physical = 831 ; free virtual = 6980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:41]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:51]
WARNING: [Synth 8-6014] Unused sequential element q2_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:61]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter5_tmp_194_cast_cast_ca_reg_687_reg[13:8]' into 'tmp_194_cast_cast_ca_reg_687_reg[13:8]' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:769]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_reg_740_reg' and it is trimmed from '17' to '16' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:499]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter8_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:489]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter7_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:486]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter5_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:478]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:473]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:469]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:467]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:509]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_593_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:509]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_368_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:310]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:32]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:33]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:33]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:33]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:32]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:20]
INFO: [Synth 8-5546] ROM "tmp_13_fu_203_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_64_fu_386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_312_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_392_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element xCount_V_2_0_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:464]
WARNING: [Synth 8-6014] Unused sequential element yCount_V_4_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:475]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_106_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_296_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_82_fu_232_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_74_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_238_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_33_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_173_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_160_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_147_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_88_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_99_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_75_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_65_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_46_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rampVal_1_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:103]
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_88_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_262_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_212_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:585]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1715.758 ; gain = 533.930 ; free physical = 833 ; free virtual = 6982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'v_tpg_mac_muladd_zec_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'v_tpg_mac_muladd_xdS_U39/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '15' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_368_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:310]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_xdS_U39/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_zec_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:33]
WARNING: [Synth 8-6014] Unused sequential element tmp_206_cast_reg_693_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:310]
WARNING: [Synth 8-6014] Unused sequential element tmp_206_cast_reg_693_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:310]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:33]
WARNING: [Synth 8-6014] Unused sequential element tmp2_reg_703_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbow.v:344]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_xdS_U39/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_xdS_U39/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_zec_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_xdS_U39/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_zec_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:33]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_246/ap_return_reg' and it is trimmed from '31' to '16' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_203_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_165_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Mgi_U68/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/ad_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Mgi_U68/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6_U/m_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/ad_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_reg_int_s_fu_246/ap_return_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Mgi_U68/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:32]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:20]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_Mgi_U68/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi_DSP48_6_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Mgi.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs.v:33]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mac_muladd_OgC_U70/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/a_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:32]
WARNING: [Synth 8-6014] Unused sequential element v_tpg_mul_mul_9nsPgM_U71/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/b_reg_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:20]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_32_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_fu_386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_392_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_312_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element xCount_V_2_0_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:464]
WARNING: [Synth 8-6014] Unused sequential element yCount_V_4_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSqu.v:475]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_106_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_296_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_74_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_232_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_238_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_33_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_91_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_173_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_160_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_88_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_99_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_65_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_75_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_46_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rampVal_1_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternHorizontal.v:103]
INFO: [Synth 8-5546] ROM "call_ret4_tpgPatternTemporalRa_fu_717/tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "call_ret15_tpgPRBS_fu_637/icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternBox_fu_352/icmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternBox_fu_352/tmp_s_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternCrossHair_fu_379/tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_223/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_229/ap_return_reg' and it is trimmed from '16' to '14' bits. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-6014] Unused sequential element j_reg_212_reg was removed.  [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:585]
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/x_read_reg_593_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_184_cast_reg_621_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_184_cast_reg_621_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_178_cast_reg_616_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_reg_pp0_iter4_b_reg_667_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_194_cast_cast_ca_reg_687_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[0]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[1]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[2]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[4]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternBox_fu_352/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_u_U/design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_u_U/design_1_v_tpg_0_0_tpgPatternDPColormb6_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_689/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_698/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_671/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_680/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_650/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_VESA_4_U/design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_VESA_4_U/design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_VESA_5_U/design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[8]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_v_U/design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_v_U/design_1_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[9]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[10]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_v_U/design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_v_U/design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[11]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[12]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[13]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_v_U/design_1_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_v_U/design_1_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[14]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/tmp_115_cast_cast_reg_626_reg[1]' (FDSE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/tmp_115_cast_cast_reg_626_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/tmp_115_cast_cast_reg_626_reg[2]' (FDSE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/tmp_115_cast_cast_reg_626_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternVerticalHo_fu_659/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[15]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[16]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_6_reg_729_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_557/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_637/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[25]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[24]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[22]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[21]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[20]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[19]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[23]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[8]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[9]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[10]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[11]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[12]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[13]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[14]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[15]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[16]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_32_tr_reg_467_reg[17]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_473_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidBlack_fu_698/blkYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidGreen_fu_680/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternVerticalRa_fu_625/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_tpg_CTRL_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_379/whiYuv_2_load_reg_245_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_u_1_reg_848_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_u_1_reg_859_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_1_reg_828_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_536/blkYuv_1_load_reg_563_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_1_reg_838_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_v_1_reg_864_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_1_reg_833_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_U/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_U/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidBlack_fu_698/blkYuv_load_reg_131_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidGreen_fu_680/grnYuv_load_reg_149_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_u353_lo_reg_687_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_u353_lo_reg_687_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_lo_reg_681_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_lo_reg_681_reg[7] )
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/ap_enable_reg_pp0_iter9_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[5]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_64_reg_734_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[5]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_70_reg_723_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[5]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/tmp_68_reg_740_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter7_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter8_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter9_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter10_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter11_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter12_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_enable_reg_pp0_iter13_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[18]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[17]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[16]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[15]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[14]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[13]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[12]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[11]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[10]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[9]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[8]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[5]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_438/ap_reg_pp0_iter11_tmp_32_tr_reg_467_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/ap_enable_reg_pp0_iter4_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/ap_enable_reg_pp0_iter5_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_y_1_reg_838_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_u_1_reg_859_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_g_1_reg_828_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_601_u_1_reg_848_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelRgb_CEA_b_1_reg_833_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_458/DPtpgBarSelYuv_709_v_1_reg_864_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_enable_reg_pp0_iter6_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_enable_reg_pp0_iter7_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_u353_lo_reg_687_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_u353_lo_reg_687_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_lo_reg_681_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_lo_reg_681_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_hBarSel_3_0_loc_reg_209_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_hBarSel_3_0_loc_reg_209_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_194_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_194_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_194_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_194_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/hBarSel_3_0_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/hBarSel_3_0_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[5]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/vBarSel_2_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_U/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_503/tpgBarSelYuv_v350_U/design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_536/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_536/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_536/blkYuv_1_load_reg_563_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_536/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternTartanColo_fu_557/ap_enable_reg_pp0_iter5_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternTartanColo_fu_557/ap_enable_reg_pp0_iter6_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternColorBars_fu_590/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternColorBars_fu_590/ap_enable_reg_pp0_iter4_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[15]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[14]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[13]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[12]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[11]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[10]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[9]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorRam_fu_614/rampVal_2_reg[8]) is unused and will be removed from module design_1_v_tpg_0_0_tpgBackground.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter2_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter3_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter4_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter5_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\ap_phi_reg_pp0_iter7_tmp_val_0_V_reg_330_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1715.758 ; gain = 533.930 ; free physical = 840 ; free virtual = 6993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1748.738 ; gain = 566.910 ; free physical = 589 ; free virtual = 6742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1790.488 ; gain = 608.660 ; free physical = 555 ; free virtual = 6708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1820.066 ; gain = 638.238 ; free physical = 531 ; free virtual = 6684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 522 ; free virtual = 6676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 522 ; free virtual = 6675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 517 ; free virtual = 6671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 517 ; free virtual = 6670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 516 ; free virtual = 6669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 516 ; free virtual = 6669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   184|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_2  |     1|
|6     |DSP48E1_3  |     1|
|7     |DSP48E1_4  |     1|
|8     |DSP48E1_5  |     1|
|9     |DSP48E1_6  |     1|
|10    |DSP48E1_7  |     1|
|11    |DSP48E1_9  |     1|
|12    |LUT1       |   136|
|13    |LUT2       |   291|
|14    |LUT3       |   560|
|15    |LUT4       |   455|
|16    |LUT5       |   431|
|17    |LUT6       |   605|
|18    |MUXF7      |    21|
|19    |MUXF8      |     3|
|20    |RAMB18E1_2 |     1|
|21    |RAMB18E1_3 |     1|
|22    |RAMB18E1_4 |     1|
|23    |RAMB36E1_1 |     1|
|24    |SRL16E     |   106|
|25    |SRLC32E    |     3|
|26    |FDRE       |  2437|
|27    |FDSE       |    49|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.070 ; gain = 638.242 ; free physical = 516 ; free virtual = 6669
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 413 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1820.070 ; gain = 292.848 ; free physical = 584 ; free virtual = 6737
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1820.074 ; gain = 638.242 ; free physical = 590 ; free virtual = 6744
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
590 Infos, 473 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 1852.086 ; gain = 670.258 ; free physical = 660 ; free virtual = 6814
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xci
INFO: [Coretcl 2-1174] Renamed 117 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1876.102 ; gain = 0.000 ; free physical = 595 ; free virtual = 6756
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 01:24:46 2018...
