

================================================================
== Vitis HLS Report for 'simple_pipeline_ip'
================================================================
* Date:           Thu Jul 28 14:55:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        simple_pipeline_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.026 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203  |simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239  |simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      256|    -|    3041|   4342|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|    0|    3096|   4373|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    0|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                         |control_s_axi                                |      256|   0|   272|   308|    0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203  |simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1  |        0|   0|     8|    51|    0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239  |simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2  |        0|   0|  2761|  3983|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |      256|   0|  3041|  4342|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   5|   0|    5|          0|
    |e_to_f_target_pc_V_reg_615                                           |  16|   0|   16|          0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg  |   1|   0|    1|          0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |nbi_1_loc_fu_58                                                      |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  55|   0|   55|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|         array|
|s_axi_control_AWADDR   |   in|   20|       s_axi|             control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|         array|
|s_axi_control_ARADDR   |   in|   20|       s_axi|             control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  simple_pipeline_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  simple_pipeline_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  simple_pipeline_ip|  return value|
+-----------------------+-----+-----+------------+--------------------+--------------+

