#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 14:32:18 2020
# Process ID: 50208
# Current directory: D:/Git/CMPEN-331/Vivado/V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent58100 D:\Git\CMPEN-331\Vivado\V1\V1.xpr
# Log file: D:/Git/CMPEN-331/Vivado/V1/vivado.log
# Journal file: D:/Git/CMPEN-331/Vivado/V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/CMPEN-331/Vivado/V1/V1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 737.742 ; gain = 130.250
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/xsim.dir/TestWrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/xsim.dir/TestWrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 20 14:37:26 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 14:37:26 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 752.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 763.223 ; gain = 6.539
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 766.797 ; gain = 14.648
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 766.797 ; gain = 14.648
run all
$finish called at time : 16385 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" Line 37
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
xxxxxxXX
xxxxxxXX
xxxxxxXX
XXXXXXXx
xXXXXXXX
000000XX
000000XX
000000XX
XX0000xx
XX00XXxx
XXXX0XXX
X0XXXXXX
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 33635 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Git\CMPEN-331\Vivado\V1\V1.srcs\sources_1\new\TestWrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Git\CMPEN-331\Vivado\V1\V1.srcs\sources_1\new\SYSCALL_EMU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Git\CMPEN-331\Vivado\V1\V1.srcs\sources_1\new\Top.v:]
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 852.813 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 852.813 ; gain = 0.000
run all
$finish called at time : 16385 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" Line 37
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
xxxxxxXX
xxxxxxXX
xxxxxxXX
XXXXXXXx
xXXXXXXX
000000XX
000000XX
000000XX
XX0000xx
XX00XXxx
XXXX0XXX
X0XXXXXX
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 33635 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 33653 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Unknown Opcode: 0X -- exiting
$finish called at time : 1 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" Line 269
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 852.813 ; gain = 0.000
run all
Unknown Opcode: 0X -- exiting
$finish called at time : 3 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" Line 269
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 852.813 ; gain = 0.000
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 852.813 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 852.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.340 ; gain = 0.000
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1133 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1151 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1169 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.340 ; gain = 0.000
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1133 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.340 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1133 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1151 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
add_bp {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} 200
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1172.340 ; gain = 0.000
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.340 ; gain = 0.000
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/PC}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/fStall}} {{/TestWrapper/atop/fStallInit}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/IMEM_READY}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/HazardDetected}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/dStall}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/memAccess}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/mStall}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/MemOut}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/DMEM_READY}} 
save_wave_config {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg}
remove_bps -file {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} -line 200
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.340 ; gain = 0.000
add_bp {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} 200
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1133 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1151 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'extract_files' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/MEM_StoreValue}} 
remove_bps -file {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} -line 200
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
add_bp {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} 200
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1133 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1151 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
run all
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
Stopped at time : 335 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
run all
Stopped at time : 339 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
run all
ffffffde
Stopped at time : 363 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
run all
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
Stopped at time : 335 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
run all
Stopped at time : 339 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
add_bp {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} 202
run all
Stopped at time : 339 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
ffffffdeStopped at time : 351 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 353 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 355 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all

Stopped at time : 357 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 359 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 361 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 363 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 363 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 200
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
remove_bps -file {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} -line 200
run all
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 1 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 3 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 5 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 7 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 9 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 11 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
run all
Stopped at time : 11 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/MEM_ALUOut}} 
current_wave_config {TestWrapper_behav.wcfg}
TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/PC}} 
run all
Stopped at time : 13 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 202
remove_bps -file {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} -line 202
add_bp {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} 202
remove_bps -file {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} -line 202
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
save_wave_config {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg}
add_bp {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} 31
run all
00002018
Emulating Exit Syscall, exiting now
$finish called at time : 1133 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
current_wave_config {TestWrapper_behav.wcfg}
D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
add_wave {{/TestWrapper/atop/IFlush}} 
remove_bps -file {D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v} -line 31
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
save_wave_config {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffde
ffffffad
00000000
ffffffed
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1159 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffde
ffffffad
00000000
ffffffed
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1159 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.121 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffde
ffffffad
00000000
ffffffed
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1159 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffde
ffffffad
00000000
ffffffed
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1159 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
00000000
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffde
ffffffad
00000000
ffffffed
deadbeef
0000ff00
000000de
000000ad
00000000
aa0000ff
ff00aa00
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1159 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/DecodeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EQComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EXForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/EX_MEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/IncFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncFour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEM_WB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/MEMforwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSCALL_EMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SZExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/ScaledAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScaledAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/reg64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestWrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:295]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:301]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/Top.v:377]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
ffffffde
ffffffad
ffffffed
deadbeef
feedeec5
000000de
000000ad
000000ed
aa0000ff
aa00aaff
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 1115 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 20:08:56 2020...
