0.6
2018.3
Dec  7 2018
00:33:28
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/gtwizard_0_tb.v,1711375633,verilog,,,,gtwizard_0_TB,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v,1711421912,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v,,gtwizard_0_exdes,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v,1711375631,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v,,gtwizard_0_GT_FRAME_CHECK,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v,1711375632,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v,,gtwizard_0_GT_FRAME_GEN,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v,1711375630,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v,,gtwizard_0_common,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v,1711375630,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v,,gtwizard_0_common_reset,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v,1711375630,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v,,gtwizard_0_GT_USRCLK_SOURCE,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v,1711375630,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/gtwizard_0_tb.v,,gtwizard_0_support,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v,1711375485,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v,,gtwizard_0,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v,1711375481,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v,,gtwizard_0_RX_STARTUP_FSM,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v,1711375484,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v,,gtwizard_0_sync_block,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v,1711375481,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v,,gtwizard_0_TX_STARTUP_FSM,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v,1711375481,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v,,gtwizard_0_cpll_railing,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v,1711375481,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v,,gtwizard_0_GT,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v,1711375481,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v,,gtwizard_0_init,,,,,,,,
d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v,1711375482,verilog,,d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v,,gtwizard_0_multi_gt,,,,,,,,
