
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Feb 23 22:06:23 2023
| Design       : test_ddr
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                   
**************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                     
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                            
--------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                  20.000       {0 10}         Declared               2030           5  {ref_clk}                                          
   ddrphy_clkin           10.000       {0 5}          Generated (ref_clk)    7242           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.500        {0 1.25}       Generated (ref_clk)      11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.500        {0 1.25}       Generated (ref_clk)      27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                 2.500        {0 1.25}       Generated (ref_clk)       2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk         10.000       {0 5}          Generated (ref_clk)       1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
==================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     161.891 MHz         20.000          6.177         13.823
 ddrphy_clkin               100.000 MHz      99.512 MHz         10.000         10.049         -0.049
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     13.823       0.000              0           5883
 ddrphy_clkin           ddrphy_clkin                -0.049      -0.049              1          23057
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.343       0.000              0           5883
 ddrphy_clkin           ddrphy_clkin                 0.172       0.000              0          23057
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.508       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 4.315       0.000              0           5796
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.734       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 0.573       0.000              0           5796
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0           2030
 ddrphy_clkin                                        3.100       0.000              0           7242
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.646       0.000              0           5883
 ddrphy_clkin           ddrphy_clkin                 2.661       0.000              0          23057
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.266       0.000              0           5883
 ddrphy_clkin           ddrphy_clkin                 0.100       0.000              0          23057
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.767       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 5.770       0.000              0           5796
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.563       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 0.353       0.000              0           5796
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.504       0.000              0           2030
 ddrphy_clkin                                        3.480       0.000              0           7242
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[31]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_90_88/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_88/Q1                     tco                   0.289       7.492 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.653       9.145         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_180/Y0                    td                    0.285       9.430 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.398       9.828         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73316
 CLMS_94_181/Y2                    td                    0.210      10.038 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.709      10.747         _N67608          
 CLMS_98_169/Y0                    td                    0.196      10.943 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N443/gateop_perm/Z
                                   net (fanout=32)       1.716      12.659         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N443
 CLMS_66_209/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[31]/opit_0_inv/CE

 Data arrival time                                                  12.659         Logic Levels: 3  
                                                                                   Logic: 0.980ns(17.962%), Route: 4.476ns(82.038%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMS_66_209/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[31]/opit_0_inv/CLK
 clock pessimism                                         0.341      27.149                          
 clock uncertainty                                      -0.050      27.099                          

 Setup time                                             -0.617      26.482                          

 Data required time                                                 26.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.482                          
 Data arrival time                                                  12.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_90_88/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_88/Q1                     tco                   0.289       7.492 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.653       9.145         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_180/Y0                    td                    0.285       9.430 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.398       9.828         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73316
 CLMS_94_181/Y2                    td                    0.210      10.038 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.490      10.528         _N67608          
 CLMA_102_164/Y2                   td                    0.494      11.022 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.635      12.657         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_237/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE

 Data arrival time                                                  12.657         Logic Levels: 3  
                                                                                   Logic: 1.278ns(23.432%), Route: 4.176ns(76.568%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMS_98_237/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CLK
 clock pessimism                                         0.341      27.149                          
 clock uncertainty                                      -0.050      27.099                          

 Setup time                                             -0.617      26.482                          

 Data required time                                                 26.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.482                          
 Data arrival time                                                  12.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[24]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_90_88/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_88/Q1                     tco                   0.289       7.492 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.653       9.145         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_180/Y0                    td                    0.285       9.430 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.398       9.828         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73316
 CLMS_94_181/Y2                    td                    0.210      10.038 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.490      10.528         _N67608          
 CLMA_102_164/Y2                   td                    0.494      11.022 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.635      12.657         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_237/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[24]/opit_0_inv/CE

 Data arrival time                                                  12.657         Logic Levels: 3  
                                                                                   Logic: 1.278ns(23.432%), Route: 4.176ns(76.568%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMS_98_237/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[24]/opit_0_inv/CLK
 clock pessimism                                         0.341      27.149                          
 clock uncertainty                                      -0.050      27.099                          

 Setup time                                             -0.617      26.482                          

 Data required time                                                 26.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.482                          
 Data arrival time                                                  12.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.825                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMS_94_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q0                    tco                   0.222       7.030 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       7.116         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMS_94_161/B4                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.116         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_94_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.035       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   7.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       6.808         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q0                     tco                   0.222       7.030 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       7.116         u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt [2]
 CLMA_90_84/B4                                                             f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.116         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.035       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   7.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_152/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_94_152/Q0                    tco                   0.222       7.030 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       7.117         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1
 CLMA_94_152/B4                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.117         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_152/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.035       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q2                   tco                   0.289      13.019 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        2.524      15.543         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8
 CLMA_30_264/Y0                    td                    0.478      16.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[2]/gateop_perm/Z
                                   net (fanout=1)        0.265      16.286         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8013
 CLMA_30_269/Y0                    td                    0.285      16.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.123      16.694         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8025
 CLMA_30_268/Y1                    td                    0.212      16.906 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[2]/gateop_perm/Z
                                   net (fanout=2)        0.123      17.029         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8033
 CLMA_30_268/Y0                    td                    0.490      17.519 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        1.193      18.712         debug_calib_ctrl[2]
 CLMS_98_237/Y1                    td                    0.197      18.909 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N466_2/gateop_perm/Z
                                   net (fanout=1)        1.823      20.732         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N68181
 CLMA_166_196/Y1                   td                    0.212      20.944 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602_3/gateop/F
                                   net (fanout=1)        0.120      21.064         _N71658_3        
 CLMS_166_197/Y3                   td                    0.303      21.367 r       _N71658_1_inv/gateop/F
                                   net (fanout=8)        0.406      21.773         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602
                                   td                    0.477      22.250 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.250         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5280
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  22.250         Logic Levels: 7  
                                                                                   Logic: 2.943ns(30.914%), Route: 6.577ns(69.086%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      22.099         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.602      22.701                          
 clock uncertainty                                      -0.350      22.351                          

 Setup time                                             -0.150      22.201                          

 Data required time                                                 22.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.201                          
 Data arrival time                                                  22.250                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.049                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q2                   tco                   0.289      13.019 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        2.524      15.543         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8
 CLMA_30_264/Y0                    td                    0.478      16.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[2]/gateop_perm/Z
                                   net (fanout=1)        0.265      16.286         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8013
 CLMA_30_269/Y0                    td                    0.285      16.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.123      16.694         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8025
 CLMA_30_268/Y1                    td                    0.212      16.906 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[2]/gateop_perm/Z
                                   net (fanout=2)        0.123      17.029         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8033
 CLMA_30_268/Y0                    td                    0.490      17.519 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        1.193      18.712         debug_calib_ctrl[2]
 CLMS_98_237/Y1                    td                    0.197      18.909 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N466_2/gateop_perm/Z
                                   net (fanout=1)        1.823      20.732         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N68181
 CLMA_166_196/Y1                   td                    0.212      20.944 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602_3/gateop/F
                                   net (fanout=1)        0.120      21.064         _N71658_3        
 CLMS_166_197/Y3                   td                    0.303      21.367 r       _N71658_1_inv/gateop/F
                                   net (fanout=8)        0.402      21.769         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602
                                   td                    0.327      22.096 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.096         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5276
 CLMS_162_197/COUT                 td                    0.058      22.154 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.154         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5278
 CLMS_162_201/CIN                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.154         Logic Levels: 8  
                                                                                   Logic: 2.851ns(30.253%), Route: 6.573ns(69.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      22.099         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.602      22.701                          
 clock uncertainty                                      -0.350      22.351                          

 Setup time                                             -0.170      22.181                          

 Data required time                                                 22.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.181                          
 Data arrival time                                                  22.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.027                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q2                   tco                   0.289      13.019 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        2.524      15.543         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8
 CLMA_30_264/Y0                    td                    0.478      16.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[2]/gateop_perm/Z
                                   net (fanout=1)        0.265      16.286         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8013
 CLMA_30_269/Y0                    td                    0.285      16.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.123      16.694         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8025
 CLMA_30_268/Y1                    td                    0.212      16.906 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[2]/gateop_perm/Z
                                   net (fanout=2)        0.123      17.029         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8033
 CLMA_30_268/Y0                    td                    0.490      17.519 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        1.193      18.712         debug_calib_ctrl[2]
 CLMS_98_237/Y1                    td                    0.197      18.909 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N466_2/gateop_perm/Z
                                   net (fanout=1)        1.823      20.732         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N68181
 CLMA_166_196/Y1                   td                    0.212      20.944 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602_3/gateop/F
                                   net (fanout=1)        0.120      21.064         _N71658_3        
 CLMS_166_197/Y3                   td                    0.303      21.367 r       _N71658_1_inv/gateop/F
                                   net (fanout=8)        0.402      21.769         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602
                                   td                    0.327      22.096 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.096         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5276
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.096         Logic Levels: 7  
                                                                                   Logic: 2.793ns(29.821%), Route: 6.573ns(70.179%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      22.099         ntclkbufg_0      
 CLMS_162_197/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.602      22.701                          
 clock uncertainty                                      -0.350      22.351                          

 Setup time                                             -0.150      22.201                          

 Data required time                                                 22.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.201                          
 Data arrival time                                                  22.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[168]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      12.099         ntclkbufg_0      
 CLMA_10_228/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[168]/opit_0_inv/CLK

 CLMA_10_228/Q0                    tco                   0.222      12.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[168]/opit_0_inv/Q
                                   net (fanout=2)        0.085      12.406         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [168]
 CLMS_10_229/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.406         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMS_10_229/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Hold time                                              -0.094      12.234                          

 Data required time                                                 12.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.234                          
 Data arrival time                                                  12.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_A2Q1/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      12.099         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_A2Q1/CLK

 CLMA_110_192/Q1                   tco                   0.224      12.323 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_A2Q1/Q
                                   net (fanout=1)        0.084      12.407         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len [0]
 CLMA_110_193/C0                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.407         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_110_193/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Hold time                                              -0.093      12.235                          

 Data required time                                                 12.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.235                          
 Data arrival time                                                  12.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.793
  Launch Clock Delay      :  12.160
  Clock Pessimism Removal :  -0.603

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.592      12.160         ntclkbufg_0      
 CLMA_42_88/CLK                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_88/Q0                     tco                   0.222      12.382 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087      12.469         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt [0]
 CLMS_42_89/A0                                                             f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                  12.469         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.648      12.793         ntclkbufg_0      
 CLMS_42_89/CLK                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.603      12.190                          
 clock uncertainty                                       0.200      12.390                          

 Hold time                                              -0.094      12.296                          

 Data required time                                                 12.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.296                          
 Data arrival time                                                  12.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_7[38]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  7.326
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.708       7.326         free_clk_g       
 CLMA_118_256/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_256/Q0                   tco                   0.287       7.613 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1139)     3.401      11.014         free_clk_rst_n   
 CLMA_30_60/RS                                                             f       u_uart_rd_lock/status_bus_sel_7[38]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.014         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.782%), Route: 3.401ns(92.218%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.571      26.848         free_clk_g       
 CLMA_30_60/CLK                                                            r       u_uart_rd_lock/status_bus_sel_7[38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      27.189                          
 clock uncertainty                                      -0.050      27.139                          

 Recovery time                                          -0.617      26.522                          

 Data required time                                                 26.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.522                          
 Data arrival time                                                  11.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_7[100]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  7.326
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.708       7.326         free_clk_g       
 CLMA_118_256/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_256/Q0                   tco                   0.287       7.613 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1139)     3.401      11.014         free_clk_rst_n   
 CLMA_30_60/RS                                                             f       u_uart_rd_lock/status_bus_sel_7[100]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.014         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.782%), Route: 3.401ns(92.218%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.571      26.848         free_clk_g       
 CLMA_30_60/CLK                                                            r       u_uart_rd_lock/status_bus_sel_7[100]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      27.189                          
 clock uncertainty                                      -0.050      27.139                          

 Recovery time                                          -0.617      26.522                          

 Data required time                                                 26.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.522                          
 Data arrival time                                                  11.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_7[102]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  7.326
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.708       7.326         free_clk_g       
 CLMA_118_256/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_256/Q0                   tco                   0.287       7.613 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1139)     3.401      11.014         free_clk_rst_n   
 CLMA_30_60/RS                                                             f       u_uart_rd_lock/status_bus_sel_7[102]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.014         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.782%), Route: 3.401ns(92.218%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.571      26.848         free_clk_g       
 CLMA_30_60/CLK                                                            r       u_uart_rd_lock/status_bus_sel_7[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      27.189                          
 clock uncertainty                                      -0.050      27.139                          

 Recovery time                                          -0.617      26.522                          

 Data required time                                                 26.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.522                          
 Data arrival time                                                  11.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.508                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.221       7.029 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.329       7.358         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_90_161/RS                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.358         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.182%), Route: 0.329ns(59.818%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.221       7.029 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.329       7.358         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_90_161/RS                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.358         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.182%), Route: 0.329ns(59.818%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.221       7.029 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.329       7.358         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_90_161/RS                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.358         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.182%), Route: 0.329ns(59.818%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     1.585      14.604         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_193/RSCO                  td                    0.147      14.751 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[108]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.751         ntR721           
 CLMS_10_197/RSCO                  td                    0.147      14.898 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[239]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.898         ntR720           
 CLMS_10_201/RSCO                  td                    0.147      15.045 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.045         ntR719           
 CLMS_10_205/RSCO                  td                    0.147      15.192 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.192         ntR718           
 CLMS_10_209/RSCO                  td                    0.147      15.339 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[207]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.339         ntR717           
 CLMS_10_213/RSCO                  td                    0.147      15.486 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[241]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.486         ntR716           
 CLMS_10_217/RSCO                  td                    0.147      15.633 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.633         ntR715           
 CLMS_10_221/RSCO                  td                    0.147      15.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.780         ntR714           
 CLMS_10_225/RSCO                  td                    0.147      15.927 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[174]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.927         ntR713           
 CLMS_10_229/RSCO                  td                    0.147      16.074 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.074         ntR712           
 CLMS_10_233/RSCO                  td                    0.147      16.221 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.221         ntR711           
 CLMS_10_237/RSCO                  td                    0.147      16.368 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.368         ntR710           
 CLMS_10_241/RSCO                  td                    0.147      16.515 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.515         ntR709           
 CLMS_10_245/RSCO                  td                    0.147      16.662 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[166]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.662         ntR708           
 CLMS_10_249/RSCO                  td                    0.147      16.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[164]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.809         ntR707           
 CLMS_10_253/RSCO                  td                    0.147      16.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[182]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.956         ntR706           
 CLMS_10_257/RSCO                  td                    0.147      17.103 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.103         ntR705           
 CLMS_10_261/RSCO                  td                    0.147      17.250 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[86]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.250         ntR704           
 CLMS_10_265/RSCO                  td                    0.147      17.397 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.397         ntR703           
 CLMS_10_269/RSCO                  td                    0.147      17.544 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[158]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      17.544         ntR702           
 CLMS_10_273/RSCO                  td                    0.147      17.691 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[253]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.691         ntR701           
 CLMS_10_277/RSCO                  td                    0.147      17.838 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[159]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      17.838         ntR700           
 CLMS_10_281/RSCO                  td                    0.147      17.985 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[209]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.985         ntR699           
 CLMS_10_285/RSCO                  td                    0.147      18.132 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[231]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      18.132         ntR698           
 CLMS_10_289/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  18.132         Logic Levels: 24 
                                                                                   Logic: 3.817ns(70.659%), Route: 1.585ns(29.341%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.652      22.220         ntclkbufg_0      
 CLMS_10_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Recovery time                                           0.000      22.447                          

 Data required time                                                 22.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.447                          
 Data arrival time                                                  18.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.315                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     1.585      14.604         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_193/RSCO                  td                    0.147      14.751 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[108]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.751         ntR721           
 CLMS_10_197/RSCO                  td                    0.147      14.898 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[239]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.898         ntR720           
 CLMS_10_201/RSCO                  td                    0.147      15.045 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.045         ntR719           
 CLMS_10_205/RSCO                  td                    0.147      15.192 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.192         ntR718           
 CLMS_10_209/RSCO                  td                    0.147      15.339 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[207]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.339         ntR717           
 CLMS_10_213/RSCO                  td                    0.147      15.486 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[241]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.486         ntR716           
 CLMS_10_217/RSCO                  td                    0.147      15.633 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.633         ntR715           
 CLMS_10_221/RSCO                  td                    0.147      15.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.780         ntR714           
 CLMS_10_225/RSCO                  td                    0.147      15.927 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[174]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.927         ntR713           
 CLMS_10_229/RSCO                  td                    0.147      16.074 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.074         ntR712           
 CLMS_10_233/RSCO                  td                    0.147      16.221 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.221         ntR711           
 CLMS_10_237/RSCO                  td                    0.147      16.368 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.368         ntR710           
 CLMS_10_241/RSCO                  td                    0.147      16.515 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.515         ntR709           
 CLMS_10_245/RSCO                  td                    0.147      16.662 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[166]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.662         ntR708           
 CLMS_10_249/RSCO                  td                    0.147      16.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[164]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.809         ntR707           
 CLMS_10_253/RSCO                  td                    0.147      16.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[182]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.956         ntR706           
 CLMS_10_257/RSCO                  td                    0.147      17.103 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.103         ntR705           
 CLMS_10_261/RSCO                  td                    0.147      17.250 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[86]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.250         ntR704           
 CLMS_10_265/RSCO                  td                    0.147      17.397 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.397         ntR703           
 CLMS_10_269/RSCO                  td                    0.147      17.544 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[158]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      17.544         ntR702           
 CLMS_10_273/RSCO                  td                    0.147      17.691 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[253]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.691         ntR701           
 CLMS_10_277/RSCO                  td                    0.147      17.838 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[159]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      17.838         ntR700           
 CLMS_10_281/RSCO                  td                    0.147      17.985 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[209]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.985         ntR699           
 CLMS_10_285/RSCO                  td                    0.147      18.132 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[231]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      18.132         ntR698           
 CLMS_10_289/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  18.132         Logic Levels: 24 
                                                                                   Logic: 3.817ns(70.659%), Route: 1.585ns(29.341%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.652      22.220         ntclkbufg_0      
 CLMS_10_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Recovery time                                           0.000      22.447                          

 Data required time                                                 22.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.447                          
 Data arrival time                                                  18.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.315                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[188]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     1.585      14.604         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_193/RSCO                  td                    0.147      14.751 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[108]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.751         ntR721           
 CLMS_10_197/RSCO                  td                    0.147      14.898 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[239]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.898         ntR720           
 CLMS_10_201/RSCO                  td                    0.147      15.045 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.045         ntR719           
 CLMS_10_205/RSCO                  td                    0.147      15.192 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.192         ntR718           
 CLMS_10_209/RSCO                  td                    0.147      15.339 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[207]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.339         ntR717           
 CLMS_10_213/RSCO                  td                    0.147      15.486 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[241]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.486         ntR716           
 CLMS_10_217/RSCO                  td                    0.147      15.633 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.633         ntR715           
 CLMS_10_221/RSCO                  td                    0.147      15.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.780         ntR714           
 CLMS_10_225/RSCO                  td                    0.147      15.927 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[174]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.927         ntR713           
 CLMS_10_229/RSCO                  td                    0.147      16.074 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.074         ntR712           
 CLMS_10_233/RSCO                  td                    0.147      16.221 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.221         ntR711           
 CLMS_10_237/RSCO                  td                    0.147      16.368 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.368         ntR710           
 CLMS_10_241/RSCO                  td                    0.147      16.515 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.515         ntR709           
 CLMS_10_245/RSCO                  td                    0.147      16.662 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[166]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.662         ntR708           
 CLMS_10_249/RSCO                  td                    0.147      16.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[164]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.809         ntR707           
 CLMS_10_253/RSCO                  td                    0.147      16.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[182]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.956         ntR706           
 CLMS_10_257/RSCO                  td                    0.147      17.103 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.103         ntR705           
 CLMS_10_261/RSCO                  td                    0.147      17.250 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[86]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.250         ntR704           
 CLMS_10_265/RSCO                  td                    0.147      17.397 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.397         ntR703           
 CLMS_10_269/RSCO                  td                    0.147      17.544 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[158]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      17.544         ntR702           
 CLMS_10_273/RSCO                  td                    0.147      17.691 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[253]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.691         ntR701           
 CLMS_10_277/RSCO                  td                    0.147      17.838 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[159]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      17.838         ntR700           
 CLMS_10_281/RSCO                  td                    0.147      17.985 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[209]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.985         ntR699           
 CLMS_10_285/RSCO                  td                    0.147      18.132 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[231]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      18.132         ntR698           
 CLMS_10_289/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[188]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  18.132         Logic Levels: 24 
                                                                                   Logic: 3.817ns(70.659%), Route: 1.585ns(29.341%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.652      22.220         ntclkbufg_0      
 CLMS_10_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[188]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Recovery time                                           0.000      22.447                          

 Data required time                                                 22.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.447                          
 Data arrival time                                                  18.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.315                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      12.099         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.222      12.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     0.482      12.803         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_102_168/RSCO                 td                    0.105      12.908 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.908         ntR427           
 CLMA_102_172/RSCI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.908         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.420%), Route: 0.482ns(59.580%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_102_172/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.595      12.135                          
 clock uncertainty                                       0.200      12.335                          

 Removal time                                            0.000      12.335                          

 Data required time                                                 12.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.335                          
 Data arrival time                                                  12.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      12.099         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.222      12.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     0.482      12.803         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_102_168/RSCO                 td                    0.105      12.908 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.908         ntR427           
 CLMA_102_172/RSCI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.908         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.420%), Route: 0.482ns(59.580%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_102_172/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.595      12.135                          
 clock uncertainty                                       0.200      12.335                          

 Removal time                                            0.000      12.335                          

 Data required time                                                 12.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.335                          
 Data arrival time                                                  12.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.531      12.099         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.222      12.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     0.482      12.803         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_102_168/RSCO                 td                    0.105      12.908 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.908         ntR427           
 CLMA_102_172/RSCI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.908         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.420%), Route: 0.482ns(59.580%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_102_172/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.595      12.135                          
 clock uncertainty                                       0.200      12.335                          

 Removal time                                            0.000      12.335                          

 Data required time                                                 12.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.335                          
 Data arrival time                                                  12.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_90_153/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_153/Q3                    tco                   0.288      13.018 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=327)      0.723      13.741         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_114_145/Y2                   td                    0.341      14.082 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        3.125      17.207         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      17.346 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      17.346         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      21.249 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      21.345         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  21.345         Logic Levels: 3  
                                                                                   Logic: 4.671ns(54.219%), Route: 3.944ns(45.781%)
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.591      12.736         ntclkbufg_0      
 CLMS_62_81/CLK                                                            r       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMS_62_81/Q1                     tco                   0.289      13.025 f       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=487)      3.484      16.509         nt_err_flag_led  
 IOL_19_373/DO                     td                    0.139      16.648 f       err_flag_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.648         err_flag_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.818      20.466 f       err_flag_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      20.573         err_flag_led     
 A2                                                                        f       err_flag_led (port)

 Data arrival time                                                  20.573         Logic Levels: 2  
                                                                                   Logic: 4.246ns(54.179%), Route: 3.591ns(45.821%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.585      12.730         ntclkbufg_0      
 CLMA_110_249/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_249/Q0                   tco                   0.287      13.017 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=28)       2.568      15.585         nt_ddr_init_done 
 IOL_19_374/DO                     td                    0.139      15.724 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.724         ddr_init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.818      19.542 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      19.651         ddr_init_done    
 B2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  19.651         Logic Levels: 2  
                                                                                   Logic: 4.244ns(61.321%), Route: 2.677ns(38.679%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[28] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H5                                                      0.000       0.000 f       mem_dq[28] (port)
                                   net (fanout=1)        0.047       0.047         nt_mem_dq[28]    
 IOBS_LR_0_285/DIN                 td                    0.552       0.599 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.599         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_286/RX_DATA_DD              td                    0.461       1.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.433       1.493         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_277/Y3                    td                    0.197       1.690 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.984       2.674         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N75420
 CLMA_74_288/B1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.674         Logic Levels: 3  
                                                                                   Logic: 1.210ns(45.251%), Route: 1.464ns(54.749%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.552       0.632 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.461       1.093 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.629       1.722         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_18_248/Y2                    td                    0.229       1.951 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.967       2.918         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N74859
 CLMA_50_280/A0                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.918         Logic Levels: 3  
                                                                                   Logic: 1.242ns(42.563%), Route: 1.676ns(57.437%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P3                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.103       0.103         nt_mem_dq[14]    
 IOBS_LR_0_208/DIN                 td                    0.552       0.655 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.655         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_209/RX_DATA_DD              td                    0.461       1.116 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.433       1.549         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_14_209/Y1                    td                    0.163       1.712 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        1.684       3.396         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N74220
 CLMS_38_285/D3                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.396         Logic Levels: 3  
                                                                                   Logic: 1.176ns(34.629%), Route: 2.220ns(65.371%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_102_253/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_102_253/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_102_253/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_134_177/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_134_177/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_134_173/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_90_88/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_88/Q1                     tco                   0.223       5.440 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.122       6.562         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_180/Y0                    td                    0.226       6.788 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.253       7.041         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73316
 CLMS_94_181/Y2                    td                    0.150       7.191 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.321       7.512         _N67608          
 CLMA_102_164/Y2                   td                    0.381       7.893 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.122       9.015         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_237/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE

 Data arrival time                                                   9.015         Logic Levels: 3  
                                                                                   Logic: 0.980ns(25.803%), Route: 2.818ns(74.197%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMS_98_237/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CLK
 clock pessimism                                         0.305      25.187                          
 clock uncertainty                                      -0.050      25.137                          

 Setup time                                             -0.476      24.661                          

 Data required time                                                 24.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.661                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[24]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_90_88/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_88/Q1                     tco                   0.223       5.440 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.122       6.562         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_180/Y0                    td                    0.226       6.788 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.253       7.041         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73316
 CLMS_94_181/Y2                    td                    0.150       7.191 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.321       7.512         _N67608          
 CLMA_102_164/Y2                   td                    0.381       7.893 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.122       9.015         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_237/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[24]/opit_0_inv/CE

 Data arrival time                                                   9.015         Logic Levels: 3  
                                                                                   Logic: 0.980ns(25.803%), Route: 2.818ns(74.197%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMS_98_237/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[24]/opit_0_inv/CLK
 clock pessimism                                         0.305      25.187                          
 clock uncertainty                                      -0.050      25.137                          

 Setup time                                             -0.476      24.661                          

 Data required time                                                 24.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.661                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[31]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_90_88/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_88/Q1                     tco                   0.223       5.440 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.122       6.562         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_180/Y0                    td                    0.226       6.788 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.253       7.041         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73316
 CLMS_94_181/Y2                    td                    0.150       7.191 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.462       7.653         _N67608          
 CLMS_98_169/Y0                    td                    0.150       7.803 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N443/gateop_perm/Z
                                   net (fanout=32)       1.187       8.990         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N443
 CLMS_66_209/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[31]/opit_0_inv/CE

 Data arrival time                                                   8.990         Logic Levels: 3  
                                                                                   Logic: 0.749ns(19.852%), Route: 3.024ns(80.148%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMS_66_209/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[31]/opit_0_inv/CLK
 clock pessimism                                         0.305      25.187                          
 clock uncertainty                                      -0.050      25.137                          

 Setup time                                             -0.476      24.661                          

 Data required time                                                 24.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.661                          
 Data arrival time                                                   8.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       4.882         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q0                     tco                   0.179       5.061 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       5.120         u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt [2]
 CLMA_90_84/B4                                                             f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.029       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                   5.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_fifo_rd_data_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       4.882         free_clk_g       
 CLMA_90_132/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_fifo_rd_data_req/opit_0_inv_L5Q_perm/CLK

 CLMA_90_132/Q1                    tco                   0.180       5.062 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_fifo_rd_data_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.060       5.122         u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_rd_data_req
 CLMA_90_132/C4                                                            f       u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.122         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_90_132/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.028       4.855                          

 Data required time                                                  4.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.855                          
 Data arrival time                                                   5.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_149/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_90_149/Q0                    tco                   0.179       5.061 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.191         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMA_90_149/AD                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   5.191         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_149/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                               0.040       4.923                          

 Data required time                                                  4.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.923                          
 Data arrival time                                                   5.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q2                   tco                   0.223       8.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.800      10.609         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8
 CLMA_30_264/Y0                    td                    0.378      10.987 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[2]/gateop_perm/Z
                                   net (fanout=1)        0.169      11.156         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8013
 CLMA_30_269/Y0                    td                    0.220      11.376 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.074      11.450         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8025
 CLMA_30_268/Y1                    td                    0.162      11.612 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[2]/gateop_perm/Z
                                   net (fanout=2)        0.074      11.686         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8033
 CLMA_30_268/Y0                    td                    0.378      12.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.838      12.902         debug_calib_ctrl[2]
 CLMS_98_237/Y1                    td                    0.151      13.053 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N466_2/gateop_perm/Z
                                   net (fanout=1)        1.288      14.341         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N68181
 CLMA_166_196/Y1                   td                    0.162      14.503 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602_3/gateop/F
                                   net (fanout=1)        0.072      14.575         _N71658_3        
 CLMS_166_197/Y3                   td                    0.243      14.818 f       _N71658_1_inv/gateop/F
                                   net (fanout=8)        0.259      15.077         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602
                                   td                    0.368      15.445 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.445         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5280
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  15.445         Logic Levels: 7  
                                                                                   Logic: 2.285ns(33.314%), Route: 4.574ns(66.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.895      18.104         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.467      18.571                          
 clock uncertainty                                      -0.350      18.221                          

 Setup time                                             -0.115      18.106                          

 Data required time                                                 18.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.106                          
 Data arrival time                                                  15.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.661                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q2                   tco                   0.223       8.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.800      10.609         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8
 CLMA_30_264/Y0                    td                    0.378      10.987 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[2]/gateop_perm/Z
                                   net (fanout=1)        0.169      11.156         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8013
 CLMA_30_269/Y0                    td                    0.220      11.376 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.074      11.450         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8025
 CLMA_30_268/Y1                    td                    0.162      11.612 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[2]/gateop_perm/Z
                                   net (fanout=2)        0.074      11.686         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8033
 CLMA_30_268/Y0                    td                    0.378      12.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.838      12.902         debug_calib_ctrl[2]
 CLMS_98_237/Y1                    td                    0.151      13.053 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N466_2/gateop_perm/Z
                                   net (fanout=1)        1.288      14.341         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N68181
 CLMA_166_196/Y1                   td                    0.162      14.503 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602_3/gateop/F
                                   net (fanout=1)        0.072      14.575         _N71658_3        
 CLMS_166_197/Y3                   td                    0.243      14.818 f       _N71658_1_inv/gateop/F
                                   net (fanout=8)        0.172      14.990         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602
 CLMS_162_197/COUT                 td                    0.391      15.381 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.381         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5278
 CLMS_162_201/CIN                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  15.381         Logic Levels: 8  
                                                                                   Logic: 2.308ns(33.966%), Route: 4.487ns(66.034%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.895      18.104         ntclkbufg_0      
 CLMS_162_201/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.467      18.571                          
 clock uncertainty                                      -0.350      18.221                          

 Setup time                                             -0.132      18.089                          

 Data required time                                                 18.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.089                          
 Data arrival time                                                  15.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.708                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_162_176/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/CLK

 CLMA_162_176/Q2                   tco                   0.223       8.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.800      10.609         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8
 CLMA_30_264/Y0                    td                    0.378      10.987 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[2]/gateop_perm/Z
                                   net (fanout=1)        0.169      11.156         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8013
 CLMA_30_269/Y0                    td                    0.220      11.376 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.074      11.450         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8025
 CLMA_30_268/Y1                    td                    0.162      11.612 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[2]/gateop_perm/Z
                                   net (fanout=2)        0.074      11.686         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N8033
 CLMA_30_268/Y0                    td                    0.378      12.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.838      12.902         debug_calib_ctrl[2]
 CLMS_98_237/Y1                    td                    0.151      13.053 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N466_2/gateop_perm/Z
                                   net (fanout=1)        1.288      14.341         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N68181
 CLMA_166_196/Y1                   td                    0.162      14.503 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602_3/gateop/F
                                   net (fanout=1)        0.072      14.575         _N71658_3        
 CLMS_166_197/Y3                   td                    0.243      14.818 f       _N71658_1_inv/gateop/F
                                   net (fanout=8)        0.256      15.074         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N602
                                   td                    0.251      15.325 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.325         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N5276
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  15.325         Logic Levels: 7  
                                                                                   Logic: 2.168ns(32.171%), Route: 4.571ns(67.829%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.895      18.104         ntclkbufg_0      
 CLMS_162_197/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.467      18.571                          
 clock uncertainty                                      -0.350      18.221                          

 Setup time                                             -0.115      18.106                          

 Data required time                                                 18.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.106                          
 Data arrival time                                                  15.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.781                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_A2Q1/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.895       8.104         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_A2Q1/CLK

 CLMA_110_192/Q1                   tco                   0.180       8.284 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0]/opit_0_inv_A2Q1/Q
                                   net (fanout=1)        0.058       8.342         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len [0]
 CLMA_110_193/C0                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.342         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_110_193/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Hold time                                              -0.077       8.242                          

 Data required time                                                  8.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.242                          
 Data arrival time                                                   8.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[11]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.895       8.104         ntclkbufg_0      
 CLMA_110_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_128/Q3                   tco                   0.178       8.282 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       8.340         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/init_address [11]
 CLMA_110_128/B0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[11]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   8.340         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_110_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[11]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.481       8.105                          
 clock uncertainty                                       0.200       8.305                          

 Hold time                                              -0.066       8.239                          

 Data required time                                                  8.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.239                          
 Data arrival time                                                   8.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[168]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.895       8.104         ntclkbufg_0      
 CLMA_10_228/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[168]/opit_0_inv/CLK

 CLMA_10_228/Q0                    tco                   0.179       8.283 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[168]/opit_0_inv/Q
                                   net (fanout=2)        0.059       8.342         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [168]
 CLMS_10_229/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.342         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMS_10_229/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Hold time                                              -0.078       8.241                          

 Data required time                                                  8.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.241                          
 Data arrival time                                                   8.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_7[38]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.914
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.037       5.329         free_clk_g       
 CLMA_118_256/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_256/Q0                   tco                   0.221       5.550 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1139)     2.376       7.926         free_clk_rst_n   
 CLMA_30_60/RS                                                             f       u_uart_rd_lock/status_bus_sel_7[38]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.510%), Route: 2.376ns(91.490%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.927      24.914         free_clk_g       
 CLMA_30_60/CLK                                                            r       u_uart_rd_lock/status_bus_sel_7[38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.305      25.219                          
 clock uncertainty                                      -0.050      25.169                          

 Recovery time                                          -0.476      24.693                          

 Data required time                                                 24.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.693                          
 Data arrival time                                                   7.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_7[100]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.914
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.037       5.329         free_clk_g       
 CLMA_118_256/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_256/Q0                   tco                   0.221       5.550 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1139)     2.376       7.926         free_clk_rst_n   
 CLMA_30_60/RS                                                             f       u_uart_rd_lock/status_bus_sel_7[100]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.510%), Route: 2.376ns(91.490%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.927      24.914         free_clk_g       
 CLMA_30_60/CLK                                                            r       u_uart_rd_lock/status_bus_sel_7[100]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.305      25.219                          
 clock uncertainty                                      -0.050      25.169                          

 Recovery time                                          -0.476      24.693                          

 Data required time                                                 24.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.693                          
 Data arrival time                                                   7.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_7[102]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.914
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.037       5.329         free_clk_g       
 CLMA_118_256/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_256/Q0                   tco                   0.221       5.550 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1139)     2.376       7.926         free_clk_rst_n   
 CLMA_30_60/RS                                                             f       u_uart_rd_lock/status_bus_sel_7[102]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.510%), Route: 2.376ns(91.490%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.927      24.914         free_clk_g       
 CLMA_30_60/CLK                                                            r       u_uart_rd_lock/status_bus_sel_7[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.305      25.219                          
 clock uncertainty                                      -0.050      25.169                          

 Recovery time                                          -0.476      24.693                          

 Data required time                                                 24.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.693                          
 Data arrival time                                                   7.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.767                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.182       5.064 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.213       5.277         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_90_161/RS                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.277         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.076%), Route: 0.213ns(53.924%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.182       5.064 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.213       5.277         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_90_161/RS                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.277         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.076%), Route: 0.213ns(53.924%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.182       5.064 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.213       5.277         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_90_161/RS                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.277         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.076%), Route: 0.213ns(53.924%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_161/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.223       8.809 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     1.025       9.834         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_193/RSCO                  td                    0.113       9.947 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[108]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.947         ntR721           
 CLMS_10_197/RSCO                  td                    0.113      10.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[239]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.060         ntR720           
 CLMS_10_201/RSCO                  td                    0.113      10.173 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.173         ntR719           
 CLMS_10_205/RSCO                  td                    0.113      10.286 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.286         ntR718           
 CLMS_10_209/RSCO                  td                    0.113      10.399 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[207]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.399         ntR717           
 CLMS_10_213/RSCO                  td                    0.113      10.512 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[241]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.512         ntR716           
 CLMS_10_217/RSCO                  td                    0.113      10.625 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.625         ntR715           
 CLMS_10_221/RSCO                  td                    0.113      10.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.738         ntR714           
 CLMS_10_225/RSCO                  td                    0.113      10.851 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[174]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.851         ntR713           
 CLMS_10_229/RSCO                  td                    0.113      10.964 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.964         ntR712           
 CLMS_10_233/RSCO                  td                    0.113      11.077 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.077         ntR711           
 CLMS_10_237/RSCO                  td                    0.113      11.190 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.190         ntR710           
 CLMS_10_241/RSCO                  td                    0.113      11.303 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.303         ntR709           
 CLMS_10_245/RSCO                  td                    0.113      11.416 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[166]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.416         ntR708           
 CLMS_10_249/RSCO                  td                    0.113      11.529 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[164]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.529         ntR707           
 CLMS_10_253/RSCO                  td                    0.113      11.642 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[182]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.642         ntR706           
 CLMS_10_257/RSCO                  td                    0.113      11.755 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.755         ntR705           
 CLMS_10_261/RSCO                  td                    0.113      11.868 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[86]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.868         ntR704           
 CLMS_10_265/RSCO                  td                    0.113      11.981 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.981         ntR703           
 CLMS_10_269/RSCO                  td                    0.113      12.094 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[158]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      12.094         ntR702           
 CLMS_10_273/RSCO                  td                    0.113      12.207 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[253]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.207         ntR701           
 CLMS_10_277/RSCO                  td                    0.113      12.320 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[159]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.320         ntR700           
 CLMS_10_281/RSCO                  td                    0.113      12.433 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[209]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.433         ntR699           
 CLMS_10_285/RSCO                  td                    0.113      12.546 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[231]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.546         ntR698           
 CLMS_10_289/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.546         Logic Levels: 24 
                                                                                   Logic: 2.935ns(74.116%), Route: 1.025ns(25.884%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.005      18.214         ntclkbufg_0      
 CLMS_10_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[122]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Recovery time                                           0.000      18.316                          

 Data required time                                                 18.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.316                          
 Data arrival time                                                  12.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.770                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.223       8.809 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     1.025       9.834         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_193/RSCO                  td                    0.113       9.947 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[108]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.947         ntR721           
 CLMS_10_197/RSCO                  td                    0.113      10.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[239]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.060         ntR720           
 CLMS_10_201/RSCO                  td                    0.113      10.173 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.173         ntR719           
 CLMS_10_205/RSCO                  td                    0.113      10.286 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.286         ntR718           
 CLMS_10_209/RSCO                  td                    0.113      10.399 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[207]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.399         ntR717           
 CLMS_10_213/RSCO                  td                    0.113      10.512 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[241]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.512         ntR716           
 CLMS_10_217/RSCO                  td                    0.113      10.625 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.625         ntR715           
 CLMS_10_221/RSCO                  td                    0.113      10.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.738         ntR714           
 CLMS_10_225/RSCO                  td                    0.113      10.851 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[174]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.851         ntR713           
 CLMS_10_229/RSCO                  td                    0.113      10.964 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.964         ntR712           
 CLMS_10_233/RSCO                  td                    0.113      11.077 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.077         ntR711           
 CLMS_10_237/RSCO                  td                    0.113      11.190 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.190         ntR710           
 CLMS_10_241/RSCO                  td                    0.113      11.303 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.303         ntR709           
 CLMS_10_245/RSCO                  td                    0.113      11.416 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[166]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.416         ntR708           
 CLMS_10_249/RSCO                  td                    0.113      11.529 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[164]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.529         ntR707           
 CLMS_10_253/RSCO                  td                    0.113      11.642 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[182]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.642         ntR706           
 CLMS_10_257/RSCO                  td                    0.113      11.755 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.755         ntR705           
 CLMS_10_261/RSCO                  td                    0.113      11.868 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[86]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.868         ntR704           
 CLMS_10_265/RSCO                  td                    0.113      11.981 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.981         ntR703           
 CLMS_10_269/RSCO                  td                    0.113      12.094 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[158]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      12.094         ntR702           
 CLMS_10_273/RSCO                  td                    0.113      12.207 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[253]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.207         ntR701           
 CLMS_10_277/RSCO                  td                    0.113      12.320 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[159]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.320         ntR700           
 CLMS_10_281/RSCO                  td                    0.113      12.433 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[209]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.433         ntR699           
 CLMS_10_285/RSCO                  td                    0.113      12.546 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[231]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.546         ntR698           
 CLMS_10_289/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.546         Logic Levels: 24 
                                                                                   Logic: 2.935ns(74.116%), Route: 1.025ns(25.884%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.005      18.214         ntclkbufg_0      
 CLMS_10_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[124]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Recovery time                                           0.000      18.316                          

 Data required time                                                 18.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.316                          
 Data arrival time                                                  12.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.770                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[188]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_90_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_164/Q0                    tco                   0.223       8.809 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1172)     1.025       9.834         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_193/RSCO                  td                    0.113       9.947 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[108]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.947         ntR721           
 CLMS_10_197/RSCO                  td                    0.113      10.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[239]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.060         ntR720           
 CLMS_10_201/RSCO                  td                    0.113      10.173 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.173         ntR719           
 CLMS_10_205/RSCO                  td                    0.113      10.286 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.286         ntR718           
 CLMS_10_209/RSCO                  td                    0.113      10.399 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[207]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.399         ntR717           
 CLMS_10_213/RSCO                  td                    0.113      10.512 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[241]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.512         ntR716           
 CLMS_10_217/RSCO                  td                    0.113      10.625 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.625         ntR715           
 CLMS_10_221/RSCO                  td                    0.113      10.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.738         ntR714           
 CLMS_10_225/RSCO                  td                    0.113      10.851 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[174]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.851         ntR713           
 CLMS_10_229/RSCO                  td                    0.113      10.964 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.964         ntR712           
 CLMS_10_233/RSCO                  td                    0.113      11.077 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.077         ntR711           
 CLMS_10_237/RSCO                  td                    0.113      11.190 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.190         ntR710           
 CLMS_10_241/RSCO                  td                    0.113      11.303 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.303         ntR709           
 CLMS_10_245/RSCO                  td                    0.113      11.416 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[166]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.416         ntR708           
 CLMS_10_249/RSCO                  td                    0.113      11.529 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[164]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.529         ntR707           
 CLMS_10_253/RSCO                  td                    0.113      11.642 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[182]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.642         ntR706           
 CLMS_10_257/RSCO                  td                    0.113      11.755 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.755         ntR705           
 CLMS_10_261/RSCO                  td                    0.113      11.868 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[86]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.868         ntR704           
 CLMS_10_265/RSCO                  td                    0.113      11.981 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.981         ntR703           
 CLMS_10_269/RSCO                  td                    0.113      12.094 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[158]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      12.094         ntR702           
 CLMS_10_273/RSCO                  td                    0.113      12.207 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[253]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.207         ntR701           
 CLMS_10_277/RSCO                  td                    0.113      12.320 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[159]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.320         ntR700           
 CLMS_10_281/RSCO                  td                    0.113      12.433 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[209]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.433         ntR699           
 CLMS_10_285/RSCO                  td                    0.113      12.546 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[231]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.546         ntR698           
 CLMS_10_289/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[188]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.546         Logic Levels: 24 
                                                                                   Logic: 2.935ns(74.116%), Route: 1.025ns(25.884%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.005      18.214         ntclkbufg_0      
 CLMS_10_289/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[188]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Recovery time                                           0.000      18.316                          

 Data required time                                                 18.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.316                          
 Data arrival time                                                  12.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_wr_ctrl/execute_wr_cnt[8]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.698
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.005       8.214         ntclkbufg_0      
 CLMA_110_252/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_110_252/Q0                   tco                   0.182       8.396 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1747)     0.298       8.694         core_clk_rst_n   
 CLMS_114_269/RSCO                 td                    0.092       8.786 f       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.786         ntR1201          
 CLMS_114_273/RSCI                                                         f       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.902%), Route: 0.298ns(52.098%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.037       8.698         ntclkbufg_0      
 CLMS_114_273/CLK                                                          r       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       8.233                          
 clock uncertainty                                       0.200       8.433                          

 Removal time                                            0.000       8.433                          

 Data required time                                                  8.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.433                          
 Data arrival time                                                   8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_wr_ctrl/execute_wr_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.698
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.005       8.214         ntclkbufg_0      
 CLMA_110_252/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_110_252/Q0                   tco                   0.182       8.396 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1747)     0.298       8.694         core_clk_rst_n   
 CLMS_114_269/RSCO                 td                    0.092       8.786 f       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.786         ntR1201          
 CLMS_114_273/RSCI                                                         f       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.902%), Route: 0.298ns(52.098%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.037       8.698         ntclkbufg_0      
 CLMS_114_273/CLK                                                          r       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       8.233                          
 clock uncertainty                                       0.200       8.433                          

 Removal time                                            0.000       8.433                          

 Data required time                                                  8.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.433                          
 Data arrival time                                                   8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_wr_ctrl/execute_wr_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.698
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.005       8.214         ntclkbufg_0      
 CLMA_110_252/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_110_252/Q0                   tco                   0.182       8.396 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1747)     0.298       8.694         core_clk_rst_n   
 CLMS_114_269/RSCO                 td                    0.092       8.786 f       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.786         ntR1201          
 CLMS_114_273/RSCI                                                         f       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.902%), Route: 0.298ns(52.098%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     1.037       8.698         ntclkbufg_0      
 CLMS_114_273/CLK                                                          r       u_bist_top/u_test_wr_ctrl/execute_wr_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       8.233                          
 clock uncertainty                                       0.200       8.433                          

 Removal time                                            0.000       8.433                          

 Data required time                                                  8.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.433                          
 Data arrival time                                                   8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.925       8.586         ntclkbufg_0      
 CLMA_90_153/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_153/Q3                    tco                   0.220       8.806 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=327)      0.459       9.265         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_114_145/Y2                   td                    0.264       9.529 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.159      11.688         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      11.794 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.794         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      15.023 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      15.119         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  15.119         Logic Levels: 3  
                                                                                   Logic: 3.819ns(58.457%), Route: 2.714ns(41.543%)
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7242)     0.929       8.590         ntclkbufg_0      
 CLMS_62_81/CLK                                                            r       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMS_62_81/Q1                     tco                   0.223       8.813 f       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=487)      2.424      11.237         nt_err_flag_led  
 IOL_19_373/DO                     td                    0.106      11.343 f       err_flag_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.343         err_flag_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.213      14.556 f       err_flag_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      14.663         err_flag_led     
 A2                                                                        f       err_flag_led (port)

 Data arrival time                                                  14.663         Logic Levels: 2  
                                                                                   Logic: 3.542ns(58.324%), Route: 2.531ns(41.676%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/txd/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : uart_txd (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_78_136/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/txd/opit_0_inv_MUX4TO1Q/CLK

 CLMA_78_136/Q0                    tco                   0.221       5.438 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/txd/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.203       6.641         nt_uart_txd      
 IOL_43_6/DO                       td                    0.106       6.747 f       uart_txd_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.747         uart_txd_obuf/ntO
 IOBD_41_0/PAD                     td                    7.323      14.070 f       uart_txd_obuf/opit_0/O
                                   net (fanout=1)        0.075      14.145         uart_txd         
 R9                                                                        f       uart_txd (port)  

 Data arrival time                                                  14.145         Logic Levels: 2  
                                                                                   Logic: 7.650ns(85.685%), Route: 1.278ns(14.315%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[28] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H5                                                      0.000       0.000 f       mem_dq[28] (port)
                                   net (fanout=1)        0.047       0.047         nt_mem_dq[28]    
 IOBS_LR_0_285/DIN                 td                    0.372       0.419 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.419         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_286/RX_DATA_DD              td                    0.371       0.790 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.294       1.084         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_277/Y3                    td                    0.158       1.242 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.633       1.875         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N75420
 CLMA_74_288/B1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.875         Logic Levels: 3  
                                                                                   Logic: 0.901ns(48.053%), Route: 0.974ns(51.947%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.372       0.452 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.452         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.371       0.823 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.420       1.243         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_18_248/Y2                    td                    0.184       1.427 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.621       2.048         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N74859
 CLMA_50_280/A0                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.048         Logic Levels: 3  
                                                                                   Logic: 0.927ns(45.264%), Route: 1.121ns(54.736%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P3                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.103       0.103         nt_mem_dq[14]    
 IOBS_LR_0_208/DIN                 td                    0.372       0.475 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.475         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_209/RX_DATA_DD              td                    0.371       0.846 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.288       1.134         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_14_209/Y1                    td                    0.131       1.265 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        1.060       2.325         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N74220
 CLMS_38_285/D3                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.325         Logic Levels: 3  
                                                                                   Logic: 0.874ns(37.591%), Route: 1.451ns(62.409%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_102_253/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_102_253/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_102_253/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_134_177/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_134_177/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_134_173/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/place_route/test_ddr_pnr.adf       
| Output     | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/report_timing/test_ddr_rtp.adf     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/report_timing/test_ddr.rtr         
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/report_timing/rtr.db               
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,018 MB
Total CPU  time to report_timing completion : 0h:0m:24s
Process Total CPU  time to report_timing completion : 0h:0m:24s
Total real time to report_timing completion : 0h:0m:25s
