
TPASTRE2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e054  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  0800e1e4  0800e1e4  0001e1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2d0  0800e2d0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800e2d0  0800e2d0  0001e2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2d8  0800e2d8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e2d8  0800e2d8  0001e2d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e2dc  0800e2dc  0001e2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800e2e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d10  20000088  0800e368  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d98  0800e368  00020d98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000248d4  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004fd2  00000000  00000000  000449cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e18  00000000  00000000  000499a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001741  00000000  00000000  0004b7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ee01  00000000  00000000  0004cf01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026a06  00000000  00000000  0007bd02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001136b4  00000000  00000000  000a2708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008778  00000000  00000000  001b5dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001be534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e1cc 	.word	0x0800e1cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800e1cc 	.word	0x0800e1cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f002 f802 	bl	8002578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f85c 	bl	8000630 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000578:	f000 f8be 	bl	80006f8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057c:	f000 fbfe 	bl	8000d7c <MX_GPIO_Init>
  MX_DMA_Init();
 8000580:	f000 fbde 	bl	8000d40 <MX_DMA_Init>
  MX_I2C1_Init();
 8000584:	f000 f9e8 	bl	8000958 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000588:	f000 fa26 	bl	80009d8 <MX_I2C2_Init>
  MX_LCD_Init();
 800058c:	f000 fa64 	bl	8000a58 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8000590:	f000 fa9a 	bl	8000ac8 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8000594:	f000 fabe 	bl	8000b14 <MX_SAI1_Init>
  MX_SPI2_Init();
 8000598:	f000 fb64 	bl	8000c64 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800059c:	f000 fba0 	bl	8000ce0 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 80005a0:	f00c fbbe 	bl	800cd20 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 80005a4:	f000 f8da 	bl	800075c <MX_ADC1_Init>
  MX_ADC3_Init();
 80005a8:	f000 f972 	bl	8000890 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_GLASS_Init();
 80005ac:	f001 f9dc 	bl	8001968 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 80005b0:	f001 fa38 	bl	8001a24 <BSP_LCD_GLASS_Clear>

  printf("Bonjour \n\r");
 80005b4:	4819      	ldr	r0, [pc, #100]	; (800061c <main+0xb0>)
 80005b6:	f00d f83f 	bl	800d638 <iprintf>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  BSP_LCD_GLASS_DisplayString((uint8_t *)"KASSOUM");
 80005ba:	4819      	ldr	r0, [pc, #100]	; (8000620 <main+0xb4>)
 80005bc:	f001 fa0e 	bl	80019dc <BSP_LCD_GLASS_DisplayString>
	   HAL_Delay(1000);
 80005c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005c4:	f002 f854 	bl	8002670 <HAL_Delay>
	   BSP_LCD_GLASS_Clear();
 80005c8:	f001 fa2c 	bl	8001a24 <BSP_LCD_GLASS_Clear>
	   BSP_LCD_GLASS_DisplayString((uint8_t *)"YVAN BONJOUR");
 80005cc:	4815      	ldr	r0, [pc, #84]	; (8000624 <main+0xb8>)
 80005ce:	f001 fa05 	bl	80019dc <BSP_LCD_GLASS_DisplayString>
	   HAL_Delay(1000);
 80005d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005d6:	f002 f84b 	bl	8002670 <HAL_Delay>


	  //printf("Bonjour \n\r");

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80005da:	f00c fbc7 	bl	800cd6c <MX_USB_HOST_Process>
    	//temp = adcval*330/1023;
    //}


    //allumer une led sur la carte
    HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_SET);
 80005de:	2201      	movs	r2, #1
 80005e0:	f240 1109 	movw	r1, #265	; 0x109
 80005e4:	4810      	ldr	r0, [pc, #64]	; (8000628 <main+0xbc>)
 80005e6:	f004 f9bf 	bl	8004968 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, AUDIO_RST_Pin|LD_R_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 80005ea:	2200      	movs	r2, #0
 80005ec:	210d      	movs	r1, #13
 80005ee:	480f      	ldr	r0, [pc, #60]	; (800062c <main+0xc0>)
 80005f0:	f004 f9ba 	bl	8004968 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80005f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f8:	f002 f83a 	bl	8002670 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, AUDIO_RST_Pin|LD_R_Pin|XL_CS_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	210d      	movs	r1, #13
 8000600:	480a      	ldr	r0, [pc, #40]	; (800062c <main+0xc0>)
 8000602:	f004 f9b1 	bl	8004968 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	f240 1109 	movw	r1, #265	; 0x109
 800060c:	4806      	ldr	r0, [pc, #24]	; (8000628 <main+0xbc>)
 800060e:	f004 f9ab 	bl	8004968 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000612:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000616:	f002 f82b 	bl	8002670 <HAL_Delay>
	  BSP_LCD_GLASS_DisplayString((uint8_t *)"KASSOUM");
 800061a:	e7ce      	b.n	80005ba <main+0x4e>
 800061c:	0800e1e4 	.word	0x0800e1e4
 8000620:	0800e1f0 	.word	0x0800e1f0
 8000624:	0800e1f8 	.word	0x0800e1f8
 8000628:	48001000 	.word	0x48001000
 800062c:	48000400 	.word	0x48000400

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b096      	sub	sp, #88	; 0x58
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 0314 	add.w	r3, r7, #20
 800063a:	2244      	movs	r2, #68	; 0x44
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f00d f84f 	bl	800d6e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	463b      	mov	r3, r7
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]
 800064e:	60da      	str	r2, [r3, #12]
 8000650:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000652:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000656:	f006 f979 	bl	800694c <HAL_PWREx_ControlVoltageScaling>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000660:	f000 fce0 	bl	8001024 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000664:	f006 f954 	bl	8006910 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000668:	4b22      	ldr	r3, [pc, #136]	; (80006f4 <SystemClock_Config+0xc4>)
 800066a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800066e:	4a21      	ldr	r2, [pc, #132]	; (80006f4 <SystemClock_Config+0xc4>)
 8000670:	f023 0318 	bic.w	r3, r3, #24
 8000674:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000678:	231c      	movs	r3, #28
 800067a:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800067c:	2301      	movs	r3, #1
 800067e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000680:	2301      	movs	r3, #1
 8000682:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000684:	2301      	movs	r3, #1
 8000686:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000688:	2300      	movs	r3, #0
 800068a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800068c:	2360      	movs	r3, #96	; 0x60
 800068e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000690:	2302      	movs	r3, #2
 8000692:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000694:	2301      	movs	r3, #1
 8000696:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000698:	2301      	movs	r3, #1
 800069a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800069c:	2314      	movs	r3, #20
 800069e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006a0:	2307      	movs	r3, #7
 80006a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a4:	2302      	movs	r3, #2
 80006a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006a8:	2302      	movs	r3, #2
 80006aa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ac:	f107 0314 	add.w	r3, r7, #20
 80006b0:	4618      	mov	r0, r3
 80006b2:	f006 fa6d 	bl	8006b90 <HAL_RCC_OscConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80006bc:	f000 fcb2 	bl	8001024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c0:	230f      	movs	r3, #15
 80006c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c4:	2303      	movs	r3, #3
 80006c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006d4:	463b      	mov	r3, r7
 80006d6:	2101      	movs	r1, #1
 80006d8:	4618      	mov	r0, r3
 80006da:	f006 fe35 	bl	8007348 <HAL_RCC_ClockConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80006e4:	f000 fc9e 	bl	8001024 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006e8:	f008 f8aa 	bl	8008840 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006ec:	bf00      	nop
 80006ee:	3758      	adds	r7, #88	; 0x58
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40021000 	.word	0x40021000

080006f8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b0a2      	sub	sp, #136	; 0x88
 80006fc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2288      	movs	r2, #136	; 0x88
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f00c ffec 	bl	800d6e2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
 800070a:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800070e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000710:	2300      	movs	r3, #0
 8000712:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000714:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000718:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800071a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800071e:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000720:	2301      	movs	r3, #1
 8000722:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000724:	2301      	movs	r3, #1
 8000726:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000728:	2318      	movs	r3, #24
 800072a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800072c:	2307      	movs	r3, #7
 800072e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000730:	2302      	movs	r3, #2
 8000732:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000734:	2302      	movs	r3, #2
 8000736:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8000738:	4b07      	ldr	r3, [pc, #28]	; (8000758 <PeriphCommonClock_Config+0x60>)
 800073a:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800073c:	463b      	mov	r3, r7
 800073e:	4618      	mov	r0, r3
 8000740:	f007 f826 	bl	8007790 <HAL_RCCEx_PeriphCLKConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800074a:	f000 fc6b 	bl	8001024 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3788      	adds	r7, #136	; 0x88
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	01110000 	.word	0x01110000

0800075c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b090      	sub	sp, #64	; 0x40
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000762:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]
 800077e:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
 800078e:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000790:	4b3b      	ldr	r3, [pc, #236]	; (8000880 <MX_ADC1_Init+0x124>)
 8000792:	4a3c      	ldr	r2, [pc, #240]	; (8000884 <MX_ADC1_Init+0x128>)
 8000794:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000796:	4b3a      	ldr	r3, [pc, #232]	; (8000880 <MX_ADC1_Init+0x124>)
 8000798:	2200      	movs	r2, #0
 800079a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 800079c:	4b38      	ldr	r3, [pc, #224]	; (8000880 <MX_ADC1_Init+0x124>)
 800079e:	2208      	movs	r2, #8
 80007a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007a2:	4b37      	ldr	r3, [pc, #220]	; (8000880 <MX_ADC1_Init+0x124>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007a8:	4b35      	ldr	r3, [pc, #212]	; (8000880 <MX_ADC1_Init+0x124>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ae:	4b34      	ldr	r3, [pc, #208]	; (8000880 <MX_ADC1_Init+0x124>)
 80007b0:	2204      	movs	r2, #4
 80007b2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007b4:	4b32      	ldr	r3, [pc, #200]	; (8000880 <MX_ADC1_Init+0x124>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007ba:	4b31      	ldr	r3, [pc, #196]	; (8000880 <MX_ADC1_Init+0x124>)
 80007bc:	2200      	movs	r2, #0
 80007be:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80007c0:	4b2f      	ldr	r3, [pc, #188]	; (8000880 <MX_ADC1_Init+0x124>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007c6:	4b2e      	ldr	r3, [pc, #184]	; (8000880 <MX_ADC1_Init+0x124>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ce:	4b2c      	ldr	r3, [pc, #176]	; (8000880 <MX_ADC1_Init+0x124>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d4:	4b2a      	ldr	r3, [pc, #168]	; (8000880 <MX_ADC1_Init+0x124>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007da:	4b29      	ldr	r3, [pc, #164]	; (8000880 <MX_ADC1_Init+0x124>)
 80007dc:	2200      	movs	r2, #0
 80007de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007e2:	4b27      	ldr	r3, [pc, #156]	; (8000880 <MX_ADC1_Init+0x124>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007e8:	4b25      	ldr	r3, [pc, #148]	; (8000880 <MX_ADC1_Init+0x124>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007f0:	4823      	ldr	r0, [pc, #140]	; (8000880 <MX_ADC1_Init+0x124>)
 80007f2:	f002 fa07 	bl	8002c04 <HAL_ADC_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 80007fc:	f000 fc12 	bl	8001024 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000800:	2300      	movs	r3, #0
 8000802:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000804:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000808:	4619      	mov	r1, r3
 800080a:	481d      	ldr	r0, [pc, #116]	; (8000880 <MX_ADC1_Init+0x124>)
 800080c:	f003 fbd8 	bl	8003fc0 <HAL_ADCEx_MultiModeConfigChannel>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8000816:	f000 fc05 	bl	8001024 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800081a:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_ADC1_Init+0x12c>)
 800081c:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800081e:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8000822:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000824:	4b19      	ldr	r3, [pc, #100]	; (800088c <MX_ADC1_Init+0x130>)
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.ITMode = DISABLE;
 8000828:	2300      	movs	r3, #0
 800082a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.HighThreshold = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.LowThreshold = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	4619      	mov	r1, r3
 800083c:	4810      	ldr	r0, [pc, #64]	; (8000880 <MX_ADC1_Init+0x124>)
 800083e:	f003 f95b 	bl	8003af8 <HAL_ADC_AnalogWDGConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000848:	f000 fbec 	bl	8001024 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_ADC1_Init+0x130>)
 800084e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000850:	2306      	movs	r3, #6
 8000852:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000858:	237f      	movs	r3, #127	; 0x7f
 800085a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800085c:	2304      	movs	r3, #4
 800085e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	4619      	mov	r1, r3
 8000868:	4805      	ldr	r0, [pc, #20]	; (8000880 <MX_ADC1_Init+0x124>)
 800086a:	f002 fd53 	bl	8003314 <HAL_ADC_ConfigChannel>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000874:	f000 fbd6 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	3740      	adds	r7, #64	; 0x40
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	200000a4 	.word	0x200000a4
 8000884:	50040000 	.word	0x50040000
 8000888:	7dc00000 	.word	0x7dc00000
 800088c:	c7520000 	.word	0xc7520000

08000890 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000896:	463b      	mov	r3, r7
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
 80008a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80008a6:	4b29      	ldr	r3, [pc, #164]	; (800094c <MX_ADC3_Init+0xbc>)
 80008a8:	4a29      	ldr	r2, [pc, #164]	; (8000950 <MX_ADC3_Init+0xc0>)
 80008aa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008ac:	4b27      	ldr	r3, [pc, #156]	; (800094c <MX_ADC3_Init+0xbc>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 80008b2:	4b26      	ldr	r3, [pc, #152]	; (800094c <MX_ADC3_Init+0xbc>)
 80008b4:	2208      	movs	r2, #8
 80008b6:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b8:	4b24      	ldr	r3, [pc, #144]	; (800094c <MX_ADC3_Init+0xbc>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008be:	4b23      	ldr	r3, [pc, #140]	; (800094c <MX_ADC3_Init+0xbc>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008c4:	4b21      	ldr	r3, [pc, #132]	; (800094c <MX_ADC3_Init+0xbc>)
 80008c6:	2204      	movs	r2, #4
 80008c8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80008ca:	4b20      	ldr	r3, [pc, #128]	; (800094c <MX_ADC3_Init+0xbc>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80008d0:	4b1e      	ldr	r3, [pc, #120]	; (800094c <MX_ADC3_Init+0xbc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 80008d6:	4b1d      	ldr	r3, [pc, #116]	; (800094c <MX_ADC3_Init+0xbc>)
 80008d8:	2201      	movs	r2, #1
 80008da:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008dc:	4b1b      	ldr	r3, [pc, #108]	; (800094c <MX_ADC3_Init+0xbc>)
 80008de:	2200      	movs	r2, #0
 80008e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e4:	4b19      	ldr	r3, [pc, #100]	; (800094c <MX_ADC3_Init+0xbc>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ea:	4b18      	ldr	r3, [pc, #96]	; (800094c <MX_ADC3_Init+0xbc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80008f0:	4b16      	ldr	r3, [pc, #88]	; (800094c <MX_ADC3_Init+0xbc>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008f8:	4b14      	ldr	r3, [pc, #80]	; (800094c <MX_ADC3_Init+0xbc>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80008fe:	4b13      	ldr	r3, [pc, #76]	; (800094c <MX_ADC3_Init+0xbc>)
 8000900:	2200      	movs	r2, #0
 8000902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000906:	4811      	ldr	r0, [pc, #68]	; (800094c <MX_ADC3_Init+0xbc>)
 8000908:	f002 f97c 	bl	8002c04 <HAL_ADC_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000912:	f000 fb87 	bl	8001024 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000916:	4b0f      	ldr	r3, [pc, #60]	; (8000954 <MX_ADC3_Init+0xc4>)
 8000918:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800091a:	2306      	movs	r3, #6
 800091c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800091e:	2300      	movs	r3, #0
 8000920:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000922:	237f      	movs	r3, #127	; 0x7f
 8000924:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000926:	2304      	movs	r3, #4
 8000928:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800092e:	463b      	mov	r3, r7
 8000930:	4619      	mov	r1, r3
 8000932:	4806      	ldr	r0, [pc, #24]	; (800094c <MX_ADC3_Init+0xbc>)
 8000934:	f002 fcee 	bl	8003314 <HAL_ADC_ConfigChannel>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 800093e:	f000 fb71 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000108 	.word	0x20000108
 8000950:	50040200 	.word	0x50040200
 8000954:	c7520000 	.word	0xc7520000

08000958 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800095c:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <MX_I2C1_Init+0x74>)
 800095e:	4a1c      	ldr	r2, [pc, #112]	; (80009d0 <MX_I2C1_Init+0x78>)
 8000960:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 8000962:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <MX_I2C1_Init+0x74>)
 8000964:	4a1b      	ldr	r2, [pc, #108]	; (80009d4 <MX_I2C1_Init+0x7c>)
 8000966:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <MX_I2C1_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800096e:	4b17      	ldr	r3, [pc, #92]	; (80009cc <MX_I2C1_Init+0x74>)
 8000970:	2201      	movs	r2, #1
 8000972:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <MX_I2C1_Init+0x74>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <MX_I2C1_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <MX_I2C1_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000986:	4b11      	ldr	r3, [pc, #68]	; (80009cc <MX_I2C1_Init+0x74>)
 8000988:	2200      	movs	r2, #0
 800098a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <MX_I2C1_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000992:	480e      	ldr	r0, [pc, #56]	; (80009cc <MX_I2C1_Init+0x74>)
 8000994:	f005 fcbd 	bl	8006312 <HAL_I2C_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800099e:	f000 fb41 	bl	8001024 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4809      	ldr	r0, [pc, #36]	; (80009cc <MX_I2C1_Init+0x74>)
 80009a6:	f005 fd4f 	bl	8006448 <HAL_I2CEx_ConfigAnalogFilter>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009b0:	f000 fb38 	bl	8001024 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009b4:	2100      	movs	r1, #0
 80009b6:	4805      	ldr	r0, [pc, #20]	; (80009cc <MX_I2C1_Init+0x74>)
 80009b8:	f005 fd91 	bl	80064de <HAL_I2CEx_ConfigDigitalFilter>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009c2:	f000 fb2f 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200001b4 	.word	0x200001b4
 80009d0:	40005400 	.word	0x40005400
 80009d4:	00404c74 	.word	0x00404c74

080009d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009dc:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <MX_I2C2_Init+0x74>)
 80009de:	4a1c      	ldr	r2, [pc, #112]	; (8000a50 <MX_I2C2_Init+0x78>)
 80009e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 80009e2:	4b1a      	ldr	r3, [pc, #104]	; (8000a4c <MX_I2C2_Init+0x74>)
 80009e4:	4a1b      	ldr	r2, [pc, #108]	; (8000a54 <MX_I2C2_Init+0x7c>)
 80009e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009e8:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <MX_I2C2_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ee:	4b17      	ldr	r3, [pc, #92]	; (8000a4c <MX_I2C2_Init+0x74>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f4:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <MX_I2C2_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009fa:	4b14      	ldr	r3, [pc, #80]	; (8000a4c <MX_I2C2_Init+0x74>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a00:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <MX_I2C2_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <MX_I2C2_Init+0x74>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <MX_I2C2_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a12:	480e      	ldr	r0, [pc, #56]	; (8000a4c <MX_I2C2_Init+0x74>)
 8000a14:	f005 fc7d 	bl	8006312 <HAL_I2C_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a1e:	f000 fb01 	bl	8001024 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a22:	2100      	movs	r1, #0
 8000a24:	4809      	ldr	r0, [pc, #36]	; (8000a4c <MX_I2C2_Init+0x74>)
 8000a26:	f005 fd0f 	bl	8006448 <HAL_I2CEx_ConfigAnalogFilter>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a30:	f000 faf8 	bl	8001024 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a34:	2100      	movs	r1, #0
 8000a36:	4805      	ldr	r0, [pc, #20]	; (8000a4c <MX_I2C2_Init+0x74>)
 8000a38:	f005 fd51 	bl	80064de <HAL_I2CEx_ConfigDigitalFilter>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a42:	f000 faef 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000208 	.word	0x20000208
 8000a50:	40005800 	.word	0x40005800
 8000a54:	00404c74 	.word	0x00404c74

08000a58 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000a5c:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a5e:	4a19      	ldr	r2, [pc, #100]	; (8000ac4 <MX_LCD_Init+0x6c>)
 8000a60:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000a62:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000a68:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000a6e:	4b14      	ldr	r3, [pc, #80]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a70:	220c      	movs	r2, #12
 8000a72:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <MX_LCD_Init+0x68>)
 8000aac:	f005 fd64 	bl	8006578 <HAL_LCD_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8000ab6:	f000 fab5 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	2000025c 	.word	0x2000025c
 8000ac4:	40002400 	.word	0x40002400

08000ac8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000acc:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000ace:	4a10      	ldr	r2, [pc, #64]	; (8000b10 <MX_QUADSPI_Init+0x48>)
 8000ad0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000ada:	2204      	movs	r2, #4
 8000adc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000ae0:	2210      	movs	r2, #16
 8000ae2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000ae4:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000ae6:	2218      	movs	r2, #24
 8000ae8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000af6:	4805      	ldr	r0, [pc, #20]	; (8000b0c <MX_QUADSPI_Init+0x44>)
 8000af8:	f005 ff8e 	bl	8006a18 <HAL_QSPI_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000b02:	f000 fa8f 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000298 	.word	0x20000298
 8000b10:	a0001000 	.word	0xa0001000

08000b14 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000b18:	4b4d      	ldr	r3, [pc, #308]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b1a:	4a4e      	ldr	r2, [pc, #312]	; (8000c54 <MX_SAI1_Init+0x140>)
 8000b1c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000b1e:	4b4c      	ldr	r3, [pc, #304]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000b24:	4b4a      	ldr	r3, [pc, #296]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000b2a:	4b49      	ldr	r3, [pc, #292]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b2c:	2240      	movs	r2, #64	; 0x40
 8000b2e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000b30:	4b47      	ldr	r3, [pc, #284]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000b36:	4b46      	ldr	r3, [pc, #280]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000b3c:	4b44      	ldr	r3, [pc, #272]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000b42:	4b43      	ldr	r3, [pc, #268]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000b48:	4b41      	ldr	r3, [pc, #260]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000b4e:	4b40      	ldr	r3, [pc, #256]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000b54:	4b3e      	ldr	r3, [pc, #248]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b56:	4a40      	ldr	r2, [pc, #256]	; (8000c58 <MX_SAI1_Init+0x144>)
 8000b58:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000b5a:	4b3d      	ldr	r3, [pc, #244]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000b60:	4b3b      	ldr	r3, [pc, #236]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000b66:	4b3a      	ldr	r3, [pc, #232]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000b6c:	4b38      	ldr	r3, [pc, #224]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000b72:	4b37      	ldr	r3, [pc, #220]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b74:	2208      	movs	r2, #8
 8000b76:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000b78:	4b35      	ldr	r3, [pc, #212]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000b7e:	4b34      	ldr	r3, [pc, #208]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000b84:	4b32      	ldr	r3, [pc, #200]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000b8a:	4b31      	ldr	r3, [pc, #196]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000b90:	4b2f      	ldr	r3, [pc, #188]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000b96:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000b9c:	4b2c      	ldr	r3, [pc, #176]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000ba2:	4b2b      	ldr	r3, [pc, #172]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000ba8:	4829      	ldr	r0, [pc, #164]	; (8000c50 <MX_SAI1_Init+0x13c>)
 8000baa:	f008 f91b 	bl	8008de4 <HAL_SAI_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8000bb4:	f000 fa36 	bl	8001024 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8000bb8:	4b28      	ldr	r3, [pc, #160]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bba:	4a29      	ldr	r2, [pc, #164]	; (8000c60 <MX_SAI1_Init+0x14c>)
 8000bbc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000bbe:	4b27      	ldr	r3, [pc, #156]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8000bc4:	4b25      	ldr	r3, [pc, #148]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8000bca:	4b24      	ldr	r3, [pc, #144]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bcc:	2240      	movs	r2, #64	; 0x40
 8000bce:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000bd0:	4b22      	ldr	r3, [pc, #136]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000bd6:	4b21      	ldr	r3, [pc, #132]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8000bdc:	4b1f      	ldr	r3, [pc, #124]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000be2:	4b1e      	ldr	r3, [pc, #120]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000be8:	4b1c      	ldr	r3, [pc, #112]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000bee:	4b1b      	ldr	r3, [pc, #108]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000bf4:	4b19      	ldr	r3, [pc, #100]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000bfa:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000c00:	4b16      	ldr	r3, [pc, #88]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c08:	2208      	movs	r2, #8
 8000c0a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8000c0c:	4b13      	ldr	r3, [pc, #76]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000c12:	4b12      	ldr	r3, [pc, #72]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000c18:	4b10      	ldr	r3, [pc, #64]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8000c24:	4b0d      	ldr	r3, [pc, #52]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8000c30:	4b0a      	ldr	r3, [pc, #40]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8000c36:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000c3c:	4807      	ldr	r0, [pc, #28]	; (8000c5c <MX_SAI1_Init+0x148>)
 8000c3e:	f008 f8d1 	bl	8008de4 <HAL_SAI_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8000c48:	f000 f9ec 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000c4c:	bf00      	nop
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	200002dc 	.word	0x200002dc
 8000c54:	40015404 	.word	0x40015404
 8000c58:	0002ee00 	.word	0x0002ee00
 8000c5c:	20000360 	.word	0x20000360
 8000c60:	40015424 	.word	0x40015424

08000c64 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c6a:	4a1c      	ldr	r2, [pc, #112]	; (8000cdc <MX_SPI2_Init+0x78>)
 8000c6c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c6e:	4b1a      	ldr	r3, [pc, #104]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c74:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c76:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c7e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c82:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c84:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c8a:	4b13      	ldr	r3, [pc, #76]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c90:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c96:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c98:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000cb2:	2207      	movs	r2, #7
 8000cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000cbe:	2208      	movs	r2, #8
 8000cc0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <MX_SPI2_Init+0x74>)
 8000cc4:	f008 fa3a 	bl	800913c <HAL_SPI_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000cce:	f000 f9a9 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	200003e4 	.word	0x200003e4
 8000cdc:	40003800 	.word	0x40003800

08000ce0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ce4:	4b14      	ldr	r3, [pc, #80]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000ce6:	4a15      	ldr	r2, [pc, #84]	; (8000d3c <MX_USART2_UART_Init+0x5c>)
 8000ce8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000cec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cf2:	4b11      	ldr	r3, [pc, #68]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cf8:	4b0f      	ldr	r3, [pc, #60]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d04:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d06:	220c      	movs	r2, #12
 8000d08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d10:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d16:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d1c:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d22:	4805      	ldr	r0, [pc, #20]	; (8000d38 <MX_USART2_UART_Init+0x58>)
 8000d24:	f008 faad 	bl	8009282 <HAL_UART_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d2e:	f000 f979 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000448 	.word	0x20000448
 8000d3c:	40004400 	.word	0x40004400

08000d40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d46:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <MX_DMA_Init+0x38>)
 8000d48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d4a:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <MX_DMA_Init+0x38>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	6493      	str	r3, [r2, #72]	; 0x48
 8000d52:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <MX_DMA_Init+0x38>)
 8000d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2100      	movs	r1, #0
 8000d62:	200b      	movs	r0, #11
 8000d64:	f003 fab7 	bl	80042d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d68:	200b      	movs	r0, #11
 8000d6a:	f003 fad0 	bl	800430e <HAL_NVIC_EnableIRQ>

}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000

08000d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08c      	sub	sp, #48	; 0x30
 8000d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d82:	f107 031c 	add.w	r3, r7, #28
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
 8000d8e:	60da      	str	r2, [r3, #12]
 8000d90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d92:	4b94      	ldr	r3, [pc, #592]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d96:	4a93      	ldr	r2, [pc, #588]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000d98:	f043 0310 	orr.w	r3, r3, #16
 8000d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9e:	4b91      	ldr	r3, [pc, #580]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da2:	f003 0310 	and.w	r3, r3, #16
 8000da6:	61bb      	str	r3, [r7, #24]
 8000da8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000daa:	4b8e      	ldr	r3, [pc, #568]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dae:	4a8d      	ldr	r2, [pc, #564]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db6:	4b8b      	ldr	r3, [pc, #556]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	617b      	str	r3, [r7, #20]
 8000dc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dc2:	4b88      	ldr	r3, [pc, #544]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc6:	4a87      	ldr	r2, [pc, #540]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dce:	4b85      	ldr	r3, [pc, #532]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b82      	ldr	r3, [pc, #520]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dde:	4a81      	ldr	r2, [pc, #516]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000de6:	4b7f      	ldr	r3, [pc, #508]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	4b7c      	ldr	r3, [pc, #496]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df6:	4a7b      	ldr	r2, [pc, #492]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000df8:	f043 0302 	orr.w	r3, r3, #2
 8000dfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dfe:	4b79      	ldr	r3, [pc, #484]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	60bb      	str	r3, [r7, #8]
 8000e08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e0a:	4b76      	ldr	r3, [pc, #472]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e0e:	4a75      	ldr	r2, [pc, #468]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000e10:	f043 0308 	orr.w	r3, r3, #8
 8000e14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e16:	4b73      	ldr	r3, [pc, #460]	; (8000fe4 <MX_GPIO_Init+0x268>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1a:	f003 0308 	and.w	r3, r3, #8
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f240 1109 	movw	r1, #265	; 0x109
 8000e28:	486f      	ldr	r0, [pc, #444]	; (8000fe8 <MX_GPIO_Init+0x26c>)
 8000e2a:	f003 fd9d 	bl	8004968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	210c      	movs	r1, #12
 8000e32:	486e      	ldr	r0, [pc, #440]	; (8000fec <MX_GPIO_Init+0x270>)
 8000e34:	f003 fd98 	bl	8004968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e3e:	486c      	ldr	r0, [pc, #432]	; (8000ff0 <MX_GPIO_Init+0x274>)
 8000e40:	f003 fd92 	bl	8004968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e4a:	4869      	ldr	r0, [pc, #420]	; (8000ff0 <MX_GPIO_Init+0x274>)
 8000e4c:	f003 fd8c 	bl	8004968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2180      	movs	r1, #128	; 0x80
 8000e54:	4867      	ldr	r0, [pc, #412]	; (8000ff4 <MX_GPIO_Init+0x278>)
 8000e56:	f003 fd87 	bl	8004968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8000e5a:	2308      	movs	r3, #8
 8000e5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e66:	2302      	movs	r3, #2
 8000e68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8000e6a:	f107 031c 	add.w	r3, r7, #28
 8000e6e:	4619      	mov	r1, r3
 8000e70:	485d      	ldr	r0, [pc, #372]	; (8000fe8 <MX_GPIO_Init+0x26c>)
 8000e72:	f003 fbcf 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8000e76:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000e7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e7c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000e80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4858      	ldr	r0, [pc, #352]	; (8000ff0 <MX_GPIO_Init+0x274>)
 8000e8e:	f003 fbc1 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000e92:	2307      	movs	r3, #7
 8000e94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e96:	2300      	movs	r3, #0
 8000e98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4852      	ldr	r0, [pc, #328]	; (8000ff0 <MX_GPIO_Init+0x274>)
 8000ea6:	f003 fbb5 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_CENTER_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8000eaa:	232d      	movs	r3, #45	; 0x2d
 8000eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	4619      	mov	r1, r3
 8000ebc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec0:	f003 fba8 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000ec4:	2310      	movs	r3, #16
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ec8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000ecc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	f107 031c 	add.w	r3, r7, #28
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000edc:	f003 fb9a 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000ee0:	2304      	movs	r3, #4
 8000ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eec:	2303      	movs	r3, #3
 8000eee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	f107 031c 	add.w	r3, r7, #28
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	483d      	ldr	r0, [pc, #244]	; (8000fec <MX_GPIO_Init+0x270>)
 8000ef8:	f003 fb8c 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000efc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f06:	2301      	movs	r3, #1
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	4619      	mov	r1, r3
 8000f14:	4834      	ldr	r0, [pc, #208]	; (8000fe8 <MX_GPIO_Init+0x26c>)
 8000f16:	f003 fb7d 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000f1a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f20:	2301      	movs	r3, #1
 8000f22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	482f      	ldr	r0, [pc, #188]	; (8000ff0 <MX_GPIO_Init+0x274>)
 8000f34:	f003 fb6e 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000f38:	2305      	movs	r3, #5
 8000f3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f3c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f46:	f107 031c 	add.w	r3, r7, #28
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4829      	ldr	r0, [pc, #164]	; (8000ff4 <MX_GPIO_Init+0x278>)
 8000f4e:	f003 fb61 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000f52:	2380      	movs	r3, #128	; 0x80
 8000f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	4619      	mov	r1, r3
 8000f68:	4822      	ldr	r0, [pc, #136]	; (8000ff4 <MX_GPIO_Init+0x278>)
 8000f6a:	f003 fb53 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000f6e:	2308      	movs	r3, #8
 8000f70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f72:	2301      	movs	r3, #1
 8000f74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000f7e:	f107 031c 	add.w	r3, r7, #28
 8000f82:	4619      	mov	r1, r3
 8000f84:	4819      	ldr	r0, [pc, #100]	; (8000fec <MX_GPIO_Init+0x270>)
 8000f86:	f003 fb45 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000f8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f90:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000f94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4812      	ldr	r0, [pc, #72]	; (8000fec <MX_GPIO_Init+0x270>)
 8000fa2:	f003 fb37 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	4619      	mov	r1, r3
 8000fbc:	480a      	ldr	r0, [pc, #40]	; (8000fe8 <MX_GPIO_Init+0x26c>)
 8000fbe:	f003 fb29 	bl	8004614 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000fc6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000fca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000fd0:	f107 031c 	add.w	r3, r7, #28
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4804      	ldr	r0, [pc, #16]	; (8000fe8 <MX_GPIO_Init+0x26c>)
 8000fd8:	f003 fb1c 	bl	8004614 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fdc:	bf00      	nop
 8000fde:	3730      	adds	r7, #48	; 0x30
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	48001000 	.word	0x48001000
 8000fec:	48000400 	.word	0x48000400
 8000ff0:	48000800 	.word	0x48000800
 8000ff4:	48000c00 	.word	0x48000c00

08000ff8 <_write>:

/* USER CODE BEGIN 4 */
//printffff programme
//***************RS-232 *************************//
int _write(int fd, char* ptr, int len){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	b29a      	uxth	r2, r3
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
 800100c:	68b9      	ldr	r1, [r7, #8]
 800100e:	4804      	ldr	r0, [pc, #16]	; (8001020 <_write+0x28>)
 8001010:	f008 f985 	bl	800931e <HAL_UART_Transmit>

	return len;
 8001014:	687b      	ldr	r3, [r7, #4]
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000448 	.word	0x20000448

08001024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001028:	b672      	cpsid	i
}
 800102a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800102c:	e7fe      	b.n	800102c <Error_Handler+0x8>
	...

08001030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <HAL_MspInit+0x44>)
 8001038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800103a:	4a0e      	ldr	r2, [pc, #56]	; (8001074 <HAL_MspInit+0x44>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6613      	str	r3, [r2, #96]	; 0x60
 8001042:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <HAL_MspInit+0x44>)
 8001044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <HAL_MspInit+0x44>)
 8001050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001052:	4a08      	ldr	r2, [pc, #32]	; (8001074 <HAL_MspInit+0x44>)
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001058:	6593      	str	r3, [r2, #88]	; 0x58
 800105a:	4b06      	ldr	r3, [pc, #24]	; (8001074 <HAL_MspInit+0x44>)
 800105c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800105e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000

08001078 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	; 0x28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a41      	ldr	r2, [pc, #260]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d159      	bne.n	800114e <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800109a:	4b41      	ldr	r3, [pc, #260]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a3f      	ldr	r2, [pc, #252]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 80010a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80010a4:	4b3e      	ldr	r3, [pc, #248]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d10b      	bne.n	80010c4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80010ac:	4b3d      	ldr	r3, [pc, #244]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b0:	4a3c      	ldr	r2, [pc, #240]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b8:	4b3a      	ldr	r3, [pc, #232]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c4:	4b37      	ldr	r3, [pc, #220]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c8:	4a36      	ldr	r2, [pc, #216]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010d0:	4b34      	ldr	r3, [pc, #208]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010dc:	2302      	movs	r3, #2
 80010de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010e0:	230b      	movs	r3, #11
 80010e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f2:	f003 fa8f 	bl	8004614 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010f6:	4b2c      	ldr	r3, [pc, #176]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 80010f8:	4a2c      	ldr	r2, [pc, #176]	; (80011ac <HAL_ADC_MspInit+0x134>)
 80010fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80010fc:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 80010fe:	2200      	movs	r2, #0
 8001100:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001102:	4b29      	ldr	r3, [pc, #164]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001108:	4b27      	ldr	r3, [pc, #156]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800110e:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001114:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001116:	f44f 7280 	mov.w	r2, #256	; 0x100
 800111a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800111c:	4b22      	ldr	r3, [pc, #136]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 800111e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001122:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001124:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001126:	2200      	movs	r2, #0
 8001128:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800112a:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 800112c:	2200      	movs	r2, #0
 800112e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001130:	481d      	ldr	r0, [pc, #116]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001132:	f003 f907 	bl	8004344 <HAL_DMA_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 800113c:	f7ff ff72 	bl	8001024 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a19      	ldr	r2, [pc, #100]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001144:	64da      	str	r2, [r3, #76]	; 0x4c
 8001146:	4a18      	ldr	r2, [pc, #96]	; (80011a8 <HAL_ADC_MspInit+0x130>)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800114c:	e021      	b.n	8001192 <HAL_ADC_MspInit+0x11a>
  else if(hadc->Instance==ADC3)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a17      	ldr	r2, [pc, #92]	; (80011b0 <HAL_ADC_MspInit+0x138>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d11c      	bne.n	8001192 <HAL_ADC_MspInit+0x11a>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	4a10      	ldr	r2, [pc, #64]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 8001160:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d10b      	bne.n	8001182 <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC_CLK_ENABLE();
 800116a:	4b0e      	ldr	r3, [pc, #56]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116e:	4a0d      	ldr	r2, [pc, #52]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 8001170:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001174:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	202f      	movs	r0, #47	; 0x2f
 8001188:	f003 f8a5 	bl	80042d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800118c:	202f      	movs	r0, #47	; 0x2f
 800118e:	f003 f8be 	bl	800430e <HAL_NVIC_EnableIRQ>
}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	; 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	50040000 	.word	0x50040000
 80011a0:	200004d0 	.word	0x200004d0
 80011a4:	40021000 	.word	0x40021000
 80011a8:	2000016c 	.word	0x2000016c
 80011ac:	40020008 	.word	0x40020008
 80011b0:	50040200 	.word	0x50040200

080011b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b0ae      	sub	sp, #184	; 0xb8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	2288      	movs	r2, #136	; 0x88
 80011d2:	2100      	movs	r1, #0
 80011d4:	4618      	mov	r0, r3
 80011d6:	f00c fa84 	bl	800d6e2 <memset>
  if(hi2c->Instance==I2C1)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a42      	ldr	r2, [pc, #264]	; (80012e8 <HAL_I2C_MspInit+0x134>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d13b      	bne.n	800125c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011e4:	2340      	movs	r3, #64	; 0x40
 80011e6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ec:	f107 031c 	add.w	r3, r7, #28
 80011f0:	4618      	mov	r0, r3
 80011f2:	f006 facd 	bl	8007790 <HAL_RCCEx_PeriphCLKConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011fc:	f7ff ff12 	bl	8001024 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001200:	4b3a      	ldr	r3, [pc, #232]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001204:	4a39      	ldr	r2, [pc, #228]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001206:	f043 0302 	orr.w	r3, r3, #2
 800120a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120c:	4b37      	ldr	r3, [pc, #220]	; (80012ec <HAL_I2C_MspInit+0x138>)
 800120e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	61bb      	str	r3, [r7, #24]
 8001216:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001218:	23c0      	movs	r3, #192	; 0xc0
 800121a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800121e:	2312      	movs	r3, #18
 8001220:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001224:	2301      	movs	r3, #1
 8001226:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001230:	2304      	movs	r3, #4
 8001232:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001236:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800123a:	4619      	mov	r1, r3
 800123c:	482c      	ldr	r0, [pc, #176]	; (80012f0 <HAL_I2C_MspInit+0x13c>)
 800123e:	f003 f9e9 	bl	8004614 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001242:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001246:	4a29      	ldr	r2, [pc, #164]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001248:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800124c:	6593      	str	r3, [r2, #88]	; 0x58
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001252:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800125a:	e040      	b.n	80012de <HAL_I2C_MspInit+0x12a>
  else if(hi2c->Instance==I2C2)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <HAL_I2C_MspInit+0x140>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d13b      	bne.n	80012de <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800126a:	2300      	movs	r3, #0
 800126c:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	4618      	mov	r0, r3
 8001274:	f006 fa8c 	bl	8007790 <HAL_RCCEx_PeriphCLKConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_I2C_MspInit+0xce>
      Error_Handler();
 800127e:	f7ff fed1 	bl	8001024 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	4a19      	ldr	r2, [pc, #100]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001288:	f043 0302 	orr.w	r3, r3, #2
 800128c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128e:	4b17      	ldr	r3, [pc, #92]	; (80012ec <HAL_I2C_MspInit+0x138>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 800129a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800129e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012a2:	2312      	movs	r3, #18
 80012a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ae:	2303      	movs	r3, #3
 80012b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012b4:	2304      	movs	r3, #4
 80012b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80012be:	4619      	mov	r1, r3
 80012c0:	480b      	ldr	r0, [pc, #44]	; (80012f0 <HAL_I2C_MspInit+0x13c>)
 80012c2:	f003 f9a7 	bl	8004614 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <HAL_I2C_MspInit+0x138>)
 80012c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ca:	4a08      	ldr	r2, [pc, #32]	; (80012ec <HAL_I2C_MspInit+0x138>)
 80012cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012d0:	6593      	str	r3, [r2, #88]	; 0x58
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <HAL_I2C_MspInit+0x138>)
 80012d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
}
 80012de:	bf00      	nop
 80012e0:	37b8      	adds	r7, #184	; 0xb8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40005400 	.word	0x40005400
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48000400 	.word	0x48000400
 80012f4:	40005800 	.word	0x40005800

080012f8 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b0ae      	sub	sp, #184	; 0xb8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001310:	f107 031c 	add.w	r3, r7, #28
 8001314:	2288      	movs	r2, #136	; 0x88
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f00c f9e2 	bl	800d6e2 <memset>
  if(hlcd->Instance==LCD)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a57      	ldr	r2, [pc, #348]	; (8001480 <HAL_LCD_MspInit+0x188>)
 8001324:	4293      	cmp	r3, r2
 8001326:	f040 80a6 	bne.w	8001476 <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800132a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800132e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001330:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001334:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4618      	mov	r0, r3
 800133e:	f006 fa27 	bl	8007790 <HAL_RCCEx_PeriphCLKConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8001348:	f7ff fe6c 	bl	8001024 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800134c:	4b4d      	ldr	r3, [pc, #308]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 800134e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001350:	4a4c      	ldr	r2, [pc, #304]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 8001352:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001356:	6593      	str	r3, [r2, #88]	; 0x58
 8001358:	4b4a      	ldr	r3, [pc, #296]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 800135a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800135c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001360:	61bb      	str	r3, [r7, #24]
 8001362:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001364:	4b47      	ldr	r3, [pc, #284]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 8001366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001368:	4a46      	ldr	r2, [pc, #280]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 800136a:	f043 0304 	orr.w	r3, r3, #4
 800136e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001370:	4b44      	ldr	r3, [pc, #272]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 8001372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001374:	f003 0304 	and.w	r3, r3, #4
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800137c:	4b41      	ldr	r3, [pc, #260]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 800137e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001380:	4a40      	ldr	r2, [pc, #256]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 8001382:	f043 0301 	orr.w	r3, r3, #1
 8001386:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001388:	4b3e      	ldr	r3, [pc, #248]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 800138a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001394:	4b3b      	ldr	r3, [pc, #236]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 8001396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001398:	4a3a      	ldr	r2, [pc, #232]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 800139a:	f043 0302 	orr.w	r3, r3, #2
 800139e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a0:	4b38      	ldr	r3, [pc, #224]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 80013a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ac:	4b35      	ldr	r3, [pc, #212]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 80013ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b0:	4a34      	ldr	r2, [pc, #208]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 80013b2:	f043 0308 	orr.w	r3, r3, #8
 80013b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b8:	4b32      	ldr	r3, [pc, #200]	; (8001484 <HAL_LCD_MspInit+0x18c>)
 80013ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013bc:	f003 0308 	and.w	r3, r3, #8
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 80013c4:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80013c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80013de:	230b      	movs	r3, #11
 80013e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013e8:	4619      	mov	r1, r3
 80013ea:	4827      	ldr	r0, [pc, #156]	; (8001488 <HAL_LCD_MspInit+0x190>)
 80013ec:	f003 f912 	bl	8004614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 80013f0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80013f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800140a:	230b      	movs	r3, #11
 800140c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001410:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001414:	4619      	mov	r1, r3
 8001416:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800141a:	f003 f8fb 	bl	8004614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 800141e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001422:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001438:	230b      	movs	r3, #11
 800143a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001442:	4619      	mov	r1, r3
 8001444:	4811      	ldr	r0, [pc, #68]	; (800148c <HAL_LCD_MspInit+0x194>)
 8001446:	f003 f8e5 	bl	8004614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 800144a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800144e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001464:	230b      	movs	r3, #11
 8001466:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800146a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800146e:	4619      	mov	r1, r3
 8001470:	4807      	ldr	r0, [pc, #28]	; (8001490 <HAL_LCD_MspInit+0x198>)
 8001472:	f003 f8cf 	bl	8004614 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001476:	bf00      	nop
 8001478:	37b8      	adds	r7, #184	; 0xb8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40002400 	.word	0x40002400
 8001484:	40021000 	.word	0x40021000
 8001488:	48000800 	.word	0x48000800
 800148c:	48000400 	.word	0x48000400
 8001490:	48000c00 	.word	0x48000c00

08001494 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	; 0x28
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a17      	ldr	r2, [pc, #92]	; (8001510 <HAL_QSPI_MspInit+0x7c>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d128      	bne.n	8001508 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80014b6:	4b17      	ldr	r3, [pc, #92]	; (8001514 <HAL_QSPI_MspInit+0x80>)
 80014b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014ba:	4a16      	ldr	r2, [pc, #88]	; (8001514 <HAL_QSPI_MspInit+0x80>)
 80014bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c0:	6513      	str	r3, [r2, #80]	; 0x50
 80014c2:	4b14      	ldr	r3, [pc, #80]	; (8001514 <HAL_QSPI_MspInit+0x80>)
 80014c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <HAL_QSPI_MspInit+0x80>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d2:	4a10      	ldr	r2, [pc, #64]	; (8001514 <HAL_QSPI_MspInit+0x80>)
 80014d4:	f043 0310 	orr.w	r3, r3, #16
 80014d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014da:	4b0e      	ldr	r3, [pc, #56]	; (8001514 <HAL_QSPI_MspInit+0x80>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014de:	f003 0310 	and.w	r3, r3, #16
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 80014e6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80014ea:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80014f8:	230a      	movs	r3, #10
 80014fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <HAL_QSPI_MspInit+0x84>)
 8001504:	f003 f886 	bl	8004614 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	; 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	a0001000 	.word	0xa0001000
 8001514:	40021000 	.word	0x40021000
 8001518:	48001000 	.word	0x48001000

0800151c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08a      	sub	sp, #40	; 0x28
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a17      	ldr	r2, [pc, #92]	; (8001598 <HAL_SPI_MspInit+0x7c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d127      	bne.n	800158e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800153e:	4b17      	ldr	r3, [pc, #92]	; (800159c <HAL_SPI_MspInit+0x80>)
 8001540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001542:	4a16      	ldr	r2, [pc, #88]	; (800159c <HAL_SPI_MspInit+0x80>)
 8001544:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001548:	6593      	str	r3, [r2, #88]	; 0x58
 800154a:	4b14      	ldr	r3, [pc, #80]	; (800159c <HAL_SPI_MspInit+0x80>)
 800154c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001556:	4b11      	ldr	r3, [pc, #68]	; (800159c <HAL_SPI_MspInit+0x80>)
 8001558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155a:	4a10      	ldr	r2, [pc, #64]	; (800159c <HAL_SPI_MspInit+0x80>)
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <HAL_SPI_MspInit+0x80>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800156e:	231a      	movs	r3, #26
 8001570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157a:	2303      	movs	r3, #3
 800157c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800157e:	2305      	movs	r3, #5
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <HAL_SPI_MspInit+0x84>)
 800158a:	f003 f843 	bl	8004614 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800158e:	bf00      	nop
 8001590:	3728      	adds	r7, #40	; 0x28
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40003800 	.word	0x40003800
 800159c:	40021000 	.word	0x40021000
 80015a0:	48000c00 	.word	0x48000c00

080015a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0ac      	sub	sp, #176	; 0xb0
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2288      	movs	r2, #136	; 0x88
 80015c2:	2100      	movs	r1, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f00c f88c 	bl	800d6e2 <memset>
  if(huart->Instance==USART2)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a21      	ldr	r2, [pc, #132]	; (8001654 <HAL_UART_MspInit+0xb0>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d13a      	bne.n	800164a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015d4:	2302      	movs	r3, #2
 80015d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015d8:	2300      	movs	r3, #0
 80015da:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4618      	mov	r0, r3
 80015e2:	f006 f8d5 	bl	8007790 <HAL_RCCEx_PeriphCLKConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015ec:	f7ff fd1a 	bl	8001024 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015f0:	4b19      	ldr	r3, [pc, #100]	; (8001658 <HAL_UART_MspInit+0xb4>)
 80015f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <HAL_UART_MspInit+0xb4>)
 80015f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015fa:	6593      	str	r3, [r2, #88]	; 0x58
 80015fc:	4b16      	ldr	r3, [pc, #88]	; (8001658 <HAL_UART_MspInit+0xb4>)
 80015fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001608:	4b13      	ldr	r3, [pc, #76]	; (8001658 <HAL_UART_MspInit+0xb4>)
 800160a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160c:	4a12      	ldr	r2, [pc, #72]	; (8001658 <HAL_UART_MspInit+0xb4>)
 800160e:	f043 0308 	orr.w	r3, r3, #8
 8001612:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001614:	4b10      	ldr	r3, [pc, #64]	; (8001658 <HAL_UART_MspInit+0xb4>)
 8001616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001620:	2360      	movs	r3, #96	; 0x60
 8001622:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800162c:	2301      	movs	r3, #1
 800162e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001632:	2303      	movs	r3, #3
 8001634:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001638:	2307      	movs	r3, #7
 800163a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800163e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001642:	4619      	mov	r1, r3
 8001644:	4805      	ldr	r0, [pc, #20]	; (800165c <HAL_UART_MspInit+0xb8>)
 8001646:	f002 ffe5 	bl	8004614 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800164a:	bf00      	nop
 800164c:	37b0      	adds	r7, #176	; 0xb0
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40004400 	.word	0x40004400
 8001658:	40021000 	.word	0x40021000
 800165c:	48000c00 	.word	0x48000c00

08001660 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	; 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a33      	ldr	r2, [pc, #204]	; (800173c <HAL_SAI_MspInit+0xdc>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d135      	bne.n	80016de <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8001672:	4b33      	ldr	r3, [pc, #204]	; (8001740 <HAL_SAI_MspInit+0xe0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d10b      	bne.n	8001692 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800167a:	4b32      	ldr	r3, [pc, #200]	; (8001744 <HAL_SAI_MspInit+0xe4>)
 800167c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800167e:	4a31      	ldr	r2, [pc, #196]	; (8001744 <HAL_SAI_MspInit+0xe4>)
 8001680:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001684:	6613      	str	r3, [r2, #96]	; 0x60
 8001686:	4b2f      	ldr	r3, [pc, #188]	; (8001744 <HAL_SAI_MspInit+0xe4>)
 8001688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8001692:	4b2b      	ldr	r3, [pc, #172]	; (8001740 <HAL_SAI_MspInit+0xe0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	3301      	adds	r3, #1
 8001698:	4a29      	ldr	r2, [pc, #164]	; (8001740 <HAL_SAI_MspInit+0xe0>)
 800169a:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 800169c:	2374      	movs	r3, #116	; 0x74
 800169e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a0:	2302      	movs	r3, #2
 80016a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80016ac:	230d      	movs	r3, #13
 80016ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	4824      	ldr	r0, [pc, #144]	; (8001748 <HAL_SAI_MspInit+0xe8>)
 80016b8:	f002 ffac 	bl	8004614 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80016bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80016ce:	230d      	movs	r3, #13
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	481b      	ldr	r0, [pc, #108]	; (8001748 <HAL_SAI_MspInit+0xe8>)
 80016da:	f002 ff9b 	bl	8004614 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a1a      	ldr	r2, [pc, #104]	; (800174c <HAL_SAI_MspInit+0xec>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d124      	bne.n	8001732 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <HAL_SAI_MspInit+0xe0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d10b      	bne.n	8001708 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80016f0:	4b14      	ldr	r3, [pc, #80]	; (8001744 <HAL_SAI_MspInit+0xe4>)
 80016f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016f4:	4a13      	ldr	r2, [pc, #76]	; (8001744 <HAL_SAI_MspInit+0xe4>)
 80016f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016fa:	6613      	str	r3, [r2, #96]	; 0x60
 80016fc:	4b11      	ldr	r3, [pc, #68]	; (8001744 <HAL_SAI_MspInit+0xe4>)
 80016fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001700:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001708:	4b0d      	ldr	r3, [pc, #52]	; (8001740 <HAL_SAI_MspInit+0xe0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	3301      	adds	r3, #1
 800170e:	4a0c      	ldr	r2, [pc, #48]	; (8001740 <HAL_SAI_MspInit+0xe0>)
 8001710:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE7     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8001712:	2380      	movs	r3, #128	; 0x80
 8001714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001716:	2302      	movs	r3, #2
 8001718:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171e:	2303      	movs	r3, #3
 8001720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001722:	230d      	movs	r3, #13
 8001724:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4806      	ldr	r0, [pc, #24]	; (8001748 <HAL_SAI_MspInit+0xe8>)
 800172e:	f002 ff71 	bl	8004614 <HAL_GPIO_Init>

    }
}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	; 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40015404 	.word	0x40015404
 8001740:	200004d4 	.word	0x200004d4
 8001744:	40021000 	.word	0x40021000
 8001748:	48001000 	.word	0x48001000
 800174c:	40015424 	.word	0x40015424

08001750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001754:	e7fe      	b.n	8001754 <NMI_Handler+0x4>

08001756 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800175a:	e7fe      	b.n	800175a <HardFault_Handler+0x4>

0800175c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <MemManage_Handler+0x4>

08001762 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001766:	e7fe      	b.n	8001766 <BusFault_Handler+0x4>

08001768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800176c:	e7fe      	b.n	800176c <UsageFault_Handler+0x4>

0800176e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179c:	f000 ff48 	bl	8002630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <DMA1_Channel1_IRQHandler+0x10>)
 80017aa:	f002 fe83 	bl	80044b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	2000016c 	.word	0x2000016c

080017b8 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <ADC3_IRQHandler+0x10>)
 80017be:	f001 fb71 	bl	8002ea4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000108 	.word	0x20000108

080017cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80017d0:	4802      	ldr	r0, [pc, #8]	; (80017dc <OTG_FS_IRQHandler+0x10>)
 80017d2:	f003 fb77 	bl	8004ec4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000908 	.word	0x20000908

080017e0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	e00a      	b.n	8001808 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017f2:	f3af 8000 	nop.w
 80017f6:	4601      	mov	r1, r0
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	1c5a      	adds	r2, r3, #1
 80017fc:	60ba      	str	r2, [r7, #8]
 80017fe:	b2ca      	uxtb	r2, r1
 8001800:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3301      	adds	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	429a      	cmp	r2, r3
 800180e:	dbf0      	blt.n	80017f2 <_read+0x12>
  }

  return len;
 8001810:	687b      	ldr	r3, [r7, #4]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <_close>:
  }
  return len;
}

int _close(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001842:	605a      	str	r2, [r3, #4]
  return 0;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <_isatty>:

int _isatty(int file)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3714      	adds	r7, #20
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <_sbrk+0x5c>)
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <_sbrk+0x60>)
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001898:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <_sbrk+0x64>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <_sbrk+0x64>)
 80018a2:	4a12      	ldr	r2, [pc, #72]	; (80018ec <_sbrk+0x68>)
 80018a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d207      	bcs.n	80018c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b4:	f00b ff74 	bl	800d7a0 <__errno>
 80018b8:	4603      	mov	r3, r0
 80018ba:	220c      	movs	r2, #12
 80018bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	e009      	b.n	80018d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <_sbrk+0x64>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <_sbrk+0x64>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <_sbrk+0x64>)
 80018d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d6:	68fb      	ldr	r3, [r7, #12]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20018000 	.word	0x20018000
 80018e4:	00000400 	.word	0x00000400
 80018e8:	200004d8 	.word	0x200004d8
 80018ec:	20000d98 	.word	0x20000d98

080018f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018f4:	4b06      	ldr	r3, [pc, #24]	; (8001910 <SystemInit+0x20>)
 80018f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018fa:	4a05      	ldr	r2, [pc, #20]	; (8001910 <SystemInit+0x20>)
 80018fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001914:	f8df d034 	ldr.w	sp, [pc, #52]	; 800194c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001918:	f7ff ffea 	bl	80018f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800191c:	480c      	ldr	r0, [pc, #48]	; (8001950 <LoopForever+0x6>)
  ldr r1, =_edata
 800191e:	490d      	ldr	r1, [pc, #52]	; (8001954 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001920:	4a0d      	ldr	r2, [pc, #52]	; (8001958 <LoopForever+0xe>)
  movs r3, #0
 8001922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001924:	e002      	b.n	800192c <LoopCopyDataInit>

08001926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800192a:	3304      	adds	r3, #4

0800192c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800192c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001930:	d3f9      	bcc.n	8001926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001932:	4a0a      	ldr	r2, [pc, #40]	; (800195c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001934:	4c0a      	ldr	r4, [pc, #40]	; (8001960 <LoopForever+0x16>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001938:	e001      	b.n	800193e <LoopFillZerobss>

0800193a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800193a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800193c:	3204      	adds	r2, #4

0800193e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001940:	d3fb      	bcc.n	800193a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001942:	f00b ff33 	bl	800d7ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001946:	f7fe fe11 	bl	800056c <main>

0800194a <LoopForever>:

LoopForever:
    b LoopForever
 800194a:	e7fe      	b.n	800194a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800194c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001954:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001958:	0800e2e0 	.word	0x0800e2e0
  ldr r2, =_sbss
 800195c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001960:	20000d98 	.word	0x20000d98

08001964 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001964:	e7fe      	b.n	8001964 <ADC1_2_IRQHandler>
	...

08001968 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800196c:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 800196e:	4a1a      	ldr	r2, [pc, #104]	; (80019d8 <BSP_LCD_GLASS_Init+0x70>)
 8001970:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001972:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 8001974:	2200      	movs	r2, #0
 8001976:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001978:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 800197a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800197e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 8001982:	220c      	movs	r2, #12
 8001984:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 8001988:	2240      	movs	r2, #64	; 0x40
 800198a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 800198e:	2200      	movs	r2, #0
 8001990:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 8001994:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001998:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 800199c:	2200      	movs	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019a2:	2240      	movs	r2, #64	; 0x40
 80019a4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019b8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80019ba:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80019c0:	4804      	ldr	r0, [pc, #16]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019c2:	f000 f839 	bl	8001a38 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80019c6:	4803      	ldr	r0, [pc, #12]	; (80019d4 <BSP_LCD_GLASS_Init+0x6c>)
 80019c8:	f004 fdd6 	bl	8006578 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80019cc:	f000 f82a 	bl	8001a24 <BSP_LCD_GLASS_Clear>
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	200004dc 	.word	0x200004dc
 80019d8:	40002400 	.word	0x40002400

080019dc <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80019e8:	e00b      	b.n	8001a02 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80019ea:	7bfb      	ldrb	r3, [r7, #15]
 80019ec:	2200      	movs	r2, #0
 80019ee:	2100      	movs	r1, #0
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 fa41 	bl	8001e78 <WriteChar>

    /* Point on the next character */
    ptr++;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	3301      	adds	r3, #1
 80019fa:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	3301      	adds	r3, #1
 8001a00:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d002      	beq.n	8001a10 <BSP_LCD_GLASS_DisplayString+0x34>
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	2b05      	cmp	r3, #5
 8001a0e:	d9ec      	bls.n	80019ea <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001a10:	4803      	ldr	r0, [pc, #12]	; (8001a20 <BSP_LCD_GLASS_DisplayString+0x44>)
 8001a12:	f004 ff22 	bl	800685a <HAL_LCD_UpdateDisplayRequest>
}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	200004dc 	.word	0x200004dc

08001a24 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <BSP_LCD_GLASS_Clear+0x10>)
 8001a2a:	f004 fec0 	bl	80067ae <HAL_LCD_Clear>
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200004dc 	.word	0x200004dc

08001a38 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b0c0      	sub	sp, #256	; 0x100
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001a40:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001a50:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001a54:	2244      	movs	r2, #68	; 0x44
 8001a56:	2100      	movs	r1, #0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f00b fe42 	bl	800d6e2 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001a5e:	f107 0320 	add.w	r3, r7, #32
 8001a62:	2288      	movs	r2, #136	; 0x88
 8001a64:	2100      	movs	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f00b fe3b 	bl	800d6e2 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6c:	4b51      	ldr	r3, [pc, #324]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a70:	4a50      	ldr	r2, [pc, #320]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a76:	6593      	str	r3, [r2, #88]	; 0x58
 8001a78:	4b4e      	ldr	r3, [pc, #312]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001a84:	2304      	movs	r3, #4
 8001a86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001a90:	2301      	movs	r3, #1
 8001a92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001a96:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f005 f878 	bl	8006b90 <HAL_RCC_OscConfig>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d000      	beq.n	8001aa8 <LCD_MspInit+0x70>
  {
    while (1);
 8001aa6:	e7fe      	b.n	8001aa6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001aa8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aac:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001aae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001ab6:	f107 0320 	add.w	r3, r7, #32
 8001aba:	4618      	mov	r0, r3
 8001abc:	f005 fe68 	bl	8007790 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac0:	4b3c      	ldr	r3, [pc, #240]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac4:	4a3b      	ldr	r2, [pc, #236]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001acc:	4b39      	ldr	r3, [pc, #228]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	61bb      	str	r3, [r7, #24]
 8001ad6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad8:	4b36      	ldr	r3, [pc, #216]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001adc:	4a35      	ldr	r2, [pc, #212]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001ade:	f043 0302 	orr.w	r3, r3, #2
 8001ae2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae4:	4b33      	ldr	r3, [pc, #204]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af0:	4b30      	ldr	r3, [pc, #192]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af4:	4a2f      	ldr	r2, [pc, #188]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afc:	4b2d      	ldr	r3, [pc, #180]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	613b      	str	r3, [r7, #16]
 8001b06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b08:	4b2a      	ldr	r3, [pc, #168]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0c:	4a29      	ldr	r2, [pc, #164]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001b0e:	f043 0308 	orr.w	r3, r3, #8
 8001b12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b14:	4b27      	ldr	r3, [pc, #156]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001b16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b18:	f003 0308 	and.w	r3, r3, #8
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001b20:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001b24:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b34:	2303      	movs	r3, #3
 8001b36:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001b3a:	230b      	movs	r3, #11
 8001b3c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001b40:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001b44:	4619      	mov	r1, r3
 8001b46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4a:	f002 fd63 	bl	8004614 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001b4e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001b52:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001b56:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4816      	ldr	r0, [pc, #88]	; (8001bb8 <LCD_MspInit+0x180>)
 8001b5e:	f002 fd59 	bl	8004614 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001b62:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001b66:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001b6a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4812      	ldr	r0, [pc, #72]	; (8001bbc <LCD_MspInit+0x184>)
 8001b72:	f002 fd4f 	bl	8004614 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001b76:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001b7a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001b7e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001b82:	4619      	mov	r1, r3
 8001b84:	480e      	ldr	r0, [pc, #56]	; (8001bc0 <LCD_MspInit+0x188>)
 8001b86:	f002 fd45 	bl	8004614 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	f000 fd70 	bl	8002670 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b94:	4a07      	ldr	r2, [pc, #28]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001b96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b9a:	6593      	str	r3, [r2, #88]	; 0x58
 8001b9c:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <LCD_MspInit+0x17c>)
 8001b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	68bb      	ldr	r3, [r7, #8]
}
 8001ba8:	bf00      	nop
 8001baa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	48000400 	.word	0x48000400
 8001bbc:	48000800 	.word	0x48000800
 8001bc0:	48000c00 	.word	0x48000c00

08001bc4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	70fb      	strb	r3, [r7, #3]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	737b      	strb	r3, [r7, #13]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2bff      	cmp	r3, #255	; 0xff
 8001be6:	f000 80e8 	beq.w	8001dba <Convert+0x1f6>
 8001bea:	2bff      	cmp	r3, #255	; 0xff
 8001bec:	f300 80f1 	bgt.w	8001dd2 <Convert+0x20e>
 8001bf0:	2bb5      	cmp	r3, #181	; 0xb5
 8001bf2:	f000 80cb 	beq.w	8001d8c <Convert+0x1c8>
 8001bf6:	2bb5      	cmp	r3, #181	; 0xb5
 8001bf8:	f300 80eb 	bgt.w	8001dd2 <Convert+0x20e>
 8001bfc:	2b6e      	cmp	r3, #110	; 0x6e
 8001bfe:	f300 80a9 	bgt.w	8001d54 <Convert+0x190>
 8001c02:	2b20      	cmp	r3, #32
 8001c04:	f2c0 80e5 	blt.w	8001dd2 <Convert+0x20e>
 8001c08:	3b20      	subs	r3, #32
 8001c0a:	2b4e      	cmp	r3, #78	; 0x4e
 8001c0c:	f200 80e1 	bhi.w	8001dd2 <Convert+0x20e>
 8001c10:	a201      	add	r2, pc, #4	; (adr r2, 8001c18 <Convert+0x54>)
 8001c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c16:	bf00      	nop
 8001c18:	08001d5b 	.word	0x08001d5b
 8001c1c:	08001dd3 	.word	0x08001dd3
 8001c20:	08001dd3 	.word	0x08001dd3
 8001c24:	08001dd3 	.word	0x08001dd3
 8001c28:	08001dd3 	.word	0x08001dd3
 8001c2c:	08001db3 	.word	0x08001db3
 8001c30:	08001dd3 	.word	0x08001dd3
 8001c34:	08001dd3 	.word	0x08001dd3
 8001c38:	08001d69 	.word	0x08001d69
 8001c3c:	08001d6f 	.word	0x08001d6f
 8001c40:	08001d61 	.word	0x08001d61
 8001c44:	08001d9d 	.word	0x08001d9d
 8001c48:	08001dd3 	.word	0x08001dd3
 8001c4c:	08001d95 	.word	0x08001d95
 8001c50:	08001dd3 	.word	0x08001dd3
 8001c54:	08001da5 	.word	0x08001da5
 8001c58:	08001dc3 	.word	0x08001dc3
 8001c5c:	08001dc3 	.word	0x08001dc3
 8001c60:	08001dc3 	.word	0x08001dc3
 8001c64:	08001dc3 	.word	0x08001dc3
 8001c68:	08001dc3 	.word	0x08001dc3
 8001c6c:	08001dc3 	.word	0x08001dc3
 8001c70:	08001dc3 	.word	0x08001dc3
 8001c74:	08001dc3 	.word	0x08001dc3
 8001c78:	08001dc3 	.word	0x08001dc3
 8001c7c:	08001dc3 	.word	0x08001dc3
 8001c80:	08001dd3 	.word	0x08001dd3
 8001c84:	08001dd3 	.word	0x08001dd3
 8001c88:	08001dd3 	.word	0x08001dd3
 8001c8c:	08001dd3 	.word	0x08001dd3
 8001c90:	08001dd3 	.word	0x08001dd3
 8001c94:	08001dd3 	.word	0x08001dd3
 8001c98:	08001dd3 	.word	0x08001dd3
 8001c9c:	08001dd3 	.word	0x08001dd3
 8001ca0:	08001dd3 	.word	0x08001dd3
 8001ca4:	08001dd3 	.word	0x08001dd3
 8001ca8:	08001dd3 	.word	0x08001dd3
 8001cac:	08001dd3 	.word	0x08001dd3
 8001cb0:	08001dd3 	.word	0x08001dd3
 8001cb4:	08001dd3 	.word	0x08001dd3
 8001cb8:	08001dd3 	.word	0x08001dd3
 8001cbc:	08001dd3 	.word	0x08001dd3
 8001cc0:	08001dd3 	.word	0x08001dd3
 8001cc4:	08001dd3 	.word	0x08001dd3
 8001cc8:	08001dd3 	.word	0x08001dd3
 8001ccc:	08001dd3 	.word	0x08001dd3
 8001cd0:	08001dd3 	.word	0x08001dd3
 8001cd4:	08001dd3 	.word	0x08001dd3
 8001cd8:	08001dd3 	.word	0x08001dd3
 8001cdc:	08001dd3 	.word	0x08001dd3
 8001ce0:	08001dd3 	.word	0x08001dd3
 8001ce4:	08001dd3 	.word	0x08001dd3
 8001ce8:	08001dd3 	.word	0x08001dd3
 8001cec:	08001dd3 	.word	0x08001dd3
 8001cf0:	08001dd3 	.word	0x08001dd3
 8001cf4:	08001dd3 	.word	0x08001dd3
 8001cf8:	08001dd3 	.word	0x08001dd3
 8001cfc:	08001dd3 	.word	0x08001dd3
 8001d00:	08001dd3 	.word	0x08001dd3
 8001d04:	08001dd3 	.word	0x08001dd3
 8001d08:	08001dd3 	.word	0x08001dd3
 8001d0c:	08001dd3 	.word	0x08001dd3
 8001d10:	08001dd3 	.word	0x08001dd3
 8001d14:	08001dd3 	.word	0x08001dd3
 8001d18:	08001dd3 	.word	0x08001dd3
 8001d1c:	08001dd3 	.word	0x08001dd3
 8001d20:	08001dd3 	.word	0x08001dd3
 8001d24:	08001dd3 	.word	0x08001dd3
 8001d28:	08001d75 	.word	0x08001d75
 8001d2c:	08001dd3 	.word	0x08001dd3
 8001d30:	08001dd3 	.word	0x08001dd3
 8001d34:	08001dd3 	.word	0x08001dd3
 8001d38:	08001dd3 	.word	0x08001dd3
 8001d3c:	08001dd3 	.word	0x08001dd3
 8001d40:	08001dd3 	.word	0x08001dd3
 8001d44:	08001dd3 	.word	0x08001dd3
 8001d48:	08001dd3 	.word	0x08001dd3
 8001d4c:	08001d7d 	.word	0x08001d7d
 8001d50:	08001d85 	.word	0x08001d85
 8001d54:	2bb0      	cmp	r3, #176	; 0xb0
 8001d56:	d028      	beq.n	8001daa <Convert+0x1e6>
 8001d58:	e03b      	b.n	8001dd2 <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	81fb      	strh	r3, [r7, #14]
      break;
 8001d5e:	e057      	b.n	8001e10 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8001d60:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001d64:	81fb      	strh	r3, [r7, #14]
      break;
 8001d66:	e053      	b.n	8001e10 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8001d68:	2328      	movs	r3, #40	; 0x28
 8001d6a:	81fb      	strh	r3, [r7, #14]
      break;
 8001d6c:	e050      	b.n	8001e10 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001d6e:	2311      	movs	r3, #17
 8001d70:	81fb      	strh	r3, [r7, #14]
      break;
 8001d72:	e04d      	b.n	8001e10 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8001d74:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001d78:	81fb      	strh	r3, [r7, #14]
      break;
 8001d7a:	e049      	b.n	8001e10 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8001d7c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001d80:	81fb      	strh	r3, [r7, #14]
      break;
 8001d82:	e045      	b.n	8001e10 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8001d84:	f242 2310 	movw	r3, #8720	; 0x2210
 8001d88:	81fb      	strh	r3, [r7, #14]
      break;
 8001d8a:	e041      	b.n	8001e10 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8001d8c:	f246 0384 	movw	r3, #24708	; 0x6084
 8001d90:	81fb      	strh	r3, [r7, #14]
      break;
 8001d92:	e03d      	b.n	8001e10 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8001d94:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001d98:	81fb      	strh	r3, [r7, #14]
      break;
 8001d9a:	e039      	b.n	8001e10 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8001d9c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001da0:	81fb      	strh	r3, [r7, #14]
      break;
 8001da2:	e035      	b.n	8001e10 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8001da4:	23c0      	movs	r3, #192	; 0xc0
 8001da6:	81fb      	strh	r3, [r7, #14]
      break;
 8001da8:	e032      	b.n	8001e10 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8001daa:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001dae:	81fb      	strh	r3, [r7, #14]
      break;
 8001db0:	e02e      	b.n	8001e10 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8001db2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001db6:	81fb      	strh	r3, [r7, #14]
      break;
 8001db8:	e02a      	b.n	8001e10 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8001dba:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001dbe:	81fb      	strh	r3, [r7, #14]
      break ;
 8001dc0:	e026      	b.n	8001e10 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	3b30      	subs	r3, #48	; 0x30
 8001dc8:	4a28      	ldr	r2, [pc, #160]	; (8001e6c <Convert+0x2a8>)
 8001dca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001dce:	81fb      	strh	r3, [r7, #14]
      break;
 8001dd0:	e01e      	b.n	8001e10 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b5a      	cmp	r3, #90	; 0x5a
 8001dd8:	d80a      	bhi.n	8001df0 <Convert+0x22c>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	2b40      	cmp	r3, #64	; 0x40
 8001de0:	d906      	bls.n	8001df0 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	3b41      	subs	r3, #65	; 0x41
 8001de8:	4a21      	ldr	r2, [pc, #132]	; (8001e70 <Convert+0x2ac>)
 8001dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001dee:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b7a      	cmp	r3, #122	; 0x7a
 8001df6:	d80a      	bhi.n	8001e0e <Convert+0x24a>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b60      	cmp	r3, #96	; 0x60
 8001dfe:	d906      	bls.n	8001e0e <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	3b61      	subs	r3, #97	; 0x61
 8001e06:	4a1a      	ldr	r2, [pc, #104]	; (8001e70 <Convert+0x2ac>)
 8001e08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e0c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001e0e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d103      	bne.n	8001e1e <Convert+0x25a>
  {
    ch |= 0x0002;
 8001e16:	89fb      	ldrh	r3, [r7, #14]
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8001e1e:	78bb      	ldrb	r3, [r7, #2]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d103      	bne.n	8001e2c <Convert+0x268>
  {
    ch |= 0x0020;
 8001e24:	89fb      	ldrh	r3, [r7, #14]
 8001e26:	f043 0320 	orr.w	r3, r3, #32
 8001e2a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001e2c:	230c      	movs	r3, #12
 8001e2e:	737b      	strb	r3, [r7, #13]
 8001e30:	2300      	movs	r3, #0
 8001e32:	733b      	strb	r3, [r7, #12]
 8001e34:	e010      	b.n	8001e58 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8001e36:	89fa      	ldrh	r2, [r7, #14]
 8001e38:	7b7b      	ldrb	r3, [r7, #13]
 8001e3a:	fa42 f303 	asr.w	r3, r2, r3
 8001e3e:	461a      	mov	r2, r3
 8001e40:	7b3b      	ldrb	r3, [r7, #12]
 8001e42:	f002 020f 	and.w	r2, r2, #15
 8001e46:	490b      	ldr	r1, [pc, #44]	; (8001e74 <Convert+0x2b0>)
 8001e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001e4c:	7b7b      	ldrb	r3, [r7, #13]
 8001e4e:	3b04      	subs	r3, #4
 8001e50:	737b      	strb	r3, [r7, #13]
 8001e52:	7b3b      	ldrb	r3, [r7, #12]
 8001e54:	3301      	adds	r3, #1
 8001e56:	733b      	strb	r3, [r7, #12]
 8001e58:	7b3b      	ldrb	r3, [r7, #12]
 8001e5a:	2b03      	cmp	r3, #3
 8001e5c:	d9eb      	bls.n	8001e36 <Convert+0x272>
  }
}
 8001e5e:	bf00      	nop
 8001e60:	bf00      	nop
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	0800e288 	.word	0x0800e288
 8001e70:	0800e254 	.word	0x0800e254
 8001e74:	20000518 	.word	0x20000518

08001e78 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	4608      	mov	r0, r1
 8001e82:	4611      	mov	r1, r2
 8001e84:	461a      	mov	r2, r3
 8001e86:	4603      	mov	r3, r0
 8001e88:	70fb      	strb	r3, [r7, #3]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	70bb      	strb	r3, [r7, #2]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8001e96:	78ba      	ldrb	r2, [r7, #2]
 8001e98:	78fb      	ldrb	r3, [r7, #3]
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff fe91 	bl	8001bc4 <Convert>

  switch (Position)
 8001ea2:	787b      	ldrb	r3, [r7, #1]
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	f200 835b 	bhi.w	8002560 <WriteChar+0x6e8>
 8001eaa:	a201      	add	r2, pc, #4	; (adr r2, 8001eb0 <WriteChar+0x38>)
 8001eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb0:	08001ec9 	.word	0x08001ec9
 8001eb4:	08001fc3 	.word	0x08001fc3
 8001eb8:	080020dd 	.word	0x080020dd
 8001ebc:	080021df 	.word	0x080021df
 8001ec0:	0800230d 	.word	0x0800230d
 8001ec4:	08002457 	.word	0x08002457
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ec8:	4b80      	ldr	r3, [pc, #512]	; (80020cc <WriteChar+0x254>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	f003 0210 	and.w	r2, r3, #16
 8001ed2:	4b7e      	ldr	r3, [pc, #504]	; (80020cc <WriteChar+0x254>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	085b      	lsrs	r3, r3, #1
 8001ed8:	05db      	lsls	r3, r3, #23
 8001eda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ede:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001ee0:	4b7a      	ldr	r3, [pc, #488]	; (80020cc <WriteChar+0x254>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	089b      	lsrs	r3, r3, #2
 8001ee6:	059b      	lsls	r3, r3, #22
 8001ee8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eec:	431a      	orrs	r2, r3
 8001eee:	4b77      	ldr	r3, [pc, #476]	; (80020cc <WriteChar+0x254>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4a74      	ldr	r2, [pc, #464]	; (80020d0 <WriteChar+0x258>)
 8001efe:	2100      	movs	r1, #0
 8001f00:	4874      	ldr	r0, [pc, #464]	; (80020d4 <WriteChar+0x25c>)
 8001f02:	f004 fbf9 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001f06:	4b71      	ldr	r3, [pc, #452]	; (80020cc <WriteChar+0x254>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	f003 0210 	and.w	r2, r3, #16
 8001f10:	4b6e      	ldr	r3, [pc, #440]	; (80020cc <WriteChar+0x254>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	085b      	lsrs	r3, r3, #1
 8001f16:	05db      	lsls	r3, r3, #23
 8001f18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f1c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001f1e:	4b6b      	ldr	r3, [pc, #428]	; (80020cc <WriteChar+0x254>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	089b      	lsrs	r3, r3, #2
 8001f24:	059b      	lsls	r3, r3, #22
 8001f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	4b67      	ldr	r3, [pc, #412]	; (80020cc <WriteChar+0x254>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4a65      	ldr	r2, [pc, #404]	; (80020d0 <WriteChar+0x258>)
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	4865      	ldr	r0, [pc, #404]	; (80020d4 <WriteChar+0x25c>)
 8001f40:	f004 fbda 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001f44:	4b61      	ldr	r3, [pc, #388]	; (80020cc <WriteChar+0x254>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	f003 0210 	and.w	r2, r3, #16
 8001f4e:	4b5f      	ldr	r3, [pc, #380]	; (80020cc <WriteChar+0x254>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	085b      	lsrs	r3, r3, #1
 8001f54:	05db      	lsls	r3, r3, #23
 8001f56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f5a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001f5c:	4b5b      	ldr	r3, [pc, #364]	; (80020cc <WriteChar+0x254>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	059b      	lsls	r3, r3, #22
 8001f64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	4b58      	ldr	r3, [pc, #352]	; (80020cc <WriteChar+0x254>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	4a55      	ldr	r2, [pc, #340]	; (80020d0 <WriteChar+0x258>)
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	4855      	ldr	r0, [pc, #340]	; (80020d4 <WriteChar+0x25c>)
 8001f7e:	f004 fbbb 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001f82:	4b52      	ldr	r3, [pc, #328]	; (80020cc <WriteChar+0x254>)
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	011b      	lsls	r3, r3, #4
 8001f88:	f003 0210 	and.w	r2, r3, #16
 8001f8c:	4b4f      	ldr	r3, [pc, #316]	; (80020cc <WriteChar+0x254>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	085b      	lsrs	r3, r3, #1
 8001f92:	05db      	lsls	r3, r3, #23
 8001f94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f98:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001f9a:	4b4c      	ldr	r3, [pc, #304]	; (80020cc <WriteChar+0x254>)
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	059b      	lsls	r3, r3, #22
 8001fa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	4b48      	ldr	r3, [pc, #288]	; (80020cc <WriteChar+0x254>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4a46      	ldr	r2, [pc, #280]	; (80020d0 <WriteChar+0x258>)
 8001fb8:	2106      	movs	r1, #6
 8001fba:	4846      	ldr	r0, [pc, #280]	; (80020d4 <WriteChar+0x25c>)
 8001fbc:	f004 fb9c 	bl	80066f8 <HAL_LCD_Write>
      break;
 8001fc0:	e2cf      	b.n	8002562 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001fc2:	4b42      	ldr	r3, [pc, #264]	; (80020cc <WriteChar+0x254>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	019b      	lsls	r3, r3, #6
 8001fc8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001fcc:	4b3f      	ldr	r3, [pc, #252]	; (80020cc <WriteChar+0x254>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	085b      	lsrs	r3, r3, #1
 8001fd2:	035b      	lsls	r3, r3, #13
 8001fd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fd8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001fda:	4b3c      	ldr	r3, [pc, #240]	; (80020cc <WriteChar+0x254>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	089b      	lsrs	r3, r3, #2
 8001fe0:	031b      	lsls	r3, r3, #12
 8001fe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	4b38      	ldr	r3, [pc, #224]	; (80020cc <WriteChar+0x254>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	08db      	lsrs	r3, r3, #3
 8001fee:	015b      	lsls	r3, r3, #5
 8001ff0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	4a37      	ldr	r2, [pc, #220]	; (80020d8 <WriteChar+0x260>)
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4835      	ldr	r0, [pc, #212]	; (80020d4 <WriteChar+0x25c>)
 8002000:	f004 fb7a 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002004:	4b31      	ldr	r3, [pc, #196]	; (80020cc <WriteChar+0x254>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	019b      	lsls	r3, r3, #6
 800200a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800200e:	4b2f      	ldr	r3, [pc, #188]	; (80020cc <WriteChar+0x254>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	085b      	lsrs	r3, r3, #1
 8002014:	035b      	lsls	r3, r3, #13
 8002016:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800201a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800201c:	4b2b      	ldr	r3, [pc, #172]	; (80020cc <WriteChar+0x254>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	089b      	lsrs	r3, r3, #2
 8002022:	031b      	lsls	r3, r3, #12
 8002024:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002028:	431a      	orrs	r2, r3
 800202a:	4b28      	ldr	r3, [pc, #160]	; (80020cc <WriteChar+0x254>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	08db      	lsrs	r3, r3, #3
 8002030:	015b      	lsls	r3, r3, #5
 8002032:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	4a26      	ldr	r2, [pc, #152]	; (80020d8 <WriteChar+0x260>)
 800203e:	2102      	movs	r1, #2
 8002040:	4824      	ldr	r0, [pc, #144]	; (80020d4 <WriteChar+0x25c>)
 8002042:	f004 fb59 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002046:	4b21      	ldr	r3, [pc, #132]	; (80020cc <WriteChar+0x254>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	019b      	lsls	r3, r3, #6
 800204c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002050:	4b1e      	ldr	r3, [pc, #120]	; (80020cc <WriteChar+0x254>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	085b      	lsrs	r3, r3, #1
 8002056:	035b      	lsls	r3, r3, #13
 8002058:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800205c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800205e:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <WriteChar+0x254>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	089b      	lsrs	r3, r3, #2
 8002064:	031b      	lsls	r3, r3, #12
 8002066:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800206a:	431a      	orrs	r2, r3
 800206c:	4b17      	ldr	r3, [pc, #92]	; (80020cc <WriteChar+0x254>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	08db      	lsrs	r3, r3, #3
 8002072:	015b      	lsls	r3, r3, #5
 8002074:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002078:	4313      	orrs	r3, r2
 800207a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4a16      	ldr	r2, [pc, #88]	; (80020d8 <WriteChar+0x260>)
 8002080:	2104      	movs	r1, #4
 8002082:	4814      	ldr	r0, [pc, #80]	; (80020d4 <WriteChar+0x25c>)
 8002084:	f004 fb38 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002088:	4b10      	ldr	r3, [pc, #64]	; (80020cc <WriteChar+0x254>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	019b      	lsls	r3, r3, #6
 800208e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <WriteChar+0x254>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	085b      	lsrs	r3, r3, #1
 8002098:	035b      	lsls	r3, r3, #13
 800209a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800209e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80020a0:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <WriteChar+0x254>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	089b      	lsrs	r3, r3, #2
 80020a6:	031b      	lsls	r3, r3, #12
 80020a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ac:	431a      	orrs	r2, r3
 80020ae:	4b07      	ldr	r3, [pc, #28]	; (80020cc <WriteChar+0x254>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	08db      	lsrs	r3, r3, #3
 80020b4:	015b      	lsls	r3, r3, #5
 80020b6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4a05      	ldr	r2, [pc, #20]	; (80020d8 <WriteChar+0x260>)
 80020c2:	2106      	movs	r1, #6
 80020c4:	4803      	ldr	r0, [pc, #12]	; (80020d4 <WriteChar+0x25c>)
 80020c6:	f004 fb17 	bl	80066f8 <HAL_LCD_Write>
      break;
 80020ca:	e24a      	b.n	8002562 <WriteChar+0x6ea>
 80020cc:	20000518 	.word	0x20000518
 80020d0:	ff3fffe7 	.word	0xff3fffe7
 80020d4:	200004dc 	.word	0x200004dc
 80020d8:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80020dc:	4b88      	ldr	r3, [pc, #544]	; (8002300 <WriteChar+0x488>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	03db      	lsls	r3, r3, #15
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	4b86      	ldr	r3, [pc, #536]	; (8002300 <WriteChar+0x488>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	085b      	lsrs	r3, r3, #1
 80020ea:	075b      	lsls	r3, r3, #29
 80020ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020f0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80020f2:	4b83      	ldr	r3, [pc, #524]	; (8002300 <WriteChar+0x488>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	089b      	lsrs	r3, r3, #2
 80020f8:	071b      	lsls	r3, r3, #28
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fe:	431a      	orrs	r2, r3
 8002100:	4b7f      	ldr	r3, [pc, #508]	; (8002300 <WriteChar+0x488>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	08db      	lsrs	r3, r3, #3
 8002106:	039b      	lsls	r3, r3, #14
 8002108:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800210c:	4313      	orrs	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4a7c      	ldr	r2, [pc, #496]	; (8002304 <WriteChar+0x48c>)
 8002114:	2100      	movs	r1, #0
 8002116:	487c      	ldr	r0, [pc, #496]	; (8002308 <WriteChar+0x490>)
 8002118:	f004 faee 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800211c:	4b78      	ldr	r3, [pc, #480]	; (8002300 <WriteChar+0x488>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	03db      	lsls	r3, r3, #15
 8002122:	b29a      	uxth	r2, r3
 8002124:	4b76      	ldr	r3, [pc, #472]	; (8002300 <WriteChar+0x488>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	085b      	lsrs	r3, r3, #1
 800212a:	075b      	lsls	r3, r3, #29
 800212c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002130:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002132:	4b73      	ldr	r3, [pc, #460]	; (8002300 <WriteChar+0x488>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	089b      	lsrs	r3, r3, #2
 8002138:	071b      	lsls	r3, r3, #28
 800213a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213e:	431a      	orrs	r2, r3
 8002140:	4b6f      	ldr	r3, [pc, #444]	; (8002300 <WriteChar+0x488>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	08db      	lsrs	r3, r3, #3
 8002146:	039b      	lsls	r3, r3, #14
 8002148:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800214c:	4313      	orrs	r3, r2
 800214e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4a6c      	ldr	r2, [pc, #432]	; (8002304 <WriteChar+0x48c>)
 8002154:	2102      	movs	r1, #2
 8002156:	486c      	ldr	r0, [pc, #432]	; (8002308 <WriteChar+0x490>)
 8002158:	f004 face 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800215c:	4b68      	ldr	r3, [pc, #416]	; (8002300 <WriteChar+0x488>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	03db      	lsls	r3, r3, #15
 8002162:	b29a      	uxth	r2, r3
 8002164:	4b66      	ldr	r3, [pc, #408]	; (8002300 <WriteChar+0x488>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	085b      	lsrs	r3, r3, #1
 800216a:	075b      	lsls	r3, r3, #29
 800216c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002170:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002172:	4b63      	ldr	r3, [pc, #396]	; (8002300 <WriteChar+0x488>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	089b      	lsrs	r3, r3, #2
 8002178:	071b      	lsls	r3, r3, #28
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	431a      	orrs	r2, r3
 8002180:	4b5f      	ldr	r3, [pc, #380]	; (8002300 <WriteChar+0x488>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	08db      	lsrs	r3, r3, #3
 8002186:	039b      	lsls	r3, r3, #14
 8002188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800218c:	4313      	orrs	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4a5c      	ldr	r2, [pc, #368]	; (8002304 <WriteChar+0x48c>)
 8002194:	2104      	movs	r1, #4
 8002196:	485c      	ldr	r0, [pc, #368]	; (8002308 <WriteChar+0x490>)
 8002198:	f004 faae 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800219c:	4b58      	ldr	r3, [pc, #352]	; (8002300 <WriteChar+0x488>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	03db      	lsls	r3, r3, #15
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	4b56      	ldr	r3, [pc, #344]	; (8002300 <WriteChar+0x488>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	085b      	lsrs	r3, r3, #1
 80021aa:	075b      	lsls	r3, r3, #29
 80021ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021b0:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80021b2:	4b53      	ldr	r3, [pc, #332]	; (8002300 <WriteChar+0x488>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	071b      	lsls	r3, r3, #28
 80021ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021be:	431a      	orrs	r2, r3
 80021c0:	4b4f      	ldr	r3, [pc, #316]	; (8002300 <WriteChar+0x488>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	039b      	lsls	r3, r3, #14
 80021c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4a4c      	ldr	r2, [pc, #304]	; (8002304 <WriteChar+0x48c>)
 80021d4:	2106      	movs	r1, #6
 80021d6:	484c      	ldr	r0, [pc, #304]	; (8002308 <WriteChar+0x490>)
 80021d8:	f004 fa8e 	bl	80066f8 <HAL_LCD_Write>
      break;
 80021dc:	e1c1      	b.n	8002562 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80021de:	4b48      	ldr	r3, [pc, #288]	; (8002300 <WriteChar+0x488>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	07da      	lsls	r2, r3, #31
 80021e4:	4b46      	ldr	r3, [pc, #280]	; (8002300 <WriteChar+0x488>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	08db      	lsrs	r3, r3, #3
 80021ea:	079b      	lsls	r3, r3, #30
 80021ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80021f0:	4313      	orrs	r3, r2
 80021f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80021fa:	2100      	movs	r1, #0
 80021fc:	4842      	ldr	r0, [pc, #264]	; (8002308 <WriteChar+0x490>)
 80021fe:	f004 fa7b 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002202:	4b3f      	ldr	r3, [pc, #252]	; (8002300 <WriteChar+0x488>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0202 	and.w	r2, r3, #2
 800220a:	4b3d      	ldr	r3, [pc, #244]	; (8002300 <WriteChar+0x488>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	4313      	orrs	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f06f 0203 	mvn.w	r2, #3
 800221e:	2101      	movs	r1, #1
 8002220:	4839      	ldr	r0, [pc, #228]	; (8002308 <WriteChar+0x490>)
 8002222:	f004 fa69 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002226:	4b36      	ldr	r3, [pc, #216]	; (8002300 <WriteChar+0x488>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	07da      	lsls	r2, r3, #31
 800222c:	4b34      	ldr	r3, [pc, #208]	; (8002300 <WriteChar+0x488>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	08db      	lsrs	r3, r3, #3
 8002232:	079b      	lsls	r3, r3, #30
 8002234:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002238:	4313      	orrs	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002242:	2102      	movs	r1, #2
 8002244:	4830      	ldr	r0, [pc, #192]	; (8002308 <WriteChar+0x490>)
 8002246:	f004 fa57 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800224a:	4b2d      	ldr	r3, [pc, #180]	; (8002300 <WriteChar+0x488>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 0202 	and.w	r2, r3, #2
 8002252:	4b2b      	ldr	r3, [pc, #172]	; (8002300 <WriteChar+0x488>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	089b      	lsrs	r3, r3, #2
 8002258:	f003 0301 	and.w	r3, r3, #1
 800225c:	4313      	orrs	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f06f 0203 	mvn.w	r2, #3
 8002266:	2103      	movs	r1, #3
 8002268:	4827      	ldr	r0, [pc, #156]	; (8002308 <WriteChar+0x490>)
 800226a:	f004 fa45 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800226e:	4b24      	ldr	r3, [pc, #144]	; (8002300 <WriteChar+0x488>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	07da      	lsls	r2, r3, #31
 8002274:	4b22      	ldr	r3, [pc, #136]	; (8002300 <WriteChar+0x488>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	08db      	lsrs	r3, r3, #3
 800227a:	079b      	lsls	r3, r3, #30
 800227c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002280:	4313      	orrs	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800228a:	2104      	movs	r1, #4
 800228c:	481e      	ldr	r0, [pc, #120]	; (8002308 <WriteChar+0x490>)
 800228e:	f004 fa33 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002292:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <WriteChar+0x488>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0202 	and.w	r2, r3, #2
 800229a:	4b19      	ldr	r3, [pc, #100]	; (8002300 <WriteChar+0x488>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	089b      	lsrs	r3, r3, #2
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	4313      	orrs	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f06f 0203 	mvn.w	r2, #3
 80022ae:	2105      	movs	r1, #5
 80022b0:	4815      	ldr	r0, [pc, #84]	; (8002308 <WriteChar+0x490>)
 80022b2:	f004 fa21 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80022b6:	4b12      	ldr	r3, [pc, #72]	; (8002300 <WriteChar+0x488>)
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	07da      	lsls	r2, r3, #31
 80022bc:	4b10      	ldr	r3, [pc, #64]	; (8002300 <WriteChar+0x488>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	08db      	lsrs	r3, r3, #3
 80022c2:	079b      	lsls	r3, r3, #30
 80022c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80022c8:	4313      	orrs	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80022d2:	2106      	movs	r1, #6
 80022d4:	480c      	ldr	r0, [pc, #48]	; (8002308 <WriteChar+0x490>)
 80022d6:	f004 fa0f 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80022da:	4b09      	ldr	r3, [pc, #36]	; (8002300 <WriteChar+0x488>)
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	f003 0202 	and.w	r2, r3, #2
 80022e2:	4b07      	ldr	r3, [pc, #28]	; (8002300 <WriteChar+0x488>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	089b      	lsrs	r3, r3, #2
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	4313      	orrs	r3, r2
 80022ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f06f 0203 	mvn.w	r2, #3
 80022f6:	2107      	movs	r1, #7
 80022f8:	4803      	ldr	r0, [pc, #12]	; (8002308 <WriteChar+0x490>)
 80022fa:	f004 f9fd 	bl	80066f8 <HAL_LCD_Write>
      break;
 80022fe:	e130      	b.n	8002562 <WriteChar+0x6ea>
 8002300:	20000518 	.word	0x20000518
 8002304:	cfff3fff 	.word	0xcfff3fff
 8002308:	200004dc 	.word	0x200004dc

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800230c:	4b97      	ldr	r3, [pc, #604]	; (800256c <WriteChar+0x6f4>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	085b      	lsrs	r3, r3, #1
 8002312:	065b      	lsls	r3, r3, #25
 8002314:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002318:	4b94      	ldr	r3, [pc, #592]	; (800256c <WriteChar+0x6f4>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	089b      	lsrs	r3, r3, #2
 800231e:	061b      	lsls	r3, r3, #24
 8002320:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002324:	4313      	orrs	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800232e:	2100      	movs	r1, #0
 8002330:	488f      	ldr	r0, [pc, #572]	; (8002570 <WriteChar+0x6f8>)
 8002332:	f004 f9e1 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002336:	4b8d      	ldr	r3, [pc, #564]	; (800256c <WriteChar+0x6f4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	f003 0208 	and.w	r2, r3, #8
 8002340:	4b8a      	ldr	r3, [pc, #552]	; (800256c <WriteChar+0x6f4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	08db      	lsrs	r3, r3, #3
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	4313      	orrs	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f06f 020c 	mvn.w	r2, #12
 8002356:	2101      	movs	r1, #1
 8002358:	4885      	ldr	r0, [pc, #532]	; (8002570 <WriteChar+0x6f8>)
 800235a:	f004 f9cd 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800235e:	4b83      	ldr	r3, [pc, #524]	; (800256c <WriteChar+0x6f4>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	085b      	lsrs	r3, r3, #1
 8002364:	065b      	lsls	r3, r3, #25
 8002366:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800236a:	4b80      	ldr	r3, [pc, #512]	; (800256c <WriteChar+0x6f4>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	089b      	lsrs	r3, r3, #2
 8002370:	061b      	lsls	r3, r3, #24
 8002372:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002376:	4313      	orrs	r3, r2
 8002378:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002380:	2102      	movs	r1, #2
 8002382:	487b      	ldr	r0, [pc, #492]	; (8002570 <WriteChar+0x6f8>)
 8002384:	f004 f9b8 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002388:	4b78      	ldr	r3, [pc, #480]	; (800256c <WriteChar+0x6f4>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	f003 0208 	and.w	r2, r3, #8
 8002392:	4b76      	ldr	r3, [pc, #472]	; (800256c <WriteChar+0x6f4>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	08db      	lsrs	r3, r3, #3
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	f003 0304 	and.w	r3, r3, #4
 800239e:	4313      	orrs	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f06f 020c 	mvn.w	r2, #12
 80023a8:	2103      	movs	r1, #3
 80023aa:	4871      	ldr	r0, [pc, #452]	; (8002570 <WriteChar+0x6f8>)
 80023ac:	f004 f9a4 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80023b0:	4b6e      	ldr	r3, [pc, #440]	; (800256c <WriteChar+0x6f4>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	085b      	lsrs	r3, r3, #1
 80023b6:	065b      	lsls	r3, r3, #25
 80023b8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80023bc:	4b6b      	ldr	r3, [pc, #428]	; (800256c <WriteChar+0x6f4>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	089b      	lsrs	r3, r3, #2
 80023c2:	061b      	lsls	r3, r3, #24
 80023c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023c8:	4313      	orrs	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80023d2:	2104      	movs	r1, #4
 80023d4:	4866      	ldr	r0, [pc, #408]	; (8002570 <WriteChar+0x6f8>)
 80023d6:	f004 f98f 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80023da:	4b64      	ldr	r3, [pc, #400]	; (800256c <WriteChar+0x6f4>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	f003 0208 	and.w	r2, r3, #8
 80023e4:	4b61      	ldr	r3, [pc, #388]	; (800256c <WriteChar+0x6f4>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	f003 0304 	and.w	r3, r3, #4
 80023f0:	4313      	orrs	r3, r2
 80023f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f06f 020c 	mvn.w	r2, #12
 80023fa:	2105      	movs	r1, #5
 80023fc:	485c      	ldr	r0, [pc, #368]	; (8002570 <WriteChar+0x6f8>)
 80023fe:	f004 f97b 	bl	80066f8 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002402:	4b5a      	ldr	r3, [pc, #360]	; (800256c <WriteChar+0x6f4>)
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	085b      	lsrs	r3, r3, #1
 8002408:	065b      	lsls	r3, r3, #25
 800240a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800240e:	4b57      	ldr	r3, [pc, #348]	; (800256c <WriteChar+0x6f4>)
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	061b      	lsls	r3, r3, #24
 8002416:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002424:	2106      	movs	r1, #6
 8002426:	4852      	ldr	r0, [pc, #328]	; (8002570 <WriteChar+0x6f8>)
 8002428:	f004 f966 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800242c:	4b4f      	ldr	r3, [pc, #316]	; (800256c <WriteChar+0x6f4>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	f003 0208 	and.w	r2, r3, #8
 8002436:	4b4d      	ldr	r3, [pc, #308]	; (800256c <WriteChar+0x6f4>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	08db      	lsrs	r3, r3, #3
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	4313      	orrs	r3, r2
 8002444:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f06f 020c 	mvn.w	r2, #12
 800244c:	2107      	movs	r1, #7
 800244e:	4848      	ldr	r0, [pc, #288]	; (8002570 <WriteChar+0x6f8>)
 8002450:	f004 f952 	bl	80066f8 <HAL_LCD_Write>
      break;
 8002454:	e085      	b.n	8002562 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002456:	4b45      	ldr	r3, [pc, #276]	; (800256c <WriteChar+0x6f4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	045b      	lsls	r3, r3, #17
 800245c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002460:	4b42      	ldr	r3, [pc, #264]	; (800256c <WriteChar+0x6f4>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	085b      	lsrs	r3, r3, #1
 8002466:	021b      	lsls	r3, r3, #8
 8002468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800246e:	4b3f      	ldr	r3, [pc, #252]	; (800256c <WriteChar+0x6f4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	089b      	lsrs	r3, r3, #2
 8002474:	025b      	lsls	r3, r3, #9
 8002476:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800247a:	431a      	orrs	r2, r3
 800247c:	4b3b      	ldr	r3, [pc, #236]	; (800256c <WriteChar+0x6f4>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	08db      	lsrs	r3, r3, #3
 8002482:	069b      	lsls	r3, r3, #26
 8002484:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002488:	4313      	orrs	r3, r2
 800248a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4a39      	ldr	r2, [pc, #228]	; (8002574 <WriteChar+0x6fc>)
 8002490:	2100      	movs	r1, #0
 8002492:	4837      	ldr	r0, [pc, #220]	; (8002570 <WriteChar+0x6f8>)
 8002494:	f004 f930 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002498:	4b34      	ldr	r3, [pc, #208]	; (800256c <WriteChar+0x6f4>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	045b      	lsls	r3, r3, #17
 800249e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80024a2:	4b32      	ldr	r3, [pc, #200]	; (800256c <WriteChar+0x6f4>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	085b      	lsrs	r3, r3, #1
 80024a8:	021b      	lsls	r3, r3, #8
 80024aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ae:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80024b0:	4b2e      	ldr	r3, [pc, #184]	; (800256c <WriteChar+0x6f4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	089b      	lsrs	r3, r3, #2
 80024b6:	025b      	lsls	r3, r3, #9
 80024b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024bc:	431a      	orrs	r2, r3
 80024be:	4b2b      	ldr	r3, [pc, #172]	; (800256c <WriteChar+0x6f4>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	08db      	lsrs	r3, r3, #3
 80024c4:	069b      	lsls	r3, r3, #26
 80024c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4a28      	ldr	r2, [pc, #160]	; (8002574 <WriteChar+0x6fc>)
 80024d2:	2102      	movs	r1, #2
 80024d4:	4826      	ldr	r0, [pc, #152]	; (8002570 <WriteChar+0x6f8>)
 80024d6:	f004 f90f 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80024da:	4b24      	ldr	r3, [pc, #144]	; (800256c <WriteChar+0x6f4>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	045b      	lsls	r3, r3, #17
 80024e0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80024e4:	4b21      	ldr	r3, [pc, #132]	; (800256c <WriteChar+0x6f4>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	085b      	lsrs	r3, r3, #1
 80024ea:	021b      	lsls	r3, r3, #8
 80024ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80024f2:	4b1e      	ldr	r3, [pc, #120]	; (800256c <WriteChar+0x6f4>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	089b      	lsrs	r3, r3, #2
 80024f8:	025b      	lsls	r3, r3, #9
 80024fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024fe:	431a      	orrs	r2, r3
 8002500:	4b1a      	ldr	r3, [pc, #104]	; (800256c <WriteChar+0x6f4>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	08db      	lsrs	r3, r3, #3
 8002506:	069b      	lsls	r3, r3, #26
 8002508:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800250c:	4313      	orrs	r3, r2
 800250e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4a18      	ldr	r2, [pc, #96]	; (8002574 <WriteChar+0x6fc>)
 8002514:	2104      	movs	r1, #4
 8002516:	4816      	ldr	r0, [pc, #88]	; (8002570 <WriteChar+0x6f8>)
 8002518:	f004 f8ee 	bl	80066f8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800251c:	4b13      	ldr	r3, [pc, #76]	; (800256c <WriteChar+0x6f4>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	045b      	lsls	r3, r3, #17
 8002522:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002526:	4b11      	ldr	r3, [pc, #68]	; (800256c <WriteChar+0x6f4>)
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	085b      	lsrs	r3, r3, #1
 800252c:	021b      	lsls	r3, r3, #8
 800252e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002532:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002534:	4b0d      	ldr	r3, [pc, #52]	; (800256c <WriteChar+0x6f4>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	089b      	lsrs	r3, r3, #2
 800253a:	025b      	lsls	r3, r3, #9
 800253c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002540:	431a      	orrs	r2, r3
 8002542:	4b0a      	ldr	r3, [pc, #40]	; (800256c <WriteChar+0x6f4>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	08db      	lsrs	r3, r3, #3
 8002548:	069b      	lsls	r3, r3, #26
 800254a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800254e:	4313      	orrs	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4a07      	ldr	r2, [pc, #28]	; (8002574 <WriteChar+0x6fc>)
 8002556:	2106      	movs	r1, #6
 8002558:	4805      	ldr	r0, [pc, #20]	; (8002570 <WriteChar+0x6f8>)
 800255a:	f004 f8cd 	bl	80066f8 <HAL_LCD_Write>
      break;
 800255e:	e000      	b.n	8002562 <WriteChar+0x6ea>

    default:
      break;
 8002560:	bf00      	nop
  }
}
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000518 	.word	0x20000518
 8002570:	200004dc 	.word	0x200004dc
 8002574:	fbfdfcff 	.word	0xfbfdfcff

08002578 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800257e:	2300      	movs	r3, #0
 8002580:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002582:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <HAL_Init+0x3c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a0b      	ldr	r2, [pc, #44]	; (80025b4 <HAL_Init+0x3c>)
 8002588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800258c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800258e:	2003      	movs	r0, #3
 8002590:	f001 fe96 	bl	80042c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002594:	2000      	movs	r0, #0
 8002596:	f000 f80f 	bl	80025b8 <HAL_InitTick>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d002      	beq.n	80025a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	71fb      	strb	r3, [r7, #7]
 80025a4:	e001      	b.n	80025aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025a6:	f7fe fd43 	bl	8001030 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025aa:	79fb      	ldrb	r3, [r7, #7]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40022000 	.word	0x40022000

080025b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80025c4:	4b17      	ldr	r3, [pc, #92]	; (8002624 <HAL_InitTick+0x6c>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d023      	beq.n	8002614 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80025cc:	4b16      	ldr	r3, [pc, #88]	; (8002628 <HAL_InitTick+0x70>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b14      	ldr	r3, [pc, #80]	; (8002624 <HAL_InitTick+0x6c>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	4619      	mov	r1, r3
 80025d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025da:	fbb3 f3f1 	udiv	r3, r3, r1
 80025de:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e2:	4618      	mov	r0, r3
 80025e4:	f001 fea1 	bl	800432a <HAL_SYSTICK_Config>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10f      	bne.n	800260e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b0f      	cmp	r3, #15
 80025f2:	d809      	bhi.n	8002608 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f4:	2200      	movs	r2, #0
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	f04f 30ff 	mov.w	r0, #4294967295
 80025fc:	f001 fe6b 	bl	80042d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002600:	4a0a      	ldr	r2, [pc, #40]	; (800262c <HAL_InitTick+0x74>)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	e007      	b.n	8002618 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	73fb      	strb	r3, [r7, #15]
 800260c:	e004      	b.n	8002618 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	73fb      	strb	r3, [r7, #15]
 8002612:	e001      	b.n	8002618 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002618:	7bfb      	ldrb	r3, [r7, #15]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000008 	.word	0x20000008
 8002628:	20000000 	.word	0x20000000
 800262c:	20000004 	.word	0x20000004

08002630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <HAL_IncTick+0x20>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_IncTick+0x24>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4413      	add	r3, r2
 8002640:	4a04      	ldr	r2, [pc, #16]	; (8002654 <HAL_IncTick+0x24>)
 8002642:	6013      	str	r3, [r2, #0]
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	20000008 	.word	0x20000008
 8002654:	20000528 	.word	0x20000528

08002658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return uwTick;
 800265c:	4b03      	ldr	r3, [pc, #12]	; (800266c <HAL_GetTick+0x14>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	20000528 	.word	0x20000528

08002670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002678:	f7ff ffee 	bl	8002658 <HAL_GetTick>
 800267c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d005      	beq.n	8002696 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800268a:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <HAL_Delay+0x44>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002696:	bf00      	nop
 8002698:	f7ff ffde 	bl	8002658 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d8f7      	bhi.n	8002698 <HAL_Delay+0x28>
  {
  }
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000008 	.word	0x20000008

080026b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	609a      	str	r2, [r3, #8]
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
 80026e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	609a      	str	r2, [r3, #8]
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	3360      	adds	r3, #96	; 0x60
 8002732:	461a      	mov	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	4b08      	ldr	r3, [pc, #32]	; (8002764 <LL_ADC_SetOffset+0x44>)
 8002742:	4013      	ands	r3, r2
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	4313      	orrs	r3, r2
 8002750:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002758:	bf00      	nop
 800275a:	371c      	adds	r7, #28
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	03fff000 	.word	0x03fff000

08002768 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	3360      	adds	r3, #96	; 0x60
 8002776:	461a      	mov	r2, r3
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002788:	4618      	mov	r0, r3
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002794:	b480      	push	{r7}
 8002796:	b087      	sub	sp, #28
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	3360      	adds	r3, #96	; 0x60
 80027a4:	461a      	mov	r2, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	431a      	orrs	r2, r3
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80027be:	bf00      	nop
 80027c0:	371c      	adds	r7, #28
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b087      	sub	sp, #28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	3330      	adds	r3, #48	; 0x30
 8002800:	461a      	mov	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	0a1b      	lsrs	r3, r3, #8
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	f003 030c 	and.w	r3, r3, #12
 800280c:	4413      	add	r3, r2
 800280e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	f003 031f 	and.w	r3, r3, #31
 800281a:	211f      	movs	r1, #31
 800281c:	fa01 f303 	lsl.w	r3, r1, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	401a      	ands	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	0e9b      	lsrs	r3, r3, #26
 8002828:	f003 011f 	and.w	r1, r3, #31
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	f003 031f 	and.w	r3, r3, #31
 8002832:	fa01 f303 	lsl.w	r3, r1, r3
 8002836:	431a      	orrs	r2, r3
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800283c:	bf00      	nop
 800283e:	371c      	adds	r7, #28
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002854:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800286e:	b480      	push	{r7}
 8002870:	b087      	sub	sp, #28
 8002872:	af00      	add	r7, sp, #0
 8002874:	60f8      	str	r0, [r7, #12]
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3314      	adds	r3, #20
 800287e:	461a      	mov	r2, r3
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	0e5b      	lsrs	r3, r3, #25
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	4413      	add	r3, r2
 800288c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	0d1b      	lsrs	r3, r3, #20
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2107      	movs	r1, #7
 800289c:	fa01 f303 	lsl.w	r3, r1, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	401a      	ands	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	0d1b      	lsrs	r3, r3, #20
 80028a8:	f003 031f 	and.w	r3, r3, #31
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	431a      	orrs	r2, r3
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80028b8:	bf00      	nop
 80028ba:	371c      	adds	r7, #28
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028dc:	43db      	mvns	r3, r3
 80028de:	401a      	ands	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f003 0318 	and.w	r3, r3, #24
 80028e6:	4908      	ldr	r1, [pc, #32]	; (8002908 <LL_ADC_SetChannelSingleDiff+0x44>)
 80028e8:	40d9      	lsrs	r1, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	400b      	ands	r3, r1
 80028ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f2:	431a      	orrs	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028fa:	bf00      	nop
 80028fc:	3714      	adds	r7, #20
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	0007ffff 	.word	0x0007ffff

0800290c <LL_ADC_SetAnalogWDMonitChannels>:
  *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
  *         (6) On STM32L4, parameter available on devices with several ADC instances.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	330c      	adds	r3, #12
 800291c:	4618      	mov	r0, r3
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	0d1b      	lsrs	r3, r3, #20
 8002922:	f003 0103 	and.w	r1, r3, #3
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f003 0201 	and.w	r2, r3, #1
 800292c:	4613      	mov	r3, r2
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	4413      	add	r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4403      	add	r3, r0
 800293a:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 8002946:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 800294a:	43db      	mvns	r3, r3
 800294c:	401a      	ands	r2, r3
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	400b      	ands	r3, r1
 8002954:	431a      	orrs	r2, r3
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800295a:	bf00      	nop
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8002966:	b480      	push	{r7}
 8002968:	b087      	sub	sp, #28
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3320      	adds	r3, #32
 8002978:	461a      	mov	r2, r3
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	0d1b      	lsrs	r3, r3, #20
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	f003 030c 	and.w	r3, r3, #12
 8002984:	4413      	add	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	0419      	lsls	r1, r3, #16
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	430b      	orrs	r3, r1
 8002998:	431a      	orrs	r2, r3
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800299e:	bf00      	nop
 80029a0:	371c      	adds	r7, #28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 031f 	and.w	r3, r3, #31
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029e2:	b480      	push	{r7}
 80029e4:	b083      	sub	sp, #12
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80029f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6093      	str	r3, [r2, #8]
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a1a:	d101      	bne.n	8002a20 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e000      	b.n	8002a22 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a3e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a42:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a56:	b480      	push	{r7}
 8002a58:	b083      	sub	sp, #12
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a6a:	d101      	bne.n	8002a70 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e000      	b.n	8002a72 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d101      	bne.n	8002a96 <LL_ADC_IsEnabled+0x18>
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <LL_ADC_IsEnabled+0x1a>
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d101      	bne.n	8002abc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e000      	b.n	8002abe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr

08002aca <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b083      	sub	sp, #12
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b08      	cmp	r3, #8
 8002adc:	d101      	bne.n	8002ae2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2280      	movs	r2, #128	; 0x80
 8002afc:	601a      	str	r2, [r3, #0]
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b18:	601a      	str	r2, [r3, #0]
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b34:	601a      	str	r2, [r3, #0]
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	605a      	str	r2, [r3, #4]
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	605a      	str	r2, [r3, #4]
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	605a      	str	r2, [r3, #4]
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	605a      	str	r2, [r3, #4]
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	605a      	str	r2, [r3, #4]
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	605a      	str	r2, [r3, #4]
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b089      	sub	sp, #36	; 0x24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e130      	b.n	8002e80 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d109      	bne.n	8002c40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7fe fa23 	bl	8001078 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff fede 	bl	8002a06 <LL_ADC_IsDeepPowerDownEnabled>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d004      	beq.n	8002c5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff fec4 	bl	80029e2 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fef9 	bl	8002a56 <LL_ADC_IsInternalRegulatorEnabled>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d115      	bne.n	8002c96 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff fedd 	bl	8002a2e <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c74:	4b84      	ldr	r3, [pc, #528]	; (8002e88 <HAL_ADC_Init+0x284>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	099b      	lsrs	r3, r3, #6
 8002c7a:	4a84      	ldr	r2, [pc, #528]	; (8002e8c <HAL_ADC_Init+0x288>)
 8002c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c80:	099b      	lsrs	r3, r3, #6
 8002c82:	3301      	adds	r3, #1
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c88:	e002      	b.n	8002c90 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f9      	bne.n	8002c8a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fedb 	bl	8002a56 <LL_ADC_IsInternalRegulatorEnabled>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10d      	bne.n	8002cc2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002caa:	f043 0210 	orr.w	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb6:	f043 0201 	orr.w	r2, r3, #1
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff feec 	bl	8002aa4 <LL_ADC_REG_IsConversionOngoing>
 8002ccc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd2:	f003 0310 	and.w	r3, r3, #16
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f040 80c9 	bne.w	8002e6e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f040 80c5 	bne.w	8002e6e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002cec:	f043 0202 	orr.w	r2, r3, #2
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fec0 	bl	8002a7e <LL_ADC_IsEnabled>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d115      	bne.n	8002d30 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d04:	4862      	ldr	r0, [pc, #392]	; (8002e90 <HAL_ADC_Init+0x28c>)
 8002d06:	f7ff feba 	bl	8002a7e <LL_ADC_IsEnabled>
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	4861      	ldr	r0, [pc, #388]	; (8002e94 <HAL_ADC_Init+0x290>)
 8002d0e:	f7ff feb6 	bl	8002a7e <LL_ADC_IsEnabled>
 8002d12:	4603      	mov	r3, r0
 8002d14:	431c      	orrs	r4, r3
 8002d16:	4860      	ldr	r0, [pc, #384]	; (8002e98 <HAL_ADC_Init+0x294>)
 8002d18:	f7ff feb1 	bl	8002a7e <LL_ADC_IsEnabled>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	4323      	orrs	r3, r4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d105      	bne.n	8002d30 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	485c      	ldr	r0, [pc, #368]	; (8002e9c <HAL_ADC_Init+0x298>)
 8002d2c:	f7ff fcc4 	bl	80026b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	7e5b      	ldrb	r3, [r3, #25]
 8002d34:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d3a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d40:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d46:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d4e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d106      	bne.n	8002d6c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	3b01      	subs	r3, #1
 8002d64:	045b      	lsls	r3, r3, #17
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d009      	beq.n	8002d88 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d78:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d80:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68da      	ldr	r2, [r3, #12]
 8002d8e:	4b44      	ldr	r3, [pc, #272]	; (8002ea0 <HAL_ADC_Init+0x29c>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6812      	ldr	r2, [r2, #0]
 8002d96:	69b9      	ldr	r1, [r7, #24]
 8002d98:	430b      	orrs	r3, r1
 8002d9a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff fe92 	bl	8002aca <LL_ADC_INJ_IsConversionOngoing>
 8002da6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d13d      	bne.n	8002e2a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d13a      	bne.n	8002e2a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002db8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dc0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002dd0:	f023 0302 	bic.w	r3, r3, #2
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	69b9      	ldr	r1, [r7, #24]
 8002dda:	430b      	orrs	r3, r1
 8002ddc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d118      	bne.n	8002e1a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002df2:	f023 0304 	bic.w	r3, r3, #4
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002dfe:	4311      	orrs	r1, r2
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e04:	4311      	orrs	r1, r2
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	611a      	str	r2, [r3, #16]
 8002e18:	e007      	b.n	8002e2a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	691a      	ldr	r2, [r3, #16]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0201 	bic.w	r2, r2, #1
 8002e28:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d10c      	bne.n	8002e4c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e38:	f023 010f 	bic.w	r1, r3, #15
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	69db      	ldr	r3, [r3, #28]
 8002e40:	1e5a      	subs	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	631a      	str	r2, [r3, #48]	; 0x30
 8002e4a:	e007      	b.n	8002e5c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 020f 	bic.w	r2, r2, #15
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e60:	f023 0303 	bic.w	r3, r3, #3
 8002e64:	f043 0201 	orr.w	r2, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	655a      	str	r2, [r3, #84]	; 0x54
 8002e6c:	e007      	b.n	8002e7e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e72:	f043 0210 	orr.w	r2, r3, #16
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3724      	adds	r7, #36	; 0x24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd90      	pop	{r4, r7, pc}
 8002e88:	20000000 	.word	0x20000000
 8002e8c:	053e2d63 	.word	0x053e2d63
 8002e90:	50040000 	.word	0x50040000
 8002e94:	50040100 	.word	0x50040100
 8002e98:	50040200 	.word	0x50040200
 8002e9c:	50040300 	.word	0x50040300
 8002ea0:	fff0c007 	.word	0xfff0c007

08002ea4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b08a      	sub	sp, #40	; 0x28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002eac:	2300      	movs	r3, #0
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ec0:	4882      	ldr	r0, [pc, #520]	; (80030cc <HAL_ADC_IRQHandler+0x228>)
 8002ec2:	f7ff fd72 	bl	80029aa <LL_ADC_GetMultimode>
 8002ec6:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d017      	beq.n	8002f02 <HAL_ADC_IRQHandler+0x5e>
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d012      	beq.n	8002f02 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee0:	f003 0310 	and.w	r3, r3, #16
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d105      	bne.n	8002ef4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eec:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f001 f859 	bl	8003fac <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2202      	movs	r2, #2
 8002f00:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d004      	beq.n	8002f16 <HAL_ADC_IRQHandler+0x72>
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10a      	bne.n	8002f2c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f000 8083 	beq.w	8003028 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d07d      	beq.n	8003028 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f30:	f003 0310 	and.w	r3, r3, #16
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d105      	bne.n	8002f44 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff fc3e 	bl	80027ca <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d062      	beq.n	800301a <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a5d      	ldr	r2, [pc, #372]	; (80030d0 <HAL_ADC_IRQHandler+0x22c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d002      	beq.n	8002f64 <HAL_ADC_IRQHandler+0xc0>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	e000      	b.n	8002f66 <HAL_ADC_IRQHandler+0xc2>
 8002f64:	4b5b      	ldr	r3, [pc, #364]	; (80030d4 <HAL_ADC_IRQHandler+0x230>)
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d008      	beq.n	8002f80 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	2b05      	cmp	r3, #5
 8002f78:	d002      	beq.n	8002f80 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	2b09      	cmp	r3, #9
 8002f7e:	d104      	bne.n	8002f8a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	623b      	str	r3, [r7, #32]
 8002f88:	e00c      	b.n	8002fa4 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a50      	ldr	r2, [pc, #320]	; (80030d0 <HAL_ADC_IRQHandler+0x22c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d002      	beq.n	8002f9a <HAL_ADC_IRQHandler+0xf6>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	e000      	b.n	8002f9c <HAL_ADC_IRQHandler+0xf8>
 8002f9a:	4b4e      	ldr	r3, [pc, #312]	; (80030d4 <HAL_ADC_IRQHandler+0x230>)
 8002f9c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d135      	bne.n	800301a <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0308 	and.w	r3, r3, #8
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d12e      	bne.n	800301a <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff fd6f 	bl	8002aa4 <LL_ADC_REG_IsConversionOngoing>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d11a      	bne.n	8003002 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 020c 	bic.w	r2, r2, #12
 8002fda:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d112      	bne.n	800301a <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ff8:	f043 0201 	orr.w	r2, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	655a      	str	r2, [r3, #84]	; 0x54
 8003000:	e00b      	b.n	800301a <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003006:	f043 0210 	orr.w	r2, r3, #16
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003012:	f043 0201 	orr.w	r2, r3, #1
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f95c 	bl	80032d8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	220c      	movs	r2, #12
 8003026:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f003 0320 	and.w	r3, r3, #32
 800302e:	2b00      	cmp	r3, #0
 8003030:	d004      	beq.n	800303c <HAL_ADC_IRQHandler+0x198>
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	f003 0320 	and.w	r3, r3, #32
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10b      	bne.n	8003054 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003042:	2b00      	cmp	r3, #0
 8003044:	f000 809f 	beq.w	8003186 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 8099 	beq.w	8003186 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	2b00      	cmp	r3, #0
 800305e:	d105      	bne.n	800306c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003064:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff fbe9 	bl	8002848 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003076:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fba4 	bl	80027ca <LL_ADC_REG_IsTriggerSourceSWStart>
 8003082:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a11      	ldr	r2, [pc, #68]	; (80030d0 <HAL_ADC_IRQHandler+0x22c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d002      	beq.n	8003094 <HAL_ADC_IRQHandler+0x1f0>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	e000      	b.n	8003096 <HAL_ADC_IRQHandler+0x1f2>
 8003094:	4b0f      	ldr	r3, [pc, #60]	; (80030d4 <HAL_ADC_IRQHandler+0x230>)
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6812      	ldr	r2, [r2, #0]
 800309a:	4293      	cmp	r3, r2
 800309c:	d008      	beq.n	80030b0 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d005      	beq.n	80030b0 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2b06      	cmp	r3, #6
 80030a8:	d002      	beq.n	80030b0 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	2b07      	cmp	r3, #7
 80030ae:	d104      	bne.n	80030ba <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	623b      	str	r3, [r7, #32]
 80030b8:	e013      	b.n	80030e2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a04      	ldr	r2, [pc, #16]	; (80030d0 <HAL_ADC_IRQHandler+0x22c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d009      	beq.n	80030d8 <HAL_ADC_IRQHandler+0x234>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	e007      	b.n	80030da <HAL_ADC_IRQHandler+0x236>
 80030ca:	bf00      	nop
 80030cc:	50040300 	.word	0x50040300
 80030d0:	50040100 	.word	0x50040100
 80030d4:	50040000 	.word	0x50040000
 80030d8:	4b7d      	ldr	r3, [pc, #500]	; (80032d0 <HAL_ADC_IRQHandler+0x42c>)
 80030da:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d047      	beq.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80030e8:	6a3b      	ldr	r3, [r7, #32]
 80030ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d007      	beq.n	8003102 <HAL_ADC_IRQHandler+0x25e>
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d03f      	beq.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80030f8:	6a3b      	ldr	r3, [r7, #32]
 80030fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d13a      	bne.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800310c:	2b40      	cmp	r3, #64	; 0x40
 800310e:	d133      	bne.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003110:	6a3b      	ldr	r3, [r7, #32]
 8003112:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d12e      	bne.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff fcd3 	bl	8002aca <LL_ADC_INJ_IsConversionOngoing>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d11a      	bne.n	8003160 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003138:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314e:	2b00      	cmp	r3, #0
 8003150:	d112      	bne.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003156:	f043 0201 	orr.w	r2, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	655a      	str	r2, [r3, #84]	; 0x54
 800315e:	e00b      	b.n	8003178 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003164:	f043 0210 	orr.w	r2, r3, #16
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	f043 0201 	orr.w	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 feef 	bl	8003f5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2260      	movs	r2, #96	; 0x60
 8003184:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800318c:	2b00      	cmp	r3, #0
 800318e:	d011      	beq.n	80031b4 <HAL_ADC_IRQHandler+0x310>
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00c      	beq.n	80031b4 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 f8a0 	bl	80032ec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2280      	movs	r2, #128	; 0x80
 80031b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d012      	beq.n	80031e4 <HAL_ADC_IRQHandler+0x340>
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00d      	beq.n	80031e4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031cc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 fed5 	bl	8003f84 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d012      	beq.n	8003214 <HAL_ADC_IRQHandler+0x370>
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00d      	beq.n	8003214 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 fec7 	bl	8003f98 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003212:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f003 0310 	and.w	r3, r3, #16
 800321a:	2b00      	cmp	r3, #0
 800321c:	d036      	beq.n	800328c <HAL_ADC_IRQHandler+0x3e8>
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	f003 0310 	and.w	r3, r3, #16
 8003224:	2b00      	cmp	r3, #0
 8003226:	d031      	beq.n	800328c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800322c:	2b00      	cmp	r3, #0
 800322e:	d102      	bne.n	8003236 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003230:	2301      	movs	r3, #1
 8003232:	627b      	str	r3, [r7, #36]	; 0x24
 8003234:	e014      	b.n	8003260 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800323c:	4825      	ldr	r0, [pc, #148]	; (80032d4 <HAL_ADC_IRQHandler+0x430>)
 800323e:	f7ff fbc2 	bl	80029c6 <LL_ADC_GetMultiDMATransfer>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00b      	beq.n	8003260 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003248:	2301      	movs	r3, #1
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
 800324c:	e008      	b.n	8003260 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800325c:	2301      	movs	r3, #1
 800325e:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	2b01      	cmp	r3, #1
 8003264:	d10e      	bne.n	8003284 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003276:	f043 0202 	orr.w	r2, r3, #2
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f83e 	bl	8003300 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2210      	movs	r2, #16
 800328a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003292:	2b00      	cmp	r3, #0
 8003294:	d018      	beq.n	80032c8 <HAL_ADC_IRQHandler+0x424>
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800329c:	2b00      	cmp	r3, #0
 800329e:	d013      	beq.n	80032c8 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b0:	f043 0208 	orr.w	r2, r3, #8
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032c0:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 fe54 	bl	8003f70 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80032c8:	bf00      	nop
 80032ca:	3728      	adds	r7, #40	; 0x28
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	50040000 	.word	0x50040000
 80032d4:	50040300 	.word	0x50040300

080032d8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b0b6      	sub	sp, #216	; 0xd8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003324:	2300      	movs	r3, #0
 8003326:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800332e:	2b01      	cmp	r3, #1
 8003330:	d101      	bne.n	8003336 <HAL_ADC_ConfigChannel+0x22>
 8003332:	2302      	movs	r3, #2
 8003334:	e3c9      	b.n	8003aca <HAL_ADC_ConfigChannel+0x7b6>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff fbae 	bl	8002aa4 <LL_ADC_REG_IsConversionOngoing>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	f040 83aa 	bne.w	8003aa4 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b05      	cmp	r3, #5
 800335e:	d824      	bhi.n	80033aa <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	3b02      	subs	r3, #2
 8003366:	2b03      	cmp	r3, #3
 8003368:	d81b      	bhi.n	80033a2 <HAL_ADC_ConfigChannel+0x8e>
 800336a:	a201      	add	r2, pc, #4	; (adr r2, 8003370 <HAL_ADC_ConfigChannel+0x5c>)
 800336c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003370:	08003381 	.word	0x08003381
 8003374:	08003389 	.word	0x08003389
 8003378:	08003391 	.word	0x08003391
 800337c:	08003399 	.word	0x08003399
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003380:	230c      	movs	r3, #12
 8003382:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003386:	e010      	b.n	80033aa <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003388:	2312      	movs	r3, #18
 800338a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800338e:	e00c      	b.n	80033aa <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003390:	2318      	movs	r3, #24
 8003392:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003396:	e008      	b.n	80033aa <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003398:	f44f 7380 	mov.w	r3, #256	; 0x100
 800339c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80033a0:	e003      	b.n	80033aa <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80033a2:	2306      	movs	r3, #6
 80033a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80033a8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6818      	ldr	r0, [r3, #0]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80033b8:	f7ff fa1a 	bl	80027f0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff fb6f 	bl	8002aa4 <LL_ADC_REG_IsConversionOngoing>
 80033c6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff fb7b 	bl	8002aca <LL_ADC_INJ_IsConversionOngoing>
 80033d4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f040 81a4 	bne.w	800372a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f040 819f 	bne.w	800372a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6818      	ldr	r0, [r3, #0]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	6819      	ldr	r1, [r3, #0]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	461a      	mov	r2, r3
 80033fa:	f7ff fa38 	bl	800286e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	695a      	ldr	r2, [r3, #20]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	08db      	lsrs	r3, r3, #3
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	2b04      	cmp	r3, #4
 800341e:	d00a      	beq.n	8003436 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	6919      	ldr	r1, [r3, #16]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003430:	f7ff f976 	bl	8002720 <LL_ADC_SetOffset>
 8003434:	e179      	b.n	800372a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff f993 	bl	8002768 <LL_ADC_GetOffsetChannel>
 8003442:	4603      	mov	r3, r0
 8003444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10a      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x14e>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff f988 	bl	8002768 <LL_ADC_GetOffsetChannel>
 8003458:	4603      	mov	r3, r0
 800345a:	0e9b      	lsrs	r3, r3, #26
 800345c:	f003 021f 	and.w	r2, r3, #31
 8003460:	e01e      	b.n	80034a0 <HAL_ADC_ConfigChannel+0x18c>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff f97d 	bl	8002768 <LL_ADC_GetOffsetChannel>
 800346e:	4603      	mov	r3, r0
 8003470:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003474:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003478:	fa93 f3a3 	rbit	r3, r3
 800347c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003480:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003484:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003488:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003490:	2320      	movs	r3, #32
 8003492:	e004      	b.n	800349e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003494:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003498:	fab3 f383 	clz	r3, r3
 800349c:	b2db      	uxtb	r3, r3
 800349e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x1a4>
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	0e9b      	lsrs	r3, r3, #26
 80034b2:	f003 031f 	and.w	r3, r3, #31
 80034b6:	e018      	b.n	80034ea <HAL_ADC_ConfigChannel+0x1d6>
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034c4:	fa93 f3a3 	rbit	r3, r3
 80034c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80034cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80034d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80034dc:	2320      	movs	r3, #32
 80034de:	e004      	b.n	80034ea <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80034e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034e4:	fab3 f383 	clz	r3, r3
 80034e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d106      	bne.n	80034fc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2200      	movs	r2, #0
 80034f4:	2100      	movs	r1, #0
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7ff f94c 	bl	8002794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2101      	movs	r1, #1
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff f930 	bl	8002768 <LL_ADC_GetOffsetChannel>
 8003508:	4603      	mov	r3, r0
 800350a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x214>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2101      	movs	r1, #1
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff f925 	bl	8002768 <LL_ADC_GetOffsetChannel>
 800351e:	4603      	mov	r3, r0
 8003520:	0e9b      	lsrs	r3, r3, #26
 8003522:	f003 021f 	and.w	r2, r3, #31
 8003526:	e01e      	b.n	8003566 <HAL_ADC_ConfigChannel+0x252>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2101      	movs	r1, #1
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff f91a 	bl	8002768 <LL_ADC_GetOffsetChannel>
 8003534:	4603      	mov	r3, r0
 8003536:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800353e:	fa93 f3a3 	rbit	r3, r3
 8003542:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003546:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800354a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800354e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003552:	2b00      	cmp	r3, #0
 8003554:	d101      	bne.n	800355a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003556:	2320      	movs	r3, #32
 8003558:	e004      	b.n	8003564 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800355a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800356e:	2b00      	cmp	r3, #0
 8003570:	d105      	bne.n	800357e <HAL_ADC_ConfigChannel+0x26a>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	0e9b      	lsrs	r3, r3, #26
 8003578:	f003 031f 	and.w	r3, r3, #31
 800357c:	e018      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x29c>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003586:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800358a:	fa93 f3a3 	rbit	r3, r3
 800358e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003592:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003596:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800359a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80035a2:	2320      	movs	r3, #32
 80035a4:	e004      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80035a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d106      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2200      	movs	r2, #0
 80035ba:	2101      	movs	r1, #1
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff f8e9 	bl	8002794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2102      	movs	r1, #2
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff f8cd 	bl	8002768 <LL_ADC_GetOffsetChannel>
 80035ce:	4603      	mov	r3, r0
 80035d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10a      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x2da>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2102      	movs	r1, #2
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff f8c2 	bl	8002768 <LL_ADC_GetOffsetChannel>
 80035e4:	4603      	mov	r3, r0
 80035e6:	0e9b      	lsrs	r3, r3, #26
 80035e8:	f003 021f 	and.w	r2, r3, #31
 80035ec:	e01e      	b.n	800362c <HAL_ADC_ConfigChannel+0x318>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2102      	movs	r1, #2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff f8b7 	bl	8002768 <LL_ADC_GetOffsetChannel>
 80035fa:	4603      	mov	r3, r0
 80035fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003600:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003604:	fa93 f3a3 	rbit	r3, r3
 8003608:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 800360c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003610:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003614:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800361c:	2320      	movs	r3, #32
 800361e:	e004      	b.n	800362a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003620:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003624:	fab3 f383 	clz	r3, r3
 8003628:	b2db      	uxtb	r3, r3
 800362a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003634:	2b00      	cmp	r3, #0
 8003636:	d105      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x330>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	0e9b      	lsrs	r3, r3, #26
 800363e:	f003 031f 	and.w	r3, r3, #31
 8003642:	e014      	b.n	800366e <HAL_ADC_ConfigChannel+0x35a>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800364c:	fa93 f3a3 	rbit	r3, r3
 8003650:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003652:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003654:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003658:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003660:	2320      	movs	r3, #32
 8003662:	e004      	b.n	800366e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003664:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003668:	fab3 f383 	clz	r3, r3
 800366c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800366e:	429a      	cmp	r2, r3
 8003670:	d106      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2200      	movs	r2, #0
 8003678:	2102      	movs	r1, #2
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff f88a 	bl	8002794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2103      	movs	r1, #3
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff f86e 	bl	8002768 <LL_ADC_GetOffsetChannel>
 800368c:	4603      	mov	r3, r0
 800368e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10a      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x398>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2103      	movs	r1, #3
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff f863 	bl	8002768 <LL_ADC_GetOffsetChannel>
 80036a2:	4603      	mov	r3, r0
 80036a4:	0e9b      	lsrs	r3, r3, #26
 80036a6:	f003 021f 	and.w	r2, r3, #31
 80036aa:	e017      	b.n	80036dc <HAL_ADC_ConfigChannel+0x3c8>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2103      	movs	r1, #3
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff f858 	bl	8002768 <LL_ADC_GetOffsetChannel>
 80036b8:	4603      	mov	r3, r0
 80036ba:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036be:	fa93 f3a3 	rbit	r3, r3
 80036c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80036c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036c6:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80036c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80036ce:	2320      	movs	r3, #32
 80036d0:	e003      	b.n	80036da <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80036d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036d4:	fab3 f383 	clz	r3, r3
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d105      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x3e0>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	0e9b      	lsrs	r3, r3, #26
 80036ee:	f003 031f 	and.w	r3, r3, #31
 80036f2:	e011      	b.n	8003718 <HAL_ADC_ConfigChannel+0x404>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036fc:	fa93 f3a3 	rbit	r3, r3
 8003700:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003702:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003704:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003706:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800370c:	2320      	movs	r3, #32
 800370e:	e003      	b.n	8003718 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003710:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003712:	fab3 f383 	clz	r3, r3
 8003716:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003718:	429a      	cmp	r2, r3
 800371a:	d106      	bne.n	800372a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2200      	movs	r2, #0
 8003722:	2103      	movs	r1, #3
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff f835 	bl	8002794 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff f9a5 	bl	8002a7e <LL_ADC_IsEnabled>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	f040 8140 	bne.w	80039bc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6818      	ldr	r0, [r3, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	6819      	ldr	r1, [r3, #0]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	461a      	mov	r2, r3
 800374a:	f7ff f8bb 	bl	80028c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	4a8f      	ldr	r2, [pc, #572]	; (8003990 <HAL_ADC_ConfigChannel+0x67c>)
 8003754:	4293      	cmp	r3, r2
 8003756:	f040 8131 	bne.w	80039bc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10b      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x46e>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	0e9b      	lsrs	r3, r3, #26
 8003770:	3301      	adds	r3, #1
 8003772:	f003 031f 	and.w	r3, r3, #31
 8003776:	2b09      	cmp	r3, #9
 8003778:	bf94      	ite	ls
 800377a:	2301      	movls	r3, #1
 800377c:	2300      	movhi	r3, #0
 800377e:	b2db      	uxtb	r3, r3
 8003780:	e019      	b.n	80037b6 <HAL_ADC_ConfigChannel+0x4a2>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003788:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800378a:	fa93 f3a3 	rbit	r3, r3
 800378e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003790:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003792:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800379a:	2320      	movs	r3, #32
 800379c:	e003      	b.n	80037a6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800379e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037a0:	fab3 f383 	clz	r3, r3
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	3301      	adds	r3, #1
 80037a8:	f003 031f 	and.w	r3, r3, #31
 80037ac:	2b09      	cmp	r3, #9
 80037ae:	bf94      	ite	ls
 80037b0:	2301      	movls	r3, #1
 80037b2:	2300      	movhi	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d079      	beq.n	80038ae <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d107      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x4c2>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	0e9b      	lsrs	r3, r3, #26
 80037cc:	3301      	adds	r3, #1
 80037ce:	069b      	lsls	r3, r3, #26
 80037d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037d4:	e015      	b.n	8003802 <HAL_ADC_ConfigChannel+0x4ee>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037de:	fa93 f3a3 	rbit	r3, r3
 80037e2:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80037e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037e6:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80037e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80037ee:	2320      	movs	r3, #32
 80037f0:	e003      	b.n	80037fa <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80037f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f4:	fab3 f383 	clz	r3, r3
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	3301      	adds	r3, #1
 80037fc:	069b      	lsls	r3, r3, #26
 80037fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800380a:	2b00      	cmp	r3, #0
 800380c:	d109      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x50e>
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	0e9b      	lsrs	r3, r3, #26
 8003814:	3301      	adds	r3, #1
 8003816:	f003 031f 	and.w	r3, r3, #31
 800381a:	2101      	movs	r1, #1
 800381c:	fa01 f303 	lsl.w	r3, r1, r3
 8003820:	e017      	b.n	8003852 <HAL_ADC_ConfigChannel+0x53e>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800382a:	fa93 f3a3 	rbit	r3, r3
 800382e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003832:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800383a:	2320      	movs	r3, #32
 800383c:	e003      	b.n	8003846 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800383e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003840:	fab3 f383 	clz	r3, r3
 8003844:	b2db      	uxtb	r3, r3
 8003846:	3301      	adds	r3, #1
 8003848:	f003 031f 	and.w	r3, r3, #31
 800384c:	2101      	movs	r1, #1
 800384e:	fa01 f303 	lsl.w	r3, r1, r3
 8003852:	ea42 0103 	orr.w	r1, r2, r3
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10a      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x564>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	0e9b      	lsrs	r3, r3, #26
 8003868:	3301      	adds	r3, #1
 800386a:	f003 021f 	and.w	r2, r3, #31
 800386e:	4613      	mov	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	4413      	add	r3, r2
 8003874:	051b      	lsls	r3, r3, #20
 8003876:	e018      	b.n	80038aa <HAL_ADC_ConfigChannel+0x596>
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003880:	fa93 f3a3 	rbit	r3, r3
 8003884:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003888:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800388a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800388c:	2b00      	cmp	r3, #0
 800388e:	d101      	bne.n	8003894 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003890:	2320      	movs	r3, #32
 8003892:	e003      	b.n	800389c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003896:	fab3 f383 	clz	r3, r3
 800389a:	b2db      	uxtb	r3, r3
 800389c:	3301      	adds	r3, #1
 800389e:	f003 021f 	and.w	r2, r3, #31
 80038a2:	4613      	mov	r3, r2
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	4413      	add	r3, r2
 80038a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038aa:	430b      	orrs	r3, r1
 80038ac:	e081      	b.n	80039b2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d107      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x5b6>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	0e9b      	lsrs	r3, r3, #26
 80038c0:	3301      	adds	r3, #1
 80038c2:	069b      	lsls	r3, r3, #26
 80038c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038c8:	e015      	b.n	80038f6 <HAL_ADC_ConfigChannel+0x5e2>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d2:	fa93 f3a3 	rbit	r3, r3
 80038d6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80038d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80038dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80038e2:	2320      	movs	r3, #32
 80038e4:	e003      	b.n	80038ee <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80038e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e8:	fab3 f383 	clz	r3, r3
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	3301      	adds	r3, #1
 80038f0:	069b      	lsls	r3, r3, #26
 80038f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d109      	bne.n	8003916 <HAL_ADC_ConfigChannel+0x602>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	0e9b      	lsrs	r3, r3, #26
 8003908:	3301      	adds	r3, #1
 800390a:	f003 031f 	and.w	r3, r3, #31
 800390e:	2101      	movs	r1, #1
 8003910:	fa01 f303 	lsl.w	r3, r1, r3
 8003914:	e017      	b.n	8003946 <HAL_ADC_ConfigChannel+0x632>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	fa93 f3a3 	rbit	r3, r3
 8003922:	61bb      	str	r3, [r7, #24]
  return result;
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800392e:	2320      	movs	r3, #32
 8003930:	e003      	b.n	800393a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	fab3 f383 	clz	r3, r3
 8003938:	b2db      	uxtb	r3, r3
 800393a:	3301      	adds	r3, #1
 800393c:	f003 031f 	and.w	r3, r3, #31
 8003940:	2101      	movs	r1, #1
 8003942:	fa01 f303 	lsl.w	r3, r1, r3
 8003946:	ea42 0103 	orr.w	r1, r2, r3
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10d      	bne.n	8003972 <HAL_ADC_ConfigChannel+0x65e>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	0e9b      	lsrs	r3, r3, #26
 800395c:	3301      	adds	r3, #1
 800395e:	f003 021f 	and.w	r2, r3, #31
 8003962:	4613      	mov	r3, r2
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	4413      	add	r3, r2
 8003968:	3b1e      	subs	r3, #30
 800396a:	051b      	lsls	r3, r3, #20
 800396c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003970:	e01e      	b.n	80039b0 <HAL_ADC_ConfigChannel+0x69c>
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	fa93 f3a3 	rbit	r3, r3
 800397e:	60fb      	str	r3, [r7, #12]
  return result;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d104      	bne.n	8003994 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800398a:	2320      	movs	r3, #32
 800398c:	e006      	b.n	800399c <HAL_ADC_ConfigChannel+0x688>
 800398e:	bf00      	nop
 8003990:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	fab3 f383 	clz	r3, r3
 800399a:	b2db      	uxtb	r3, r3
 800399c:	3301      	adds	r3, #1
 800399e:	f003 021f 	and.w	r2, r3, #31
 80039a2:	4613      	mov	r3, r2
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	4413      	add	r3, r2
 80039a8:	3b1e      	subs	r3, #30
 80039aa:	051b      	lsls	r3, r3, #20
 80039ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039b6:	4619      	mov	r1, r3
 80039b8:	f7fe ff59 	bl	800286e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	4b44      	ldr	r3, [pc, #272]	; (8003ad4 <HAL_ADC_ConfigChannel+0x7c0>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d07a      	beq.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039c8:	4843      	ldr	r0, [pc, #268]	; (8003ad8 <HAL_ADC_ConfigChannel+0x7c4>)
 80039ca:	f7fe fe9b 	bl	8002704 <LL_ADC_GetCommonPathInternalCh>
 80039ce:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a41      	ldr	r2, [pc, #260]	; (8003adc <HAL_ADC_ConfigChannel+0x7c8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d12c      	bne.n	8003a36 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80039e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d126      	bne.n	8003a36 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a3c      	ldr	r2, [pc, #240]	; (8003ae0 <HAL_ADC_ConfigChannel+0x7cc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d004      	beq.n	80039fc <HAL_ADC_ConfigChannel+0x6e8>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a3b      	ldr	r2, [pc, #236]	; (8003ae4 <HAL_ADC_ConfigChannel+0x7d0>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d15d      	bne.n	8003ab8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a04:	4619      	mov	r1, r3
 8003a06:	4834      	ldr	r0, [pc, #208]	; (8003ad8 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a08:	f7fe fe69 	bl	80026de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a0c:	4b36      	ldr	r3, [pc, #216]	; (8003ae8 <HAL_ADC_ConfigChannel+0x7d4>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	099b      	lsrs	r3, r3, #6
 8003a12:	4a36      	ldr	r2, [pc, #216]	; (8003aec <HAL_ADC_ConfigChannel+0x7d8>)
 8003a14:	fba2 2303 	umull	r2, r3, r2, r3
 8003a18:	099b      	lsrs	r3, r3, #6
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	4413      	add	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a26:	e002      	b.n	8003a2e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1f9      	bne.n	8003a28 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a34:	e040      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a2d      	ldr	r2, [pc, #180]	; (8003af0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d118      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d112      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a23      	ldr	r2, [pc, #140]	; (8003ae0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d004      	beq.n	8003a60 <HAL_ADC_ConfigChannel+0x74c>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a22      	ldr	r2, [pc, #136]	; (8003ae4 <HAL_ADC_ConfigChannel+0x7d0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d12d      	bne.n	8003abc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a68:	4619      	mov	r1, r3
 8003a6a:	481b      	ldr	r0, [pc, #108]	; (8003ad8 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a6c:	f7fe fe37 	bl	80026de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a70:	e024      	b.n	8003abc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a1f      	ldr	r2, [pc, #124]	; (8003af4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d120      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d11a      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a14      	ldr	r2, [pc, #80]	; (8003ae0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d115      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	480e      	ldr	r0, [pc, #56]	; (8003ad8 <HAL_ADC_ConfigChannel+0x7c4>)
 8003a9e:	f7fe fe1e 	bl	80026de <LL_ADC_SetCommonPathInternalCh>
 8003aa2:	e00c      	b.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa8:	f043 0220 	orr.w	r2, r3, #32
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003ab6:	e002      	b.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ab8:	bf00      	nop
 8003aba:	e000      	b.n	8003abe <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003abc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003ac6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	37d8      	adds	r7, #216	; 0xd8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	80080000 	.word	0x80080000
 8003ad8:	50040300 	.word	0x50040300
 8003adc:	c7520000 	.word	0xc7520000
 8003ae0:	50040000 	.word	0x50040000
 8003ae4:	50040200 	.word	0x50040200
 8003ae8:	20000000 	.word	0x20000000
 8003aec:	053e2d63 	.word	0x053e2d63
 8003af0:	cb840000 	.word	0xcb840000
 8003af4:	80000001 	.word	0x80000001

08003af8 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08e      	sub	sp, #56	; 0x38
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b10:	d003      	beq.n	8003b1a <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8003b16:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d101      	bne.n	8003b28 <HAL_ADC_AnalogWDGConfig+0x30>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e1ec      	b.n	8003f02 <HAL_ADC_AnalogWDGConfig+0x40a>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fe ffb5 	bl	8002aa4 <LL_ADC_REG_IsConversionOngoing>
 8003b3a:	6338      	str	r0, [r7, #48]	; 0x30
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fe ffc2 	bl	8002aca <LL_ADC_INJ_IsConversionOngoing>
 8003b46:	62f8      	str	r0, [r7, #44]	; 0x2c
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f040 81ca 	bne.w	8003ee4 <HAL_ADC_AnalogWDGConfig+0x3ec>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f040 81c6 	bne.w	8003ee4 <HAL_ADC_AnalogWDGConfig+0x3ec>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a9b      	ldr	r2, [pc, #620]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	f040 80a2 	bne.w	8003ca8 <HAL_ADC_AnalogWDGConfig+0x1b0>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8003b6c:	d034      	beq.n	8003bd8 <HAL_ADC_AnalogWDGConfig+0xe0>
 8003b6e:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8003b72:	d856      	bhi.n	8003c22 <HAL_ADC_AnalogWDGConfig+0x12a>
 8003b74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b78:	d04b      	beq.n	8003c12 <HAL_ADC_AnalogWDGConfig+0x11a>
 8003b7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b7e:	d850      	bhi.n	8003c22 <HAL_ADC_AnalogWDGConfig+0x12a>
 8003b80:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8003b84:	d01b      	beq.n	8003bbe <HAL_ADC_AnalogWDGConfig+0xc6>
 8003b86:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8003b8a:	d84a      	bhi.n	8003c22 <HAL_ADC_AnalogWDGConfig+0x12a>
 8003b8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b90:	d037      	beq.n	8003c02 <HAL_ADC_AnalogWDGConfig+0x10a>
 8003b92:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b96:	d844      	bhi.n	8003c22 <HAL_ADC_AnalogWDGConfig+0x12a>
 8003b98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b9c:	d029      	beq.n	8003bf2 <HAL_ADC_AnalogWDGConfig+0xfa>
 8003b9e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ba2:	d13e      	bne.n	8003c22 <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8003bb0:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	4985      	ldr	r1, [pc, #532]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003bb8:	f7fe fea8 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 8003bbc:	e039      	b.n	8003c32 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8003bca:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 8003bce:	461a      	mov	r2, r3
 8003bd0:	497e      	ldr	r1, [pc, #504]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003bd2:	f7fe fe9b 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 8003bd6:	e02c      	b.n	8003c32 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8003be4:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 8003be8:	461a      	mov	r2, r3
 8003bea:	4978      	ldr	r1, [pc, #480]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003bec:	f7fe fe8e 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8003bf0:	e01f      	b.n	8003c32 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a76      	ldr	r2, [pc, #472]	; (8003dd0 <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8003bf8:	4974      	ldr	r1, [pc, #464]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fe fe86 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003c00:	e017      	b.n	8003c32 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a73      	ldr	r2, [pc, #460]	; (8003dd4 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 8003c08:	4970      	ldr	r1, [pc, #448]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fe fe7e 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003c10:	e00f      	b.n	8003c32 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a70      	ldr	r2, [pc, #448]	; (8003dd8 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8003c18:	496c      	ldr	r1, [pc, #432]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fe fe76 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003c20:	e007      	b.n	8003c32 <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2200      	movs	r2, #0
 8003c28:	4968      	ldr	r1, [pc, #416]	; (8003dcc <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fe fe6e 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003c30:	bf00      	nop
      }

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
      /* are set to 0                                                         */
      tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	691a      	ldr	r2, [r3, #16]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	08db      	lsrs	r3, r3, #3
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	62bb      	str	r3, [r7, #40]	; 0x28
      tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	695a      	ldr	r2, [r3, #20]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	08db      	lsrs	r3, r3, #3
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6818      	ldr	r0, [r3, #0]
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	6819      	ldr	r1, [r3, #0]
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c6e:	f7fe fe7a 	bl	8002966 <LL_ADC_ConfigAnalogWDThresholds>
                                      tmp_awd_low_threshold_shifted);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fe ff34 	bl	8002af0 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	7b1b      	ldrb	r3, [r3, #12]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d105      	bne.n	8003c9c <HAL_ADC_AnalogWDGConfig+0x1a4>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fe ff54 	bl	8002b42 <LL_ADC_EnableIT_AWD1>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003c9a:	e12c      	b.n	8003ef6 <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fe ff7e 	bl	8002ba2 <LL_ADC_DisableIT_AWD1>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003ca6:	e126      	b.n	8003ef6 <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8003cb0:	d01d      	beq.n	8003cee <HAL_ADC_AnalogWDGConfig+0x1f6>
 8003cb2:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8003cb6:	f200 8093 	bhi.w	8003de0 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8003cba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cbe:	d07b      	beq.n	8003db8 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8003cc0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cc4:	f200 808c 	bhi.w	8003de0 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8003cc8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8003ccc:	d00f      	beq.n	8003cee <HAL_ADC_AnalogWDGConfig+0x1f6>
 8003cce:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8003cd2:	f200 8085 	bhi.w	8003de0 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8003cd6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cda:	d06d      	beq.n	8003db8 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8003cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ce0:	d87e      	bhi.n	8003de0 <HAL_ADC_AnalogWDGConfig+0x2e8>
 8003ce2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ce6:	d067      	beq.n	8003db8 <HAL_ADC_AnalogWDGConfig+0x2c0>
 8003ce8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003cec:	d178      	bne.n	8003de0 <HAL_ADC_AnalogWDGConfig+0x2e8>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a3a      	ldr	r2, [pc, #232]	; (8003ddc <HAL_ADC_AnalogWDGConfig+0x2e4>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d12f      	bne.n	8003d58 <HAL_ADC_AnalogWDGConfig+0x260>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d108      	bne.n	8003d16 <HAL_ADC_AnalogWDGConfig+0x21e>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	0e9b      	lsrs	r3, r3, #26
 8003d0a:	f003 031f 	and.w	r3, r3, #31
 8003d0e:	2201      	movs	r2, #1
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	e016      	b.n	8003d44 <HAL_ADC_AnalogWDGConfig+0x24c>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	fa93 f3a3 	rbit	r3, r3
 8003d22:	61bb      	str	r3, [r7, #24]
  return result;
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003d28:	6a3b      	ldr	r3, [r7, #32]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_ADC_AnalogWDGConfig+0x23a>
    return 32U;
 8003d2e:	2320      	movs	r3, #32
 8003d30:	e003      	b.n	8003d3a <HAL_ADC_AnalogWDGConfig+0x242>
  return __builtin_clz(value);
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	fab3 f383 	clz	r3, r3
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	f003 031f 	and.w	r3, r3, #31
 8003d3e:	2201      	movs	r2, #1
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	6812      	ldr	r2, [r2, #0]
 8003d48:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6812      	ldr	r2, [r2, #0]
 8003d50:	430b      	orrs	r3, r1
 8003d52:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8003d56:	e04c      	b.n	8003df2 <HAL_ADC_AnalogWDGConfig+0x2fa>
            SET_BIT(hadc->Instance->AWD3CR,
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d108      	bne.n	8003d76 <HAL_ADC_AnalogWDGConfig+0x27e>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	0e9b      	lsrs	r3, r3, #26
 8003d6a:	f003 031f 	and.w	r3, r3, #31
 8003d6e:	2201      	movs	r2, #1
 8003d70:	fa02 f303 	lsl.w	r3, r2, r3
 8003d74:	e016      	b.n	8003da4 <HAL_ADC_AnalogWDGConfig+0x2ac>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	fa93 f3a3 	rbit	r3, r3
 8003d82:	60fb      	str	r3, [r7, #12]
  return result;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_ADC_AnalogWDGConfig+0x29a>
    return 32U;
 8003d8e:	2320      	movs	r3, #32
 8003d90:	e003      	b.n	8003d9a <HAL_ADC_AnalogWDGConfig+0x2a2>
  return __builtin_clz(value);
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	fab3 f383 	clz	r3, r3
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	f003 031f 	and.w	r3, r3, #31
 8003d9e:	2201      	movs	r2, #1
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6812      	ldr	r2, [r2, #0]
 8003da8:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	430b      	orrs	r3, r1
 8003db2:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8003db6:	e01c      	b.n	8003df2 <HAL_ADC_AnalogWDGConfig+0x2fa>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8003dc0:	4a05      	ldr	r2, [pc, #20]	; (8003dd8 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	f7fe fda2 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003dc8:	e013      	b.n	8003df2 <HAL_ADC_AnalogWDGConfig+0x2fa>
 8003dca:	bf00      	nop
 8003dcc:	7dc00000 	.word	0x7dc00000
 8003dd0:	0087ffff 	.word	0x0087ffff
 8003dd4:	0107ffff 	.word	0x0107ffff
 8003dd8:	0187ffff 	.word	0x0187ffff
 8003ddc:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6818      	ldr	r0, [r3, #0]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2200      	movs	r2, #0
 8003dea:	4619      	mov	r1, r3
 8003dec:	f7fe fd8e 	bl	800290c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8003df0:	bf00      	nop
      }

      /* Shift the thresholds in function of the selected ADC resolution      */
      /* have to be left-aligned on bit 7, the LSB (right bits) are set to 0  */
      tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	f003 0318 	and.w	r3, r3, #24
 8003dfc:	2b18      	cmp	r3, #24
 8003dfe:	d00f      	beq.n	8003e20 <HAL_ADC_AnalogWDGConfig+0x328>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	691a      	ldr	r2, [r3, #16]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	08db      	lsrs	r3, r3, #3
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	f1c3 0302 	rsb	r3, r3, #2
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	f003 031e 	and.w	r3, r3, #30
 8003e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e1e:	e002      	b.n	8003e26 <HAL_ADC_AnalogWDGConfig+0x32e>
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	62bb      	str	r3, [r7, #40]	; 0x28
      tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	f003 0318 	and.w	r3, r3, #24
 8003e32:	2b18      	cmp	r3, #24
 8003e34:	d00f      	beq.n	8003e56 <HAL_ADC_AnalogWDGConfig+0x35e>
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	695a      	ldr	r2, [r3, #20]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	08db      	lsrs	r3, r3, #3
 8003e42:	f003 0303 	and.w	r3, r3, #3
 8003e46:	f1c3 0302 	rsb	r3, r3, #2
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	f003 031e 	and.w	r3, r3, #30
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
 8003e54:	e002      	b.n	8003e5c <HAL_ADC_AnalogWDGConfig+0x364>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6818      	ldr	r0, [r3, #0]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	6819      	ldr	r1, [r3, #0]
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e6a:	f7fe fd7c 	bl	8002966 <LL_ADC_ConfigAnalogWDThresholds>
                                      tmp_awd_low_threshold_shifted);

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a26      	ldr	r2, [pc, #152]	; (8003f0c <HAL_ADC_AnalogWDGConfig+0x414>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d11a      	bne.n	8003eae <HAL_ADC_AnalogWDGConfig+0x3b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	655a      	str	r2, [r3, #84]	; 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fe fe3e 	bl	8002b0a <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	7b1b      	ldrb	r3, [r3, #12]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d105      	bne.n	8003ea2 <HAL_ADC_AnalogWDGConfig+0x3aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fe fe61 	bl	8002b62 <LL_ADC_EnableIT_AWD2>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003ea0:	e029      	b.n	8003ef6 <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fe fe8b 	bl	8002bc2 <LL_ADC_DisableIT_AWD2>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003eac:	e023      	b.n	8003ef6 <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fe fe31 	bl	8002b26 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	7b1b      	ldrb	r3, [r3, #12]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d105      	bne.n	8003ed8 <HAL_ADC_AnalogWDGConfig+0x3e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7fe fe56 	bl	8002b82 <LL_ADC_EnableIT_AWD3>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003ed6:	e00e      	b.n	8003ef6 <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7fe fe80 	bl	8002be2 <LL_ADC_DisableIT_AWD3>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003ee2:	e008      	b.n	8003ef6 <HAL_ADC_AnalogWDGConfig+0x3fe>
  /* If a conversion is on going on ADC group regular or injected, no update  */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee8:	f043 0220 	orr.w	r2, r3, #32
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003efe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3738      	adds	r7, #56	; 0x38
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	0017ffff 	.word	0x0017ffff

08003f10 <LL_ADC_IsEnabled>:
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d101      	bne.n	8003f28 <LL_ADC_IsEnabled+0x18>
 8003f24:	2301      	movs	r3, #1
 8003f26:	e000      	b.n	8003f2a <LL_ADC_IsEnabled+0x1a>
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 0304 	and.w	r3, r3, #4
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d101      	bne.n	8003f4e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e000      	b.n	8003f50 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003fc0:	b590      	push	{r4, r7, lr}
 8003fc2:	b09f      	sub	sp, #124	; 0x7c
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e093      	b.n	8004106 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003fea:	2300      	movs	r3, #0
 8003fec:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a47      	ldr	r2, [pc, #284]	; (8004110 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d102      	bne.n	8003ffe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003ff8:	4b46      	ldr	r3, [pc, #280]	; (8004114 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	e001      	b.n	8004002 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003ffe:	2300      	movs	r3, #0
 8004000:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10b      	bne.n	8004020 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400c:	f043 0220 	orr.w	r2, r3, #32
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e072      	b.n	8004106 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff ff87 	bl	8003f36 <LL_ADC_REG_IsConversionOngoing>
 8004028:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7ff ff81 	bl	8003f36 <LL_ADC_REG_IsConversionOngoing>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d154      	bne.n	80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800403a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800403c:	2b00      	cmp	r3, #0
 800403e:	d151      	bne.n	80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004040:	4b35      	ldr	r3, [pc, #212]	; (8004118 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004042:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d02c      	beq.n	80040a6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800404c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	6859      	ldr	r1, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800405e:	035b      	lsls	r3, r3, #13
 8004060:	430b      	orrs	r3, r1
 8004062:	431a      	orrs	r2, r3
 8004064:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004066:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004068:	4829      	ldr	r0, [pc, #164]	; (8004110 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800406a:	f7ff ff51 	bl	8003f10 <LL_ADC_IsEnabled>
 800406e:	4604      	mov	r4, r0
 8004070:	4828      	ldr	r0, [pc, #160]	; (8004114 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004072:	f7ff ff4d 	bl	8003f10 <LL_ADC_IsEnabled>
 8004076:	4603      	mov	r3, r0
 8004078:	431c      	orrs	r4, r3
 800407a:	4828      	ldr	r0, [pc, #160]	; (800411c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800407c:	f7ff ff48 	bl	8003f10 <LL_ADC_IsEnabled>
 8004080:	4603      	mov	r3, r0
 8004082:	4323      	orrs	r3, r4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d137      	bne.n	80040f8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004088:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004090:	f023 030f 	bic.w	r3, r3, #15
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	6811      	ldr	r1, [r2, #0]
 8004098:	683a      	ldr	r2, [r7, #0]
 800409a:	6892      	ldr	r2, [r2, #8]
 800409c:	430a      	orrs	r2, r1
 800409e:	431a      	orrs	r2, r3
 80040a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040a2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80040a4:	e028      	b.n	80040f8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80040a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040b0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040b2:	4817      	ldr	r0, [pc, #92]	; (8004110 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80040b4:	f7ff ff2c 	bl	8003f10 <LL_ADC_IsEnabled>
 80040b8:	4604      	mov	r4, r0
 80040ba:	4816      	ldr	r0, [pc, #88]	; (8004114 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80040bc:	f7ff ff28 	bl	8003f10 <LL_ADC_IsEnabled>
 80040c0:	4603      	mov	r3, r0
 80040c2:	431c      	orrs	r4, r3
 80040c4:	4815      	ldr	r0, [pc, #84]	; (800411c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80040c6:	f7ff ff23 	bl	8003f10 <LL_ADC_IsEnabled>
 80040ca:	4603      	mov	r3, r0
 80040cc:	4323      	orrs	r3, r4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d112      	bne.n	80040f8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80040d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040da:	f023 030f 	bic.w	r3, r3, #15
 80040de:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80040e0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80040e2:	e009      	b.n	80040f8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e8:	f043 0220 	orr.w	r2, r3, #32
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80040f6:	e000      	b.n	80040fa <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80040f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004102:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004106:	4618      	mov	r0, r3
 8004108:	377c      	adds	r7, #124	; 0x7c
 800410a:	46bd      	mov	sp, r7
 800410c:	bd90      	pop	{r4, r7, pc}
 800410e:	bf00      	nop
 8004110:	50040000 	.word	0x50040000
 8004114:	50040100 	.word	0x50040100
 8004118:	50040300 	.word	0x50040300
 800411c:	50040200 	.word	0x50040200

08004120 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f003 0307 	and.w	r3, r3, #7
 800412e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004130:	4b0c      	ldr	r3, [pc, #48]	; (8004164 <__NVIC_SetPriorityGrouping+0x44>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800413c:	4013      	ands	r3, r2
 800413e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004148:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800414c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004150:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004152:	4a04      	ldr	r2, [pc, #16]	; (8004164 <__NVIC_SetPriorityGrouping+0x44>)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	60d3      	str	r3, [r2, #12]
}
 8004158:	bf00      	nop
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	e000ed00 	.word	0xe000ed00

08004168 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800416c:	4b04      	ldr	r3, [pc, #16]	; (8004180 <__NVIC_GetPriorityGrouping+0x18>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	f003 0307 	and.w	r3, r3, #7
}
 8004176:	4618      	mov	r0, r3
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	e000ed00 	.word	0xe000ed00

08004184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800418e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004192:	2b00      	cmp	r3, #0
 8004194:	db0b      	blt.n	80041ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	f003 021f 	and.w	r2, r3, #31
 800419c:	4907      	ldr	r1, [pc, #28]	; (80041bc <__NVIC_EnableIRQ+0x38>)
 800419e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a2:	095b      	lsrs	r3, r3, #5
 80041a4:	2001      	movs	r0, #1
 80041a6:	fa00 f202 	lsl.w	r2, r0, r2
 80041aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	e000e100 	.word	0xe000e100

080041c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	6039      	str	r1, [r7, #0]
 80041ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	db0a      	blt.n	80041ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	b2da      	uxtb	r2, r3
 80041d8:	490c      	ldr	r1, [pc, #48]	; (800420c <__NVIC_SetPriority+0x4c>)
 80041da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041de:	0112      	lsls	r2, r2, #4
 80041e0:	b2d2      	uxtb	r2, r2
 80041e2:	440b      	add	r3, r1
 80041e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041e8:	e00a      	b.n	8004200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	4908      	ldr	r1, [pc, #32]	; (8004210 <__NVIC_SetPriority+0x50>)
 80041f0:	79fb      	ldrb	r3, [r7, #7]
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	3b04      	subs	r3, #4
 80041f8:	0112      	lsls	r2, r2, #4
 80041fa:	b2d2      	uxtb	r2, r2
 80041fc:	440b      	add	r3, r1
 80041fe:	761a      	strb	r2, [r3, #24]
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	e000e100 	.word	0xe000e100
 8004210:	e000ed00 	.word	0xe000ed00

08004214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004214:	b480      	push	{r7}
 8004216:	b089      	sub	sp, #36	; 0x24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 0307 	and.w	r3, r3, #7
 8004226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f1c3 0307 	rsb	r3, r3, #7
 800422e:	2b04      	cmp	r3, #4
 8004230:	bf28      	it	cs
 8004232:	2304      	movcs	r3, #4
 8004234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	3304      	adds	r3, #4
 800423a:	2b06      	cmp	r3, #6
 800423c:	d902      	bls.n	8004244 <NVIC_EncodePriority+0x30>
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	3b03      	subs	r3, #3
 8004242:	e000      	b.n	8004246 <NVIC_EncodePriority+0x32>
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004248:	f04f 32ff 	mov.w	r2, #4294967295
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	fa02 f303 	lsl.w	r3, r2, r3
 8004252:	43da      	mvns	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	401a      	ands	r2, r3
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800425c:	f04f 31ff 	mov.w	r1, #4294967295
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	fa01 f303 	lsl.w	r3, r1, r3
 8004266:	43d9      	mvns	r1, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800426c:	4313      	orrs	r3, r2
         );
}
 800426e:	4618      	mov	r0, r3
 8004270:	3724      	adds	r7, #36	; 0x24
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
	...

0800427c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	3b01      	subs	r3, #1
 8004288:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800428c:	d301      	bcc.n	8004292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800428e:	2301      	movs	r3, #1
 8004290:	e00f      	b.n	80042b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004292:	4a0a      	ldr	r2, [pc, #40]	; (80042bc <SysTick_Config+0x40>)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	3b01      	subs	r3, #1
 8004298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800429a:	210f      	movs	r1, #15
 800429c:	f04f 30ff 	mov.w	r0, #4294967295
 80042a0:	f7ff ff8e 	bl	80041c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042a4:	4b05      	ldr	r3, [pc, #20]	; (80042bc <SysTick_Config+0x40>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042aa:	4b04      	ldr	r3, [pc, #16]	; (80042bc <SysTick_Config+0x40>)
 80042ac:	2207      	movs	r2, #7
 80042ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	e000e010 	.word	0xe000e010

080042c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f7ff ff29 	bl	8004120 <__NVIC_SetPriorityGrouping>
}
 80042ce:	bf00      	nop
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	b086      	sub	sp, #24
 80042da:	af00      	add	r7, sp, #0
 80042dc:	4603      	mov	r3, r0
 80042de:	60b9      	str	r1, [r7, #8]
 80042e0:	607a      	str	r2, [r7, #4]
 80042e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042e8:	f7ff ff3e 	bl	8004168 <__NVIC_GetPriorityGrouping>
 80042ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	6978      	ldr	r0, [r7, #20]
 80042f4:	f7ff ff8e 	bl	8004214 <NVIC_EncodePriority>
 80042f8:	4602      	mov	r2, r0
 80042fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042fe:	4611      	mov	r1, r2
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff ff5d 	bl	80041c0 <__NVIC_SetPriority>
}
 8004306:	bf00      	nop
 8004308:	3718      	adds	r7, #24
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	b082      	sub	sp, #8
 8004312:	af00      	add	r7, sp, #0
 8004314:	4603      	mov	r3, r0
 8004316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431c:	4618      	mov	r0, r3
 800431e:	f7ff ff31 	bl	8004184 <__NVIC_EnableIRQ>
}
 8004322:	bf00      	nop
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800432a:	b580      	push	{r7, lr}
 800432c:	b082      	sub	sp, #8
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7ff ffa2 	bl	800427c <SysTick_Config>
 8004338:	4603      	mov	r3, r0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e098      	b.n	8004488 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	461a      	mov	r2, r3
 800435c:	4b4d      	ldr	r3, [pc, #308]	; (8004494 <HAL_DMA_Init+0x150>)
 800435e:	429a      	cmp	r2, r3
 8004360:	d80f      	bhi.n	8004382 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	4b4b      	ldr	r3, [pc, #300]	; (8004498 <HAL_DMA_Init+0x154>)
 800436a:	4413      	add	r3, r2
 800436c:	4a4b      	ldr	r2, [pc, #300]	; (800449c <HAL_DMA_Init+0x158>)
 800436e:	fba2 2303 	umull	r2, r3, r2, r3
 8004372:	091b      	lsrs	r3, r3, #4
 8004374:	009a      	lsls	r2, r3, #2
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a48      	ldr	r2, [pc, #288]	; (80044a0 <HAL_DMA_Init+0x15c>)
 800437e:	641a      	str	r2, [r3, #64]	; 0x40
 8004380:	e00e      	b.n	80043a0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	4b46      	ldr	r3, [pc, #280]	; (80044a4 <HAL_DMA_Init+0x160>)
 800438a:	4413      	add	r3, r2
 800438c:	4a43      	ldr	r2, [pc, #268]	; (800449c <HAL_DMA_Init+0x158>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	091b      	lsrs	r3, r3, #4
 8004394:	009a      	lsls	r2, r3, #2
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a42      	ldr	r2, [pc, #264]	; (80044a8 <HAL_DMA_Init+0x164>)
 800439e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80043b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80043c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043fa:	d039      	beq.n	8004470 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004400:	4a27      	ldr	r2, [pc, #156]	; (80044a0 <HAL_DMA_Init+0x15c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d11a      	bne.n	800443c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004406:	4b29      	ldr	r3, [pc, #164]	; (80044ac <HAL_DMA_Init+0x168>)
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440e:	f003 031c 	and.w	r3, r3, #28
 8004412:	210f      	movs	r1, #15
 8004414:	fa01 f303 	lsl.w	r3, r1, r3
 8004418:	43db      	mvns	r3, r3
 800441a:	4924      	ldr	r1, [pc, #144]	; (80044ac <HAL_DMA_Init+0x168>)
 800441c:	4013      	ands	r3, r2
 800441e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004420:	4b22      	ldr	r3, [pc, #136]	; (80044ac <HAL_DMA_Init+0x168>)
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6859      	ldr	r1, [r3, #4]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442c:	f003 031c 	and.w	r3, r3, #28
 8004430:	fa01 f303 	lsl.w	r3, r1, r3
 8004434:	491d      	ldr	r1, [pc, #116]	; (80044ac <HAL_DMA_Init+0x168>)
 8004436:	4313      	orrs	r3, r2
 8004438:	600b      	str	r3, [r1, #0]
 800443a:	e019      	b.n	8004470 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800443c:	4b1c      	ldr	r3, [pc, #112]	; (80044b0 <HAL_DMA_Init+0x16c>)
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004444:	f003 031c 	and.w	r3, r3, #28
 8004448:	210f      	movs	r1, #15
 800444a:	fa01 f303 	lsl.w	r3, r1, r3
 800444e:	43db      	mvns	r3, r3
 8004450:	4917      	ldr	r1, [pc, #92]	; (80044b0 <HAL_DMA_Init+0x16c>)
 8004452:	4013      	ands	r3, r2
 8004454:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004456:	4b16      	ldr	r3, [pc, #88]	; (80044b0 <HAL_DMA_Init+0x16c>)
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6859      	ldr	r1, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	f003 031c 	and.w	r3, r3, #28
 8004466:	fa01 f303 	lsl.w	r3, r1, r3
 800446a:	4911      	ldr	r1, [pc, #68]	; (80044b0 <HAL_DMA_Init+0x16c>)
 800446c:	4313      	orrs	r3, r2
 800446e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3714      	adds	r7, #20
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	40020407 	.word	0x40020407
 8004498:	bffdfff8 	.word	0xbffdfff8
 800449c:	cccccccd 	.word	0xcccccccd
 80044a0:	40020000 	.word	0x40020000
 80044a4:	bffdfbf8 	.word	0xbffdfbf8
 80044a8:	40020400 	.word	0x40020400
 80044ac:	400200a8 	.word	0x400200a8
 80044b0:	400204a8 	.word	0x400204a8

080044b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d0:	f003 031c 	and.w	r3, r3, #28
 80044d4:	2204      	movs	r2, #4
 80044d6:	409a      	lsls	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4013      	ands	r3, r2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d026      	beq.n	800452e <HAL_DMA_IRQHandler+0x7a>
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d021      	beq.n	800452e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d107      	bne.n	8004508 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0204 	bic.w	r2, r2, #4
 8004506:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450c:	f003 021c 	and.w	r2, r3, #28
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004514:	2104      	movs	r1, #4
 8004516:	fa01 f202 	lsl.w	r2, r1, r2
 800451a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004520:	2b00      	cmp	r3, #0
 8004522:	d071      	beq.n	8004608 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800452c:	e06c      	b.n	8004608 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004532:	f003 031c 	and.w	r3, r3, #28
 8004536:	2202      	movs	r2, #2
 8004538:	409a      	lsls	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4013      	ands	r3, r2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d02e      	beq.n	80045a0 <HAL_DMA_IRQHandler+0xec>
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d029      	beq.n	80045a0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0320 	and.w	r3, r3, #32
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10b      	bne.n	8004572 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 020a 	bic.w	r2, r2, #10
 8004568:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004576:	f003 021c 	and.w	r2, r3, #28
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457e:	2102      	movs	r1, #2
 8004580:	fa01 f202 	lsl.w	r2, r1, r2
 8004584:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004592:	2b00      	cmp	r3, #0
 8004594:	d038      	beq.n	8004608 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800459e:	e033      	b.n	8004608 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a4:	f003 031c 	and.w	r3, r3, #28
 80045a8:	2208      	movs	r2, #8
 80045aa:	409a      	lsls	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4013      	ands	r3, r2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d02a      	beq.n	800460a <HAL_DMA_IRQHandler+0x156>
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 0308 	and.w	r3, r3, #8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d025      	beq.n	800460a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 020e 	bic.w	r2, r2, #14
 80045cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d2:	f003 021c 	and.w	r2, r3, #28
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	2101      	movs	r1, #1
 80045dc:	fa01 f202 	lsl.w	r2, r1, r2
 80045e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d004      	beq.n	800460a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004608:	bf00      	nop
 800460a:	bf00      	nop
}
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004622:	e17f      	b.n	8004924 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	2101      	movs	r1, #1
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	fa01 f303 	lsl.w	r3, r1, r3
 8004630:	4013      	ands	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 8171 	beq.w	800491e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f003 0303 	and.w	r3, r3, #3
 8004644:	2b01      	cmp	r3, #1
 8004646:	d005      	beq.n	8004654 <HAL_GPIO_Init+0x40>
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d130      	bne.n	80046b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	2203      	movs	r2, #3
 8004660:	fa02 f303 	lsl.w	r3, r2, r3
 8004664:	43db      	mvns	r3, r3
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	4013      	ands	r3, r2
 800466a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	68da      	ldr	r2, [r3, #12]
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	fa02 f303 	lsl.w	r3, r2, r3
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	4313      	orrs	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800468a:	2201      	movs	r2, #1
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4013      	ands	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	091b      	lsrs	r3, r3, #4
 80046a0:	f003 0201 	and.w	r2, r3, #1
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	2b03      	cmp	r3, #3
 80046c0:	d118      	bne.n	80046f4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80046c8:	2201      	movs	r2, #1
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	43db      	mvns	r3, r3
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	4013      	ands	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	08db      	lsrs	r3, r3, #3
 80046de:	f003 0201 	and.w	r2, r3, #1
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d017      	beq.n	8004730 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	005b      	lsls	r3, r3, #1
 800470a:	2203      	movs	r2, #3
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	43db      	mvns	r3, r3
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	4013      	ands	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	4313      	orrs	r3, r2
 8004728:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f003 0303 	and.w	r3, r3, #3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d123      	bne.n	8004784 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	08da      	lsrs	r2, r3, #3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3208      	adds	r2, #8
 8004744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004748:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f003 0307 	and.w	r3, r3, #7
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	220f      	movs	r2, #15
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	43db      	mvns	r3, r3
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	4013      	ands	r3, r2
 800475e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	691a      	ldr	r2, [r3, #16]
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	08da      	lsrs	r2, r3, #3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	3208      	adds	r2, #8
 800477e:	6939      	ldr	r1, [r7, #16]
 8004780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	2203      	movs	r2, #3
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	43db      	mvns	r3, r3
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	4013      	ands	r3, r2
 800479a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f003 0203 	and.w	r2, r3, #3
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	005b      	lsls	r3, r3, #1
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 80ac 	beq.w	800491e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047c6:	4b5f      	ldr	r3, [pc, #380]	; (8004944 <HAL_GPIO_Init+0x330>)
 80047c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047ca:	4a5e      	ldr	r2, [pc, #376]	; (8004944 <HAL_GPIO_Init+0x330>)
 80047cc:	f043 0301 	orr.w	r3, r3, #1
 80047d0:	6613      	str	r3, [r2, #96]	; 0x60
 80047d2:	4b5c      	ldr	r3, [pc, #368]	; (8004944 <HAL_GPIO_Init+0x330>)
 80047d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	60bb      	str	r3, [r7, #8]
 80047dc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80047de:	4a5a      	ldr	r2, [pc, #360]	; (8004948 <HAL_GPIO_Init+0x334>)
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	089b      	lsrs	r3, r3, #2
 80047e4:	3302      	adds	r3, #2
 80047e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	220f      	movs	r2, #15
 80047f6:	fa02 f303 	lsl.w	r3, r2, r3
 80047fa:	43db      	mvns	r3, r3
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	4013      	ands	r3, r2
 8004800:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004808:	d025      	beq.n	8004856 <HAL_GPIO_Init+0x242>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a4f      	ldr	r2, [pc, #316]	; (800494c <HAL_GPIO_Init+0x338>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d01f      	beq.n	8004852 <HAL_GPIO_Init+0x23e>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a4e      	ldr	r2, [pc, #312]	; (8004950 <HAL_GPIO_Init+0x33c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d019      	beq.n	800484e <HAL_GPIO_Init+0x23a>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a4d      	ldr	r2, [pc, #308]	; (8004954 <HAL_GPIO_Init+0x340>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d013      	beq.n	800484a <HAL_GPIO_Init+0x236>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a4c      	ldr	r2, [pc, #304]	; (8004958 <HAL_GPIO_Init+0x344>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00d      	beq.n	8004846 <HAL_GPIO_Init+0x232>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a4b      	ldr	r2, [pc, #300]	; (800495c <HAL_GPIO_Init+0x348>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d007      	beq.n	8004842 <HAL_GPIO_Init+0x22e>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a4a      	ldr	r2, [pc, #296]	; (8004960 <HAL_GPIO_Init+0x34c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d101      	bne.n	800483e <HAL_GPIO_Init+0x22a>
 800483a:	2306      	movs	r3, #6
 800483c:	e00c      	b.n	8004858 <HAL_GPIO_Init+0x244>
 800483e:	2307      	movs	r3, #7
 8004840:	e00a      	b.n	8004858 <HAL_GPIO_Init+0x244>
 8004842:	2305      	movs	r3, #5
 8004844:	e008      	b.n	8004858 <HAL_GPIO_Init+0x244>
 8004846:	2304      	movs	r3, #4
 8004848:	e006      	b.n	8004858 <HAL_GPIO_Init+0x244>
 800484a:	2303      	movs	r3, #3
 800484c:	e004      	b.n	8004858 <HAL_GPIO_Init+0x244>
 800484e:	2302      	movs	r3, #2
 8004850:	e002      	b.n	8004858 <HAL_GPIO_Init+0x244>
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <HAL_GPIO_Init+0x244>
 8004856:	2300      	movs	r3, #0
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	f002 0203 	and.w	r2, r2, #3
 800485e:	0092      	lsls	r2, r2, #2
 8004860:	4093      	lsls	r3, r2
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004868:	4937      	ldr	r1, [pc, #220]	; (8004948 <HAL_GPIO_Init+0x334>)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	089b      	lsrs	r3, r3, #2
 800486e:	3302      	adds	r3, #2
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004876:	4b3b      	ldr	r3, [pc, #236]	; (8004964 <HAL_GPIO_Init+0x350>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	43db      	mvns	r3, r3
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4013      	ands	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800489a:	4a32      	ldr	r2, [pc, #200]	; (8004964 <HAL_GPIO_Init+0x350>)
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80048a0:	4b30      	ldr	r3, [pc, #192]	; (8004964 <HAL_GPIO_Init+0x350>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	43db      	mvns	r3, r3
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4013      	ands	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d003      	beq.n	80048c4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80048c4:	4a27      	ldr	r2, [pc, #156]	; (8004964 <HAL_GPIO_Init+0x350>)
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80048ca:	4b26      	ldr	r3, [pc, #152]	; (8004964 <HAL_GPIO_Init+0x350>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	43db      	mvns	r3, r3
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	4013      	ands	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048ee:	4a1d      	ldr	r2, [pc, #116]	; (8004964 <HAL_GPIO_Init+0x350>)
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80048f4:	4b1b      	ldr	r3, [pc, #108]	; (8004964 <HAL_GPIO_Init+0x350>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	43db      	mvns	r3, r3
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4013      	ands	r3, r2
 8004902:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d003      	beq.n	8004918 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	4313      	orrs	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004918:	4a12      	ldr	r2, [pc, #72]	; (8004964 <HAL_GPIO_Init+0x350>)
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	3301      	adds	r3, #1
 8004922:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	fa22 f303 	lsr.w	r3, r2, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	f47f ae78 	bne.w	8004624 <HAL_GPIO_Init+0x10>
  }
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop
 8004938:	371c      	adds	r7, #28
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40021000 	.word	0x40021000
 8004948:	40010000 	.word	0x40010000
 800494c:	48000400 	.word	0x48000400
 8004950:	48000800 	.word	0x48000800
 8004954:	48000c00 	.word	0x48000c00
 8004958:	48001000 	.word	0x48001000
 800495c:	48001400 	.word	0x48001400
 8004960:	48001800 	.word	0x48001800
 8004964:	40010400 	.word	0x40010400

08004968 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	460b      	mov	r3, r1
 8004972:	807b      	strh	r3, [r7, #2]
 8004974:	4613      	mov	r3, r2
 8004976:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004978:	787b      	ldrb	r3, [r7, #1]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800497e:	887a      	ldrh	r2, [r7, #2]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004984:	e002      	b.n	800498c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004986:	887a      	ldrh	r2, [r7, #2]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800499a:	b08f      	sub	sp, #60	; 0x3c
 800499c:	af0a      	add	r7, sp, #40	; 0x28
 800499e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e054      	b.n	8004a54 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d106      	bne.n	80049ca <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f008 fa09 	bl	800cddc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2203      	movs	r2, #3
 80049ce:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d102      	bne.n	80049e4 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f005 fa2d 	bl	8009e48 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	603b      	str	r3, [r7, #0]
 80049f4:	687e      	ldr	r6, [r7, #4]
 80049f6:	466d      	mov	r5, sp
 80049f8:	f106 0410 	add.w	r4, r6, #16
 80049fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a04:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004a08:	e885 0003 	stmia.w	r5, {r0, r1}
 8004a0c:	1d33      	adds	r3, r6, #4
 8004a0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a10:	6838      	ldr	r0, [r7, #0]
 8004a12:	f005 f9dc 	bl	8009dce <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f005 fa24 	bl	8009e6a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	687e      	ldr	r6, [r7, #4]
 8004a2a:	466d      	mov	r5, sp
 8004a2c:	f106 0410 	add.w	r4, r6, #16
 8004a30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a38:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004a3c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004a40:	1d33      	adds	r3, r6, #4
 8004a42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a44:	6838      	ldr	r0, [r7, #0]
 8004a46:	f005 fbc9 	bl	800a1dc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a5c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8004a5c:	b590      	push	{r4, r7, lr}
 8004a5e:	b089      	sub	sp, #36	; 0x24
 8004a60:	af04      	add	r7, sp, #16
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	4608      	mov	r0, r1
 8004a66:	4611      	mov	r1, r2
 8004a68:	461a      	mov	r2, r3
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	70fb      	strb	r3, [r7, #3]
 8004a6e:	460b      	mov	r3, r1
 8004a70:	70bb      	strb	r3, [r7, #2]
 8004a72:	4613      	mov	r3, r2
 8004a74:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8004a76:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a78:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d101      	bne.n	8004a88 <HAL_HCD_HC_Init+0x2c>
 8004a84:	2302      	movs	r3, #2
 8004a86:	e087      	b.n	8004b98 <HAL_HCD_HC_Init+0x13c>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  hhcd->hc[ch_num].do_ping = 0U;
 8004a90:	78fa      	ldrb	r2, [r7, #3]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	4413      	add	r3, r2
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	440b      	add	r3, r1
 8004a9e:	333d      	adds	r3, #61	; 0x3d
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	4413      	add	r3, r2
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	440b      	add	r3, r1
 8004ab2:	3338      	adds	r3, #56	; 0x38
 8004ab4:	787a      	ldrb	r2, [r7, #1]
 8004ab6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	4613      	mov	r3, r2
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	4413      	add	r3, r2
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	440b      	add	r3, r1
 8004ac6:	3339      	adds	r3, #57	; 0x39
 8004ac8:	78fa      	ldrb	r2, [r7, #3]
 8004aca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004acc:	78fa      	ldrb	r2, [r7, #3]
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	4413      	add	r3, r2
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	440b      	add	r3, r1
 8004ada:	3340      	adds	r3, #64	; 0x40
 8004adc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004ae0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004ae2:	78fa      	ldrb	r2, [r7, #3]
 8004ae4:	78bb      	ldrb	r3, [r7, #2]
 8004ae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aea:	b2d8      	uxtb	r0, r3
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	4413      	add	r3, r2
 8004af4:	011b      	lsls	r3, r3, #4
 8004af6:	440b      	add	r3, r1
 8004af8:	333a      	adds	r3, #58	; 0x3a
 8004afa:	4602      	mov	r2, r0
 8004afc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8004afe:	78fb      	ldrb	r3, [r7, #3]
 8004b00:	4619      	mov	r1, r3
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fb81 	bl	800520a <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8004b08:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	da0a      	bge.n	8004b26 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004b10:	78fa      	ldrb	r2, [r7, #3]
 8004b12:	6879      	ldr	r1, [r7, #4]
 8004b14:	4613      	mov	r3, r2
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	4413      	add	r3, r2
 8004b1a:	011b      	lsls	r3, r3, #4
 8004b1c:	440b      	add	r3, r1
 8004b1e:	333b      	adds	r3, #59	; 0x3b
 8004b20:	2201      	movs	r2, #1
 8004b22:	701a      	strb	r2, [r3, #0]
 8004b24:	e009      	b.n	8004b3a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004b26:	78fa      	ldrb	r2, [r7, #3]
 8004b28:	6879      	ldr	r1, [r7, #4]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	4413      	add	r3, r2
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	440b      	add	r3, r1
 8004b34:	333b      	adds	r3, #59	; 0x3b
 8004b36:	2200      	movs	r2, #0
 8004b38:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004b3a:	78fa      	ldrb	r2, [r7, #3]
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	4413      	add	r3, r2
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	440b      	add	r3, r1
 8004b48:	333c      	adds	r3, #60	; 0x3c
 8004b4a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004b4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8004b50:	78fa      	ldrb	r2, [r7, #3]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	b298      	uxth	r0, r3
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	4413      	add	r3, r2
 8004b5e:	011b      	lsls	r3, r3, #4
 8004b60:	440b      	add	r3, r1
 8004b62:	3342      	adds	r3, #66	; 0x42
 8004b64:	4602      	mov	r2, r0
 8004b66:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6818      	ldr	r0, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	787c      	ldrb	r4, [r7, #1]
 8004b72:	78ba      	ldrb	r2, [r7, #2]
 8004b74:	78f9      	ldrb	r1, [r7, #3]
 8004b76:	9302      	str	r3, [sp, #8]
 8004b78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004b7c:	9301      	str	r3, [sp, #4]
 8004b7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004b82:	9300      	str	r3, [sp, #0]
 8004b84:	4623      	mov	r3, r4
 8004b86:	f005 fc73 	bl	800a470 <USB_HC_Init>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return status;
 8004b96:	7afb      	ldrb	r3, [r7, #11]
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd90      	pop	{r4, r7, pc}

08004ba0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004bac:	2300      	movs	r3, #0
 8004bae:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <HAL_HCD_HC_Halt+0x1e>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e00f      	b.n	8004bde <HAL_HCD_HC_Halt+0x3e>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	78fa      	ldrb	r2, [r7, #3]
 8004bcc:	4611      	mov	r1, r2
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f005 fe63 	bl	800a89a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return status;
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	4608      	mov	r0, r1
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	70fb      	strb	r3, [r7, #3]
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	70bb      	strb	r3, [r7, #2]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004c02:	78fa      	ldrb	r2, [r7, #3]
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	4613      	mov	r3, r2
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	4413      	add	r3, r2
 8004c0c:	011b      	lsls	r3, r3, #4
 8004c0e:	440b      	add	r3, r1
 8004c10:	333b      	adds	r3, #59	; 0x3b
 8004c12:	78ba      	ldrb	r2, [r7, #2]
 8004c14:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004c16:	78fa      	ldrb	r2, [r7, #3]
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	4413      	add	r3, r2
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	440b      	add	r3, r1
 8004c24:	3340      	adds	r3, #64	; 0x40
 8004c26:	787a      	ldrb	r2, [r7, #1]
 8004c28:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004c2a:	7c3b      	ldrb	r3, [r7, #16]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d114      	bne.n	8004c5a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004c30:	78fa      	ldrb	r2, [r7, #3]
 8004c32:	6879      	ldr	r1, [r7, #4]
 8004c34:	4613      	mov	r3, r2
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	4413      	add	r3, r2
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	440b      	add	r3, r1
 8004c3e:	3344      	adds	r3, #68	; 0x44
 8004c40:	2203      	movs	r2, #3
 8004c42:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	005b      	lsls	r3, r3, #1
 8004c4c:	4413      	add	r3, r2
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	440b      	add	r3, r1
 8004c52:	333d      	adds	r3, #61	; 0x3d
 8004c54:	7f3a      	ldrb	r2, [r7, #28]
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	e009      	b.n	8004c6e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	4413      	add	r3, r2
 8004c64:	011b      	lsls	r3, r3, #4
 8004c66:	440b      	add	r3, r1
 8004c68:	3344      	adds	r3, #68	; 0x44
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004c6e:	787b      	ldrb	r3, [r7, #1]
 8004c70:	2b03      	cmp	r3, #3
 8004c72:	f200 80d6 	bhi.w	8004e22 <HAL_HCD_HC_SubmitRequest+0x23a>
 8004c76:	a201      	add	r2, pc, #4	; (adr r2, 8004c7c <HAL_HCD_HC_SubmitRequest+0x94>)
 8004c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7c:	08004c8d 	.word	0x08004c8d
 8004c80:	08004e0d 	.word	0x08004e0d
 8004c84:	08004cf9 	.word	0x08004cf9
 8004c88:	08004d83 	.word	0x08004d83
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8004c8c:	7c3b      	ldrb	r3, [r7, #16]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	f040 80c9 	bne.w	8004e26 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (direction == 0U)
 8004c94:	78bb      	ldrb	r3, [r7, #2]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f040 80c5 	bne.w	8004e26 <HAL_HCD_HC_SubmitRequest+0x23e>
        {
          if (length == 0U)
 8004c9c:	8b3b      	ldrh	r3, [r7, #24]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d109      	bne.n	8004cb6 <HAL_HCD_HC_SubmitRequest+0xce>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8004ca2:	78fa      	ldrb	r2, [r7, #3]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	4413      	add	r3, r2
 8004cac:	011b      	lsls	r3, r3, #4
 8004cae:	440b      	add	r3, r1
 8004cb0:	3359      	adds	r3, #89	; 0x59
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8004cb6:	78fa      	ldrb	r2, [r7, #3]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	4413      	add	r3, r2
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	440b      	add	r3, r1
 8004cc4:	3359      	adds	r3, #89	; 0x59
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10a      	bne.n	8004ce2 <HAL_HCD_HC_SubmitRequest+0xfa>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004ccc:	78fa      	ldrb	r2, [r7, #3]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	4413      	add	r3, r2
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	440b      	add	r3, r1
 8004cda:	3344      	adds	r3, #68	; 0x44
 8004cdc:	2200      	movs	r2, #0
 8004cde:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 8004ce0:	e0a1      	b.n	8004e26 <HAL_HCD_HC_SubmitRequest+0x23e>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004ce2:	78fa      	ldrb	r2, [r7, #3]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	4413      	add	r3, r2
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	440b      	add	r3, r1
 8004cf0:	3344      	adds	r3, #68	; 0x44
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	701a      	strb	r2, [r3, #0]
      break;
 8004cf6:	e096      	b.n	8004e26 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004cf8:	78bb      	ldrb	r3, [r7, #2]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d120      	bne.n	8004d40 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004cfe:	78fa      	ldrb	r2, [r7, #3]
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	4413      	add	r3, r2
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	440b      	add	r3, r1
 8004d0c:	3359      	adds	r3, #89	; 0x59
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10a      	bne.n	8004d2a <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	4413      	add	r3, r2
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	440b      	add	r3, r1
 8004d22:	3344      	adds	r3, #68	; 0x44
 8004d24:	2200      	movs	r2, #0
 8004d26:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004d28:	e07e      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d2a:	78fa      	ldrb	r2, [r7, #3]
 8004d2c:	6879      	ldr	r1, [r7, #4]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	4413      	add	r3, r2
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	440b      	add	r3, r1
 8004d38:	3344      	adds	r3, #68	; 0x44
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	701a      	strb	r2, [r3, #0]
      break;
 8004d3e:	e073      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004d40:	78fa      	ldrb	r2, [r7, #3]
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	4613      	mov	r3, r2
 8004d46:	005b      	lsls	r3, r3, #1
 8004d48:	4413      	add	r3, r2
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	440b      	add	r3, r1
 8004d4e:	3358      	adds	r3, #88	; 0x58
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10a      	bne.n	8004d6c <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d56:	78fa      	ldrb	r2, [r7, #3]
 8004d58:	6879      	ldr	r1, [r7, #4]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	4413      	add	r3, r2
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	440b      	add	r3, r1
 8004d64:	3344      	adds	r3, #68	; 0x44
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
      break;
 8004d6a:	e05d      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d6c:	78fa      	ldrb	r2, [r7, #3]
 8004d6e:	6879      	ldr	r1, [r7, #4]
 8004d70:	4613      	mov	r3, r2
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	4413      	add	r3, r2
 8004d76:	011b      	lsls	r3, r3, #4
 8004d78:	440b      	add	r3, r1
 8004d7a:	3344      	adds	r3, #68	; 0x44
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	701a      	strb	r2, [r3, #0]
      break;
 8004d80:	e052      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004d82:	78bb      	ldrb	r3, [r7, #2]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d120      	bne.n	8004dca <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004d88:	78fa      	ldrb	r2, [r7, #3]
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	4413      	add	r3, r2
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	440b      	add	r3, r1
 8004d96:	3359      	adds	r3, #89	; 0x59
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10a      	bne.n	8004db4 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d9e:	78fa      	ldrb	r2, [r7, #3]
 8004da0:	6879      	ldr	r1, [r7, #4]
 8004da2:	4613      	mov	r3, r2
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	4413      	add	r3, r2
 8004da8:	011b      	lsls	r3, r3, #4
 8004daa:	440b      	add	r3, r1
 8004dac:	3344      	adds	r3, #68	; 0x44
 8004dae:	2200      	movs	r2, #0
 8004db0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004db2:	e039      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004db4:	78fa      	ldrb	r2, [r7, #3]
 8004db6:	6879      	ldr	r1, [r7, #4]
 8004db8:	4613      	mov	r3, r2
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	4413      	add	r3, r2
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	440b      	add	r3, r1
 8004dc2:	3344      	adds	r3, #68	; 0x44
 8004dc4:	2202      	movs	r2, #2
 8004dc6:	701a      	strb	r2, [r3, #0]
      break;
 8004dc8:	e02e      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004dca:	78fa      	ldrb	r2, [r7, #3]
 8004dcc:	6879      	ldr	r1, [r7, #4]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	4413      	add	r3, r2
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	440b      	add	r3, r1
 8004dd8:	3358      	adds	r3, #88	; 0x58
 8004dda:	781b      	ldrb	r3, [r3, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10a      	bne.n	8004df6 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004de0:	78fa      	ldrb	r2, [r7, #3]
 8004de2:	6879      	ldr	r1, [r7, #4]
 8004de4:	4613      	mov	r3, r2
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	4413      	add	r3, r2
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	440b      	add	r3, r1
 8004dee:	3344      	adds	r3, #68	; 0x44
 8004df0:	2200      	movs	r2, #0
 8004df2:	701a      	strb	r2, [r3, #0]
      break;
 8004df4:	e018      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	4413      	add	r3, r2
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	440b      	add	r3, r1
 8004e04:	3344      	adds	r3, #68	; 0x44
 8004e06:	2202      	movs	r2, #2
 8004e08:	701a      	strb	r2, [r3, #0]
      break;
 8004e0a:	e00d      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	005b      	lsls	r3, r3, #1
 8004e14:	4413      	add	r3, r2
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	440b      	add	r3, r1
 8004e1a:	3344      	adds	r3, #68	; 0x44
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	701a      	strb	r2, [r3, #0]
      break;
 8004e20:	e002      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8004e22:	bf00      	nop
 8004e24:	e000      	b.n	8004e28 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8004e26:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004e28:	78fa      	ldrb	r2, [r7, #3]
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	4413      	add	r3, r2
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	440b      	add	r3, r1
 8004e36:	3348      	adds	r3, #72	; 0x48
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004e3c:	78fa      	ldrb	r2, [r7, #3]
 8004e3e:	8b39      	ldrh	r1, [r7, #24]
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	4613      	mov	r3, r2
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	4413      	add	r3, r2
 8004e48:	011b      	lsls	r3, r3, #4
 8004e4a:	4403      	add	r3, r0
 8004e4c:	3350      	adds	r3, #80	; 0x50
 8004e4e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004e50:	78fa      	ldrb	r2, [r7, #3]
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	4413      	add	r3, r2
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	440b      	add	r3, r1
 8004e5e:	3364      	adds	r3, #100	; 0x64
 8004e60:	2200      	movs	r2, #0
 8004e62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004e64:	78fa      	ldrb	r2, [r7, #3]
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	4413      	add	r3, r2
 8004e6e:	011b      	lsls	r3, r3, #4
 8004e70:	440b      	add	r3, r1
 8004e72:	3354      	adds	r3, #84	; 0x54
 8004e74:	2200      	movs	r2, #0
 8004e76:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004e78:	78fa      	ldrb	r2, [r7, #3]
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	4413      	add	r3, r2
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	440b      	add	r3, r1
 8004e86:	3339      	adds	r3, #57	; 0x39
 8004e88:	78fa      	ldrb	r2, [r7, #3]
 8004e8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004e8c:	78fa      	ldrb	r2, [r7, #3]
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	4613      	mov	r3, r2
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	4413      	add	r3, r2
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	440b      	add	r3, r1
 8004e9a:	3365      	adds	r3, #101	; 0x65
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	78fa      	ldrb	r2, [r7, #3]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	4413      	add	r3, r2
 8004eac:	011b      	lsls	r3, r3, #4
 8004eae:	3338      	adds	r3, #56	; 0x38
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	f005 fbe7 	bl	800a688 <USB_HC_StartXfer>
 8004eba:	4603      	mov	r3, r0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f005 f93c 	bl	800a158 <USB_GetMode>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	f040 80fa 	bne.w	80050dc <HAL_HCD_IRQHandler+0x218>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f005 f8ff 	bl	800a0f0 <USB_ReadInterrupts>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 80f0 	beq.w	80050da <HAL_HCD_IRQHandler+0x216>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f005 f8f6 	bl	800a0f0 <USB_ReadInterrupts>
 8004f04:	4603      	mov	r3, r0
 8004f06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f0a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f0e:	d104      	bne.n	8004f1a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004f18:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f005 f8e6 	bl	800a0f0 <USB_ReadInterrupts>
 8004f24:	4603      	mov	r3, r0
 8004f26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f2e:	d104      	bne.n	8004f3a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004f38:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f005 f8d6 	bl	800a0f0 <USB_ReadInterrupts>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f4e:	d104      	bne.n	8004f5a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004f58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f005 f8c6 	bl	800a0f0 <USB_ReadInterrupts>
 8004f64:	4603      	mov	r3, r0
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d103      	bne.n	8004f76 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2202      	movs	r2, #2
 8004f74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f005 f8b8 	bl	800a0f0 <USB_ReadInterrupts>
 8004f80:	4603      	mov	r3, r0
 8004f82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f8a:	d120      	bne.n	8004fce <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004f94:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d113      	bne.n	8004fce <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004fa6:	2110      	movs	r1, #16
 8004fa8:	6938      	ldr	r0, [r7, #16]
 8004faa:	f004 ffab 	bl	8009f04 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004fae:	6938      	ldr	r0, [r7, #16]
 8004fb0:	f004 ffdc 	bl	8009f6c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d105      	bne.n	8004fc8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f005 f98c 	bl	800a2e0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f007 ff89 	bl	800cee0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f005 f88c 	bl	800a0f0 <USB_ReadInterrupts>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004fe2:	d102      	bne.n	8004fea <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f001 f921 	bl	800622c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f005 f87e 	bl	800a0f0 <USB_ReadInterrupts>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d106      	bne.n	800500c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f007 ff52 	bl	800cea8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2208      	movs	r2, #8
 800500a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f005 f86d 	bl	800a0f0 <USB_ReadInterrupts>
 8005016:	4603      	mov	r3, r0
 8005018:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800501c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005020:	d138      	bne.n	8005094 <HAL_HCD_IRQHandler+0x1d0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f005 fc26 	bl	800a878 <USB_HC_ReadInterrupt>
 800502c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800502e:	2300      	movs	r3, #0
 8005030:	617b      	str	r3, [r7, #20]
 8005032:	e025      	b.n	8005080 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	f003 030f 	and.w	r3, r3, #15
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	fa22 f303 	lsr.w	r3, r2, r3
 8005040:	f003 0301 	and.w	r3, r3, #1
 8005044:	2b00      	cmp	r3, #0
 8005046:	d018      	beq.n	800507a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	015a      	lsls	r2, r3, #5
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	4413      	add	r3, r2
 8005050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800505a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800505e:	d106      	bne.n	800506e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	4619      	mov	r1, r3
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f8f0 	bl	800524c <HCD_HC_IN_IRQHandler>
 800506c:	e005      	b.n	800507a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	b2db      	uxtb	r3, r3
 8005072:	4619      	mov	r1, r3
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 fd24 	bl	8005ac2 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	3301      	adds	r3, #1
 800507e:	617b      	str	r3, [r7, #20]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	429a      	cmp	r2, r3
 8005088:	d3d4      	bcc.n	8005034 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005092:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f005 f829 	bl	800a0f0 <USB_ReadInterrupts>
 800509e:	4603      	mov	r3, r0
 80050a0:	f003 0310 	and.w	r3, r3, #16
 80050a4:	2b10      	cmp	r3, #16
 80050a6:	d101      	bne.n	80050ac <HAL_HCD_IRQHandler+0x1e8>
 80050a8:	2301      	movs	r3, #1
 80050aa:	e000      	b.n	80050ae <HAL_HCD_IRQHandler+0x1ea>
 80050ac:	2300      	movs	r3, #0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d014      	beq.n	80050dc <HAL_HCD_IRQHandler+0x218>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	699a      	ldr	r2, [r3, #24]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0210 	bic.w	r2, r2, #16
 80050c0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 ffd3 	bl	800606e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0210 	orr.w	r2, r2, #16
 80050d6:	619a      	str	r2, [r3, #24]
 80050d8:	e000      	b.n	80050dc <HAL_HCD_IRQHandler+0x218>
      return;
 80050da:	bf00      	nop
    }
  }
}
 80050dc:	3718      	adds	r7, #24
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}

080050e2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b082      	sub	sp, #8
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d101      	bne.n	80050f8 <HAL_HCD_Start+0x16>
 80050f4:	2302      	movs	r3, #2
 80050f6:	e013      	b.n	8005120 <HAL_HCD_Start+0x3e>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2101      	movs	r1, #1
 8005106:	4618      	mov	r0, r3
 8005108:	f005 f951 	bl	800a3ae <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f004 fe88 	bl	8009e26 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8005136:	2b01      	cmp	r3, #1
 8005138:	d101      	bne.n	800513e <HAL_HCD_Stop+0x16>
 800513a:	2302      	movs	r3, #2
 800513c:	e00d      	b.n	800515a <HAL_HCD_Stop+0x32>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  (void)USB_StopHost(hhcd->Instance);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f005 fcc5 	bl	800aada <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b082      	sub	sp, #8
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f005 f8f3 	bl	800a35a <USB_ResetPort>
 8005174:	4603      	mov	r3, r0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3708      	adds	r7, #8
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800517e:	b480      	push	{r7}
 8005180:	b083      	sub	sp, #12
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
 8005186:	460b      	mov	r3, r1
 8005188:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800518a:	78fa      	ldrb	r2, [r7, #3]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	4413      	add	r3, r2
 8005194:	011b      	lsls	r3, r3, #4
 8005196:	440b      	add	r3, r1
 8005198:	3364      	adds	r3, #100	; 0x64
 800519a:	781b      	ldrb	r3, [r3, #0]
}
 800519c:	4618      	mov	r0, r3
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80051b4:	78fa      	ldrb	r2, [r7, #3]
 80051b6:	6879      	ldr	r1, [r7, #4]
 80051b8:	4613      	mov	r3, r2
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4413      	add	r3, r2
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	440b      	add	r3, r1
 80051c2:	3354      	adds	r3, #84	; 0x54
 80051c4:	681b      	ldr	r3, [r3, #0]
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b082      	sub	sp, #8
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f005 f935 	bl	800a44e <USB_GetCurrentFrame>
 80051e4:	4603      	mov	r3, r0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b082      	sub	sp, #8
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f005 f910 	bl	800a420 <USB_GetHostSpeed>
 8005200:	4603      	mov	r3, r0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800520a:	b480      	push	{r7}
 800520c:	b083      	sub	sp, #12
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	460b      	mov	r3, r1
 8005214:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8005216:	78fa      	ldrb	r2, [r7, #3]
 8005218:	6879      	ldr	r1, [r7, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	4413      	add	r3, r2
 8005220:	011b      	lsls	r3, r3, #4
 8005222:	440b      	add	r3, r1
 8005224:	333f      	adds	r3, #63	; 0x3f
 8005226:	2200      	movs	r2, #0
 8005228:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800522a:	78fa      	ldrb	r2, [r7, #3]
 800522c:	6879      	ldr	r1, [r7, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	4413      	add	r3, r2
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	440b      	add	r3, r1
 8005238:	333e      	adds	r3, #62	; 0x3e
 800523a:	2200      	movs	r2, #0
 800523c:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	460b      	mov	r3, r1
 8005256:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	78fa      	ldrb	r2, [r7, #3]
 8005268:	4611      	mov	r1, r2
 800526a:	4618      	mov	r0, r3
 800526c:	f004 ff53 	bl	800a116 <USB_ReadChInterrupts>
 8005270:	4603      	mov	r3, r0
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b04      	cmp	r3, #4
 8005278:	d11a      	bne.n	80052b0 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800527a:	78fb      	ldrb	r3, [r7, #3]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	4413      	add	r3, r2
 8005282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005286:	461a      	mov	r2, r3
 8005288:	2304      	movs	r3, #4
 800528a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800528c:	78fa      	ldrb	r2, [r7, #3]
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	4613      	mov	r3, r2
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	4413      	add	r3, r2
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	440b      	add	r3, r1
 800529a:	3365      	adds	r3, #101	; 0x65
 800529c:	2207      	movs	r2, #7
 800529e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	78fa      	ldrb	r2, [r7, #3]
 80052a6:	4611      	mov	r1, r2
 80052a8:	4618      	mov	r0, r3
 80052aa:	f005 faf6 	bl	800a89a <USB_HC_Halt>
 80052ae:	e09e      	b.n	80053ee <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	78fa      	ldrb	r2, [r7, #3]
 80052b6:	4611      	mov	r1, r2
 80052b8:	4618      	mov	r0, r3
 80052ba:	f004 ff2c 	bl	800a116 <USB_ReadChInterrupts>
 80052be:	4603      	mov	r3, r0
 80052c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052c8:	d11b      	bne.n	8005302 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80052ca:	78fb      	ldrb	r3, [r7, #3]
 80052cc:	015a      	lsls	r2, r3, #5
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	4413      	add	r3, r2
 80052d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052d6:	461a      	mov	r2, r3
 80052d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	4613      	mov	r3, r2
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	4413      	add	r3, r2
 80052e8:	011b      	lsls	r3, r3, #4
 80052ea:	440b      	add	r3, r1
 80052ec:	3365      	adds	r3, #101	; 0x65
 80052ee:	2208      	movs	r2, #8
 80052f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	78fa      	ldrb	r2, [r7, #3]
 80052f8:	4611      	mov	r1, r2
 80052fa:	4618      	mov	r0, r3
 80052fc:	f005 facd 	bl	800a89a <USB_HC_Halt>
 8005300:	e075      	b.n	80053ee <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	78fa      	ldrb	r2, [r7, #3]
 8005308:	4611      	mov	r1, r2
 800530a:	4618      	mov	r0, r3
 800530c:	f004 ff03 	bl	800a116 <USB_ReadChInterrupts>
 8005310:	4603      	mov	r3, r0
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b08      	cmp	r3, #8
 8005318:	d11a      	bne.n	8005350 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800531a:	78fb      	ldrb	r3, [r7, #3]
 800531c:	015a      	lsls	r2, r3, #5
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4413      	add	r3, r2
 8005322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005326:	461a      	mov	r2, r3
 8005328:	2308      	movs	r3, #8
 800532a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800532c:	78fa      	ldrb	r2, [r7, #3]
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	4613      	mov	r3, r2
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	4413      	add	r3, r2
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	440b      	add	r3, r1
 800533a:	3365      	adds	r3, #101	; 0x65
 800533c:	2206      	movs	r2, #6
 800533e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	78fa      	ldrb	r2, [r7, #3]
 8005346:	4611      	mov	r1, r2
 8005348:	4618      	mov	r0, r3
 800534a:	f005 faa6 	bl	800a89a <USB_HC_Halt>
 800534e:	e04e      	b.n	80053ee <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	78fa      	ldrb	r2, [r7, #3]
 8005356:	4611      	mov	r1, r2
 8005358:	4618      	mov	r0, r3
 800535a:	f004 fedc 	bl	800a116 <USB_ReadChInterrupts>
 800535e:	4603      	mov	r3, r0
 8005360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005368:	d11b      	bne.n	80053a2 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800536a:	78fb      	ldrb	r3, [r7, #3]
 800536c:	015a      	lsls	r2, r3, #5
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	4413      	add	r3, r2
 8005372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005376:	461a      	mov	r2, r3
 8005378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800537c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800537e:	78fa      	ldrb	r2, [r7, #3]
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	4613      	mov	r3, r2
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	4413      	add	r3, r2
 8005388:	011b      	lsls	r3, r3, #4
 800538a:	440b      	add	r3, r1
 800538c:	3365      	adds	r3, #101	; 0x65
 800538e:	2209      	movs	r2, #9
 8005390:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	78fa      	ldrb	r2, [r7, #3]
 8005398:	4611      	mov	r1, r2
 800539a:	4618      	mov	r0, r3
 800539c:	f005 fa7d 	bl	800a89a <USB_HC_Halt>
 80053a0:	e025      	b.n	80053ee <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	78fa      	ldrb	r2, [r7, #3]
 80053a8:	4611      	mov	r1, r2
 80053aa:	4618      	mov	r0, r3
 80053ac:	f004 feb3 	bl	800a116 <USB_ReadChInterrupts>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b6:	2b80      	cmp	r3, #128	; 0x80
 80053b8:	d119      	bne.n	80053ee <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80053ba:	78fb      	ldrb	r3, [r7, #3]
 80053bc:	015a      	lsls	r2, r3, #5
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	4413      	add	r3, r2
 80053c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053c6:	461a      	mov	r2, r3
 80053c8:	2380      	movs	r3, #128	; 0x80
 80053ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80053cc:	78fa      	ldrb	r2, [r7, #3]
 80053ce:	6879      	ldr	r1, [r7, #4]
 80053d0:	4613      	mov	r3, r2
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	4413      	add	r3, r2
 80053d6:	011b      	lsls	r3, r3, #4
 80053d8:	440b      	add	r3, r1
 80053da:	3365      	adds	r3, #101	; 0x65
 80053dc:	2207      	movs	r2, #7
 80053de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	78fa      	ldrb	r2, [r7, #3]
 80053e6:	4611      	mov	r1, r2
 80053e8:	4618      	mov	r0, r3
 80053ea:	f005 fa56 	bl	800a89a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	78fa      	ldrb	r2, [r7, #3]
 80053f4:	4611      	mov	r1, r2
 80053f6:	4618      	mov	r0, r3
 80053f8:	f004 fe8d 	bl	800a116 <USB_ReadChInterrupts>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005402:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005406:	d111      	bne.n	800542c <HCD_HC_IN_IRQHandler+0x1e0>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	78fa      	ldrb	r2, [r7, #3]
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f005 fa42 	bl	800a89a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005416:	78fb      	ldrb	r3, [r7, #3]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	4413      	add	r3, r2
 800541e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005422:	461a      	mov	r2, r3
 8005424:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005428:	6093      	str	r3, [r2, #8]
 800542a:	e347      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	78fa      	ldrb	r2, [r7, #3]
 8005432:	4611      	mov	r1, r2
 8005434:	4618      	mov	r0, r3
 8005436:	f004 fe6e 	bl	800a116 <USB_ReadChInterrupts>
 800543a:	4603      	mov	r3, r0
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b01      	cmp	r3, #1
 8005442:	f040 80d8 	bne.w	80055f6 <HCD_HC_IN_IRQHandler+0x3aa>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8005446:	78fa      	ldrb	r2, [r7, #3]
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	4613      	mov	r3, r2
 800544c:	005b      	lsls	r3, r3, #1
 800544e:	4413      	add	r3, r2
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	440b      	add	r3, r1
 8005454:	3365      	adds	r3, #101	; 0x65
 8005456:	2201      	movs	r2, #1
 8005458:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800545a:	78fa      	ldrb	r2, [r7, #3]
 800545c:	6879      	ldr	r1, [r7, #4]
 800545e:	4613      	mov	r3, r2
 8005460:	005b      	lsls	r3, r3, #1
 8005462:	4413      	add	r3, r2
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	440b      	add	r3, r1
 8005468:	3360      	adds	r3, #96	; 0x60
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800546e:	78fb      	ldrb	r3, [r7, #3]
 8005470:	015a      	lsls	r2, r3, #5
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	4413      	add	r3, r2
 8005476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800547a:	461a      	mov	r2, r3
 800547c:	2301      	movs	r3, #1
 800547e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005480:	78fa      	ldrb	r2, [r7, #3]
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	005b      	lsls	r3, r3, #1
 8005488:	4413      	add	r3, r2
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	440b      	add	r3, r1
 800548e:	3340      	adds	r3, #64	; 0x40
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <HCD_HC_IN_IRQHandler+0x260>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005496:	78fa      	ldrb	r2, [r7, #3]
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	4413      	add	r3, r2
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	440b      	add	r3, r1
 80054a4:	3340      	adds	r3, #64	; 0x40
 80054a6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d110      	bne.n	80054ce <HCD_HC_IN_IRQHandler+0x282>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	78fa      	ldrb	r2, [r7, #3]
 80054b2:	4611      	mov	r1, r2
 80054b4:	4618      	mov	r0, r3
 80054b6:	f005 f9f0 	bl	800a89a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80054ba:	78fb      	ldrb	r3, [r7, #3]
 80054bc:	015a      	lsls	r2, r3, #5
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	4413      	add	r3, r2
 80054c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054c6:	461a      	mov	r2, r3
 80054c8:	2310      	movs	r3, #16
 80054ca:	6093      	str	r3, [r2, #8]
 80054cc:	e03d      	b.n	800554a <HCD_HC_IN_IRQHandler+0x2fe>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80054ce:	78fa      	ldrb	r2, [r7, #3]
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	005b      	lsls	r3, r3, #1
 80054d6:	4413      	add	r3, r2
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	440b      	add	r3, r1
 80054dc:	3340      	adds	r3, #64	; 0x40
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d00a      	beq.n	80054fa <HCD_HC_IN_IRQHandler+0x2ae>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80054e4:	78fa      	ldrb	r2, [r7, #3]
 80054e6:	6879      	ldr	r1, [r7, #4]
 80054e8:	4613      	mov	r3, r2
 80054ea:	005b      	lsls	r3, r3, #1
 80054ec:	4413      	add	r3, r2
 80054ee:	011b      	lsls	r3, r3, #4
 80054f0:	440b      	add	r3, r1
 80054f2:	3340      	adds	r3, #64	; 0x40
 80054f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d127      	bne.n	800554a <HCD_HC_IN_IRQHandler+0x2fe>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80054fa:	78fb      	ldrb	r3, [r7, #3]
 80054fc:	015a      	lsls	r2, r3, #5
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	4413      	add	r3, r2
 8005502:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	78fa      	ldrb	r2, [r7, #3]
 800550a:	0151      	lsls	r1, r2, #5
 800550c:	693a      	ldr	r2, [r7, #16]
 800550e:	440a      	add	r2, r1
 8005510:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005514:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005518:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800551a:	78fa      	ldrb	r2, [r7, #3]
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	4613      	mov	r3, r2
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	4413      	add	r3, r2
 8005524:	011b      	lsls	r3, r3, #4
 8005526:	440b      	add	r3, r1
 8005528:	3364      	adds	r3, #100	; 0x64
 800552a:	2201      	movs	r2, #1
 800552c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800552e:	78fa      	ldrb	r2, [r7, #3]
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	4613      	mov	r3, r2
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	4413      	add	r3, r2
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	440b      	add	r3, r1
 800553c:	3364      	adds	r3, #100	; 0x64
 800553e:	781a      	ldrb	r2, [r3, #0]
 8005540:	78fb      	ldrb	r3, [r7, #3]
 8005542:	4619      	mov	r1, r3
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f007 fcd9 	bl	800cefc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d13a      	bne.n	80055c8 <HCD_HC_IN_IRQHandler+0x37c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005552:	78fa      	ldrb	r2, [r7, #3]
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	4613      	mov	r3, r2
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	4413      	add	r3, r2
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	440b      	add	r3, r1
 8005560:	3354      	adds	r3, #84	; 0x54
 8005562:	6819      	ldr	r1, [r3, #0]
 8005564:	78fa      	ldrb	r2, [r7, #3]
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	4613      	mov	r3, r2
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	4413      	add	r3, r2
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	4403      	add	r3, r0
 8005572:	3342      	adds	r3, #66	; 0x42
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	440b      	add	r3, r1
 8005578:	1e59      	subs	r1, r3, #1
 800557a:	78fa      	ldrb	r2, [r7, #3]
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	4413      	add	r3, r2
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	4403      	add	r3, r0
 8005588:	3342      	adds	r3, #66	; 0x42
 800558a:	881b      	ldrh	r3, [r3, #0]
 800558c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 8291 	beq.w	8005abc <HCD_HC_IN_IRQHandler+0x870>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800559a:	78fa      	ldrb	r2, [r7, #3]
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	4613      	mov	r3, r2
 80055a0:	005b      	lsls	r3, r3, #1
 80055a2:	4413      	add	r3, r2
 80055a4:	011b      	lsls	r3, r3, #4
 80055a6:	440b      	add	r3, r1
 80055a8:	3358      	adds	r3, #88	; 0x58
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	78fa      	ldrb	r2, [r7, #3]
 80055ae:	f083 0301 	eor.w	r3, r3, #1
 80055b2:	b2d8      	uxtb	r0, r3
 80055b4:	6879      	ldr	r1, [r7, #4]
 80055b6:	4613      	mov	r3, r2
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	4413      	add	r3, r2
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	440b      	add	r3, r1
 80055c0:	3358      	adds	r3, #88	; 0x58
 80055c2:	4602      	mov	r2, r0
 80055c4:	701a      	strb	r2, [r3, #0]
 80055c6:	e279      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80055c8:	78fa      	ldrb	r2, [r7, #3]
 80055ca:	6879      	ldr	r1, [r7, #4]
 80055cc:	4613      	mov	r3, r2
 80055ce:	005b      	lsls	r3, r3, #1
 80055d0:	4413      	add	r3, r2
 80055d2:	011b      	lsls	r3, r3, #4
 80055d4:	440b      	add	r3, r1
 80055d6:	3358      	adds	r3, #88	; 0x58
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	78fa      	ldrb	r2, [r7, #3]
 80055dc:	f083 0301 	eor.w	r3, r3, #1
 80055e0:	b2d8      	uxtb	r0, r3
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	4613      	mov	r3, r2
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	4413      	add	r3, r2
 80055ea:	011b      	lsls	r3, r3, #4
 80055ec:	440b      	add	r3, r1
 80055ee:	3358      	adds	r3, #88	; 0x58
 80055f0:	4602      	mov	r2, r0
 80055f2:	701a      	strb	r2, [r3, #0]
 80055f4:	e262      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	78fa      	ldrb	r2, [r7, #3]
 80055fc:	4611      	mov	r1, r2
 80055fe:	4618      	mov	r0, r3
 8005600:	f004 fd89 	bl	800a116 <USB_ReadChInterrupts>
 8005604:	4603      	mov	r3, r0
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	d109      	bne.n	8005622 <HCD_HC_IN_IRQHandler+0x3d6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800560e:	78fb      	ldrb	r3, [r7, #3]
 8005610:	015a      	lsls	r2, r3, #5
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	4413      	add	r3, r2
 8005616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800561a:	461a      	mov	r2, r3
 800561c:	2320      	movs	r3, #32
 800561e:	6093      	str	r3, [r2, #8]
 8005620:	e24c      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	78fa      	ldrb	r2, [r7, #3]
 8005628:	4611      	mov	r1, r2
 800562a:	4618      	mov	r0, r3
 800562c:	f004 fd73 	bl	800a116 <USB_ReadChInterrupts>
 8005630:	4603      	mov	r3, r0
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b02      	cmp	r3, #2
 8005638:	f040 81a0 	bne.w	800597c <HCD_HC_IN_IRQHandler+0x730>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	015a      	lsls	r2, r3, #5
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4413      	add	r3, r2
 8005644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005648:	461a      	mov	r2, r3
 800564a:	2302      	movs	r3, #2
 800564c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800564e:	78fa      	ldrb	r2, [r7, #3]
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	005b      	lsls	r3, r3, #1
 8005656:	4413      	add	r3, r2
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	440b      	add	r3, r1
 800565c:	3365      	adds	r3, #101	; 0x65
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d114      	bne.n	800568e <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005664:	78fa      	ldrb	r2, [r7, #3]
 8005666:	6879      	ldr	r1, [r7, #4]
 8005668:	4613      	mov	r3, r2
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	4413      	add	r3, r2
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	440b      	add	r3, r1
 8005672:	3365      	adds	r3, #101	; 0x65
 8005674:	2202      	movs	r2, #2
 8005676:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005678:	78fa      	ldrb	r2, [r7, #3]
 800567a:	6879      	ldr	r1, [r7, #4]
 800567c:	4613      	mov	r3, r2
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	4413      	add	r3, r2
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	440b      	add	r3, r1
 8005686:	3364      	adds	r3, #100	; 0x64
 8005688:	2201      	movs	r2, #1
 800568a:	701a      	strb	r2, [r3, #0]
 800568c:	e167      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800568e:	78fa      	ldrb	r2, [r7, #3]
 8005690:	6879      	ldr	r1, [r7, #4]
 8005692:	4613      	mov	r3, r2
 8005694:	005b      	lsls	r3, r3, #1
 8005696:	4413      	add	r3, r2
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	440b      	add	r3, r1
 800569c:	3365      	adds	r3, #101	; 0x65
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	2b06      	cmp	r3, #6
 80056a2:	d114      	bne.n	80056ce <HCD_HC_IN_IRQHandler+0x482>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80056a4:	78fa      	ldrb	r2, [r7, #3]
 80056a6:	6879      	ldr	r1, [r7, #4]
 80056a8:	4613      	mov	r3, r2
 80056aa:	005b      	lsls	r3, r3, #1
 80056ac:	4413      	add	r3, r2
 80056ae:	011b      	lsls	r3, r3, #4
 80056b0:	440b      	add	r3, r1
 80056b2:	3365      	adds	r3, #101	; 0x65
 80056b4:	2202      	movs	r2, #2
 80056b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80056b8:	78fa      	ldrb	r2, [r7, #3]
 80056ba:	6879      	ldr	r1, [r7, #4]
 80056bc:	4613      	mov	r3, r2
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	4413      	add	r3, r2
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	440b      	add	r3, r1
 80056c6:	3364      	adds	r3, #100	; 0x64
 80056c8:	2205      	movs	r2, #5
 80056ca:	701a      	strb	r2, [r3, #0]
 80056cc:	e147      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80056ce:	78fa      	ldrb	r2, [r7, #3]
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	4613      	mov	r3, r2
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	4413      	add	r3, r2
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	440b      	add	r3, r1
 80056dc:	3365      	adds	r3, #101	; 0x65
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	2b07      	cmp	r3, #7
 80056e2:	d00a      	beq.n	80056fa <HCD_HC_IN_IRQHandler+0x4ae>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80056e4:	78fa      	ldrb	r2, [r7, #3]
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	4613      	mov	r3, r2
 80056ea:	005b      	lsls	r3, r3, #1
 80056ec:	4413      	add	r3, r2
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	440b      	add	r3, r1
 80056f2:	3365      	adds	r3, #101	; 0x65
 80056f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80056f6:	2b09      	cmp	r3, #9
 80056f8:	d176      	bne.n	80057e8 <HCD_HC_IN_IRQHandler+0x59c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80056fa:	78fa      	ldrb	r2, [r7, #3]
 80056fc:	6879      	ldr	r1, [r7, #4]
 80056fe:	4613      	mov	r3, r2
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	4413      	add	r3, r2
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	440b      	add	r3, r1
 8005708:	3365      	adds	r3, #101	; 0x65
 800570a:	2202      	movs	r2, #2
 800570c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800570e:	78fa      	ldrb	r2, [r7, #3]
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	4613      	mov	r3, r2
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	4413      	add	r3, r2
 8005718:	011b      	lsls	r3, r3, #4
 800571a:	440b      	add	r3, r1
 800571c:	3360      	adds	r3, #96	; 0x60
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	1c59      	adds	r1, r3, #1
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	4613      	mov	r3, r2
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	4413      	add	r3, r2
 800572a:	011b      	lsls	r3, r3, #4
 800572c:	4403      	add	r3, r0
 800572e:	3360      	adds	r3, #96	; 0x60
 8005730:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005732:	78fa      	ldrb	r2, [r7, #3]
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	4413      	add	r3, r2
 800573c:	011b      	lsls	r3, r3, #4
 800573e:	440b      	add	r3, r1
 8005740:	3360      	adds	r3, #96	; 0x60
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b02      	cmp	r3, #2
 8005746:	d914      	bls.n	8005772 <HCD_HC_IN_IRQHandler+0x526>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005748:	78fa      	ldrb	r2, [r7, #3]
 800574a:	6879      	ldr	r1, [r7, #4]
 800574c:	4613      	mov	r3, r2
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	4413      	add	r3, r2
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	440b      	add	r3, r1
 8005756:	3360      	adds	r3, #96	; 0x60
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800575c:	78fa      	ldrb	r2, [r7, #3]
 800575e:	6879      	ldr	r1, [r7, #4]
 8005760:	4613      	mov	r3, r2
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	4413      	add	r3, r2
 8005766:	011b      	lsls	r3, r3, #4
 8005768:	440b      	add	r3, r1
 800576a:	3364      	adds	r3, #100	; 0x64
 800576c:	2204      	movs	r2, #4
 800576e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005770:	e0f4      	b.n	800595c <HCD_HC_IN_IRQHandler+0x710>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005772:	78fa      	ldrb	r2, [r7, #3]
 8005774:	6879      	ldr	r1, [r7, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	4413      	add	r3, r2
 800577c:	011b      	lsls	r3, r3, #4
 800577e:	440b      	add	r3, r1
 8005780:	3364      	adds	r3, #100	; 0x64
 8005782:	2202      	movs	r2, #2
 8005784:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005786:	78fa      	ldrb	r2, [r7, #3]
 8005788:	6879      	ldr	r1, [r7, #4]
 800578a:	4613      	mov	r3, r2
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	4413      	add	r3, r2
 8005790:	011b      	lsls	r3, r3, #4
 8005792:	440b      	add	r3, r1
 8005794:	3340      	adds	r3, #64	; 0x40
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00b      	beq.n	80057b4 <HCD_HC_IN_IRQHandler+0x568>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800579c:	78fa      	ldrb	r2, [r7, #3]
 800579e:	6879      	ldr	r1, [r7, #4]
 80057a0:	4613      	mov	r3, r2
 80057a2:	005b      	lsls	r3, r3, #1
 80057a4:	4413      	add	r3, r2
 80057a6:	011b      	lsls	r3, r3, #4
 80057a8:	440b      	add	r3, r1
 80057aa:	3340      	adds	r3, #64	; 0x40
 80057ac:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	f040 80d4 	bne.w	800595c <HCD_HC_IN_IRQHandler+0x710>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80057b4:	78fb      	ldrb	r3, [r7, #3]
 80057b6:	015a      	lsls	r2, r3, #5
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	4413      	add	r3, r2
 80057bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80057ca:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80057d2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80057d4:	78fb      	ldrb	r3, [r7, #3]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057e0:	461a      	mov	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80057e6:	e0b9      	b.n	800595c <HCD_HC_IN_IRQHandler+0x710>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80057e8:	78fa      	ldrb	r2, [r7, #3]
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	4613      	mov	r3, r2
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	4413      	add	r3, r2
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	440b      	add	r3, r1
 80057f6:	3365      	adds	r3, #101	; 0x65
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	2b05      	cmp	r3, #5
 80057fc:	d10a      	bne.n	8005814 <HCD_HC_IN_IRQHandler+0x5c8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80057fe:	78fa      	ldrb	r2, [r7, #3]
 8005800:	6879      	ldr	r1, [r7, #4]
 8005802:	4613      	mov	r3, r2
 8005804:	005b      	lsls	r3, r3, #1
 8005806:	4413      	add	r3, r2
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	440b      	add	r3, r1
 800580c:	3365      	adds	r3, #101	; 0x65
 800580e:	2202      	movs	r2, #2
 8005810:	701a      	strb	r2, [r3, #0]
 8005812:	e0a4      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005814:	78fa      	ldrb	r2, [r7, #3]
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	4613      	mov	r3, r2
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	4413      	add	r3, r2
 800581e:	011b      	lsls	r3, r3, #4
 8005820:	440b      	add	r3, r1
 8005822:	3365      	adds	r3, #101	; 0x65
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	2b03      	cmp	r3, #3
 8005828:	d10a      	bne.n	8005840 <HCD_HC_IN_IRQHandler+0x5f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800582a:	78fa      	ldrb	r2, [r7, #3]
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	4613      	mov	r3, r2
 8005830:	005b      	lsls	r3, r3, #1
 8005832:	4413      	add	r3, r2
 8005834:	011b      	lsls	r3, r3, #4
 8005836:	440b      	add	r3, r1
 8005838:	3365      	adds	r3, #101	; 0x65
 800583a:	2202      	movs	r2, #2
 800583c:	701a      	strb	r2, [r3, #0]
 800583e:	e08e      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005840:	78fa      	ldrb	r2, [r7, #3]
 8005842:	6879      	ldr	r1, [r7, #4]
 8005844:	4613      	mov	r3, r2
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	4413      	add	r3, r2
 800584a:	011b      	lsls	r3, r3, #4
 800584c:	440b      	add	r3, r1
 800584e:	3365      	adds	r3, #101	; 0x65
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	2b04      	cmp	r3, #4
 8005854:	d143      	bne.n	80058de <HCD_HC_IN_IRQHandler+0x692>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005856:	78fa      	ldrb	r2, [r7, #3]
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	4413      	add	r3, r2
 8005860:	011b      	lsls	r3, r3, #4
 8005862:	440b      	add	r3, r1
 8005864:	3365      	adds	r3, #101	; 0x65
 8005866:	2202      	movs	r2, #2
 8005868:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800586a:	78fa      	ldrb	r2, [r7, #3]
 800586c:	6879      	ldr	r1, [r7, #4]
 800586e:	4613      	mov	r3, r2
 8005870:	005b      	lsls	r3, r3, #1
 8005872:	4413      	add	r3, r2
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	440b      	add	r3, r1
 8005878:	3364      	adds	r3, #100	; 0x64
 800587a:	2202      	movs	r2, #2
 800587c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800587e:	78fa      	ldrb	r2, [r7, #3]
 8005880:	6879      	ldr	r1, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	005b      	lsls	r3, r3, #1
 8005886:	4413      	add	r3, r2
 8005888:	011b      	lsls	r3, r3, #4
 800588a:	440b      	add	r3, r1
 800588c:	3340      	adds	r3, #64	; 0x40
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00a      	beq.n	80058aa <HCD_HC_IN_IRQHandler+0x65e>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005894:	78fa      	ldrb	r2, [r7, #3]
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	4613      	mov	r3, r2
 800589a:	005b      	lsls	r3, r3, #1
 800589c:	4413      	add	r3, r2
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	440b      	add	r3, r1
 80058a2:	3340      	adds	r3, #64	; 0x40
 80058a4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d159      	bne.n	800595e <HCD_HC_IN_IRQHandler+0x712>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80058aa:	78fb      	ldrb	r3, [r7, #3]
 80058ac:	015a      	lsls	r2, r3, #5
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	4413      	add	r3, r2
 80058b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80058c0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80058c8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80058ca:	78fb      	ldrb	r3, [r7, #3]
 80058cc:	015a      	lsls	r2, r3, #5
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	4413      	add	r3, r2
 80058d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d6:	461a      	mov	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6013      	str	r3, [r2, #0]
 80058dc:	e03f      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80058de:	78fa      	ldrb	r2, [r7, #3]
 80058e0:	6879      	ldr	r1, [r7, #4]
 80058e2:	4613      	mov	r3, r2
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	4413      	add	r3, r2
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	440b      	add	r3, r1
 80058ec:	3365      	adds	r3, #101	; 0x65
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d126      	bne.n	8005942 <HCD_HC_IN_IRQHandler+0x6f6>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058f4:	78fa      	ldrb	r2, [r7, #3]
 80058f6:	6879      	ldr	r1, [r7, #4]
 80058f8:	4613      	mov	r3, r2
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	4413      	add	r3, r2
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	440b      	add	r3, r1
 8005902:	3365      	adds	r3, #101	; 0x65
 8005904:	2202      	movs	r2, #2
 8005906:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005908:	78fa      	ldrb	r2, [r7, #3]
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	4613      	mov	r3, r2
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	4413      	add	r3, r2
 8005912:	011b      	lsls	r3, r3, #4
 8005914:	440b      	add	r3, r1
 8005916:	3360      	adds	r3, #96	; 0x60
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	1c59      	adds	r1, r3, #1
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	4613      	mov	r3, r2
 8005920:	005b      	lsls	r3, r3, #1
 8005922:	4413      	add	r3, r2
 8005924:	011b      	lsls	r3, r3, #4
 8005926:	4403      	add	r3, r0
 8005928:	3360      	adds	r3, #96	; 0x60
 800592a:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800592c:	78fa      	ldrb	r2, [r7, #3]
 800592e:	6879      	ldr	r1, [r7, #4]
 8005930:	4613      	mov	r3, r2
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	4413      	add	r3, r2
 8005936:	011b      	lsls	r3, r3, #4
 8005938:	440b      	add	r3, r1
 800593a:	3364      	adds	r3, #100	; 0x64
 800593c:	2204      	movs	r2, #4
 800593e:	701a      	strb	r2, [r3, #0]
 8005940:	e00d      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8005942:	78fa      	ldrb	r2, [r7, #3]
 8005944:	6879      	ldr	r1, [r7, #4]
 8005946:	4613      	mov	r3, r2
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	4413      	add	r3, r2
 800594c:	011b      	lsls	r3, r3, #4
 800594e:	440b      	add	r3, r1
 8005950:	3365      	adds	r3, #101	; 0x65
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b02      	cmp	r3, #2
 8005956:	f000 80b0 	beq.w	8005aba <HCD_HC_IN_IRQHandler+0x86e>
 800595a:	e000      	b.n	800595e <HCD_HC_IN_IRQHandler+0x712>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800595c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800595e:	78fa      	ldrb	r2, [r7, #3]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	4413      	add	r3, r2
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	440b      	add	r3, r1
 800596c:	3364      	adds	r3, #100	; 0x64
 800596e:	781a      	ldrb	r2, [r3, #0]
 8005970:	78fb      	ldrb	r3, [r7, #3]
 8005972:	4619      	mov	r1, r3
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f007 fac1 	bl	800cefc <HAL_HCD_HC_NotifyURBChange_Callback>
 800597a:	e09f      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	78fa      	ldrb	r2, [r7, #3]
 8005982:	4611      	mov	r1, r2
 8005984:	4618      	mov	r0, r3
 8005986:	f004 fbc6 	bl	800a116 <USB_ReadChInterrupts>
 800598a:	4603      	mov	r3, r0
 800598c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005990:	2b40      	cmp	r3, #64	; 0x40
 8005992:	d124      	bne.n	80059de <HCD_HC_IN_IRQHandler+0x792>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005994:	78fb      	ldrb	r3, [r7, #3]
 8005996:	015a      	lsls	r2, r3, #5
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	4413      	add	r3, r2
 800599c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059a0:	461a      	mov	r2, r3
 80059a2:	2340      	movs	r3, #64	; 0x40
 80059a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80059a6:	78fa      	ldrb	r2, [r7, #3]
 80059a8:	6879      	ldr	r1, [r7, #4]
 80059aa:	4613      	mov	r3, r2
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	4413      	add	r3, r2
 80059b0:	011b      	lsls	r3, r3, #4
 80059b2:	440b      	add	r3, r1
 80059b4:	3365      	adds	r3, #101	; 0x65
 80059b6:	2205      	movs	r2, #5
 80059b8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80059ba:	78fa      	ldrb	r2, [r7, #3]
 80059bc:	6879      	ldr	r1, [r7, #4]
 80059be:	4613      	mov	r3, r2
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	4413      	add	r3, r2
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	440b      	add	r3, r1
 80059c8:	3360      	adds	r3, #96	; 0x60
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	78fa      	ldrb	r2, [r7, #3]
 80059d4:	4611      	mov	r1, r2
 80059d6:	4618      	mov	r0, r3
 80059d8:	f004 ff5f 	bl	800a89a <USB_HC_Halt>
 80059dc:	e06e      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	78fa      	ldrb	r2, [r7, #3]
 80059e4:	4611      	mov	r1, r2
 80059e6:	4618      	mov	r0, r3
 80059e8:	f004 fb95 	bl	800a116 <USB_ReadChInterrupts>
 80059ec:	4603      	mov	r3, r0
 80059ee:	f003 0310 	and.w	r3, r3, #16
 80059f2:	2b10      	cmp	r3, #16
 80059f4:	d162      	bne.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80059f6:	78fa      	ldrb	r2, [r7, #3]
 80059f8:	6879      	ldr	r1, [r7, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	005b      	lsls	r3, r3, #1
 80059fe:	4413      	add	r3, r2
 8005a00:	011b      	lsls	r3, r3, #4
 8005a02:	440b      	add	r3, r1
 8005a04:	3340      	adds	r3, #64	; 0x40
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	2b03      	cmp	r3, #3
 8005a0a:	d11b      	bne.n	8005a44 <HCD_HC_IN_IRQHandler+0x7f8>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005a0c:	78fa      	ldrb	r2, [r7, #3]
 8005a0e:	6879      	ldr	r1, [r7, #4]
 8005a10:	4613      	mov	r3, r2
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	4413      	add	r3, r2
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	440b      	add	r3, r1
 8005a1a:	3360      	adds	r3, #96	; 0x60
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005a20:	78fa      	ldrb	r2, [r7, #3]
 8005a22:	6879      	ldr	r1, [r7, #4]
 8005a24:	4613      	mov	r3, r2
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	4413      	add	r3, r2
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	440b      	add	r3, r1
 8005a2e:	3365      	adds	r3, #101	; 0x65
 8005a30:	2204      	movs	r2, #4
 8005a32:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	78fa      	ldrb	r2, [r7, #3]
 8005a3a:	4611      	mov	r1, r2
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f004 ff2c 	bl	800a89a <USB_HC_Halt>
 8005a42:	e030      	b.n	8005aa6 <HCD_HC_IN_IRQHandler+0x85a>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005a44:	78fa      	ldrb	r2, [r7, #3]
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	005b      	lsls	r3, r3, #1
 8005a4c:	4413      	add	r3, r2
 8005a4e:	011b      	lsls	r3, r3, #4
 8005a50:	440b      	add	r3, r1
 8005a52:	3340      	adds	r3, #64	; 0x40
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00a      	beq.n	8005a70 <HCD_HC_IN_IRQHandler+0x824>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005a5a:	78fa      	ldrb	r2, [r7, #3]
 8005a5c:	6879      	ldr	r1, [r7, #4]
 8005a5e:	4613      	mov	r3, r2
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	4413      	add	r3, r2
 8005a64:	011b      	lsls	r3, r3, #4
 8005a66:	440b      	add	r3, r1
 8005a68:	3340      	adds	r3, #64	; 0x40
 8005a6a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d11a      	bne.n	8005aa6 <HCD_HC_IN_IRQHandler+0x85a>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005a70:	78fa      	ldrb	r2, [r7, #3]
 8005a72:	6879      	ldr	r1, [r7, #4]
 8005a74:	4613      	mov	r3, r2
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	4413      	add	r3, r2
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	440b      	add	r3, r1
 8005a7e:	3360      	adds	r3, #96	; 0x60
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005a84:	78fa      	ldrb	r2, [r7, #3]
 8005a86:	6879      	ldr	r1, [r7, #4]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	005b      	lsls	r3, r3, #1
 8005a8c:	4413      	add	r3, r2
 8005a8e:	011b      	lsls	r3, r3, #4
 8005a90:	440b      	add	r3, r1
 8005a92:	3365      	adds	r3, #101	; 0x65
 8005a94:	2204      	movs	r2, #4
 8005a96:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	78fa      	ldrb	r2, [r7, #3]
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f004 fefa 	bl	800a89a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005aa6:	78fb      	ldrb	r3, [r7, #3]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	2310      	movs	r3, #16
 8005ab6:	6093      	str	r3, [r2, #8]
 8005ab8:	e000      	b.n	8005abc <HCD_HC_IN_IRQHandler+0x870>
        return;
 8005aba:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b086      	sub	sp, #24
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
 8005aca:	460b      	mov	r3, r1
 8005acc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	78fa      	ldrb	r2, [r7, #3]
 8005ade:	4611      	mov	r1, r2
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f004 fb18 	bl	800a116 <USB_ReadChInterrupts>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d11a      	bne.n	8005b26 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005af0:	78fb      	ldrb	r3, [r7, #3]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005afc:	461a      	mov	r2, r3
 8005afe:	2304      	movs	r3, #4
 8005b00:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005b02:	78fa      	ldrb	r2, [r7, #3]
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	4613      	mov	r3, r2
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	4413      	add	r3, r2
 8005b0c:	011b      	lsls	r3, r3, #4
 8005b0e:	440b      	add	r3, r1
 8005b10:	3365      	adds	r3, #101	; 0x65
 8005b12:	2207      	movs	r2, #7
 8005b14:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	78fa      	ldrb	r2, [r7, #3]
 8005b1c:	4611      	mov	r1, r2
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f004 febb 	bl	800a89a <USB_HC_Halt>
 8005b24:	e2a0      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	78fa      	ldrb	r2, [r7, #3]
 8005b2c:	4611      	mov	r1, r2
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f004 faf1 	bl	800a116 <USB_ReadChInterrupts>
 8005b34:	4603      	mov	r3, r0
 8005b36:	f003 0320 	and.w	r3, r3, #32
 8005b3a:	2b20      	cmp	r3, #32
 8005b3c:	d109      	bne.n	8005b52 <HCD_HC_OUT_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005b3e:	78fb      	ldrb	r3, [r7, #3]
 8005b40:	015a      	lsls	r2, r3, #5
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	2320      	movs	r3, #32
 8005b4e:	6093      	str	r3, [r2, #8]
 8005b50:	e28a      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	78fa      	ldrb	r2, [r7, #3]
 8005b58:	4611      	mov	r1, r2
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f004 fadb 	bl	800a116 <USB_ReadChInterrupts>
 8005b60:	4603      	mov	r3, r0
 8005b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b6a:	d111      	bne.n	8005b90 <HCD_HC_OUT_IRQHandler+0xce>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005b6c:	78fb      	ldrb	r3, [r7, #3]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b7e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	78fa      	ldrb	r2, [r7, #3]
 8005b86:	4611      	mov	r1, r2
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f004 fe86 	bl	800a89a <USB_HC_Halt>
 8005b8e:	e26b      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	78fa      	ldrb	r2, [r7, #3]
 8005b96:	4611      	mov	r1, r2
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f004 fabc 	bl	800a116 <USB_ReadChInterrupts>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d124      	bne.n	8005bf2 <HCD_HC_OUT_IRQHandler+0x130>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005ba8:	78fa      	ldrb	r2, [r7, #3]
 8005baa:	6879      	ldr	r1, [r7, #4]
 8005bac:	4613      	mov	r3, r2
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	4413      	add	r3, r2
 8005bb2:	011b      	lsls	r3, r3, #4
 8005bb4:	440b      	add	r3, r1
 8005bb6:	3360      	adds	r3, #96	; 0x60
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	015a      	lsls	r2, r3, #5
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc8:	461a      	mov	r2, r3
 8005bca:	2301      	movs	r3, #1
 8005bcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005bce:	78fa      	ldrb	r2, [r7, #3]
 8005bd0:	6879      	ldr	r1, [r7, #4]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	4413      	add	r3, r2
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	440b      	add	r3, r1
 8005bdc:	3365      	adds	r3, #101	; 0x65
 8005bde:	2201      	movs	r2, #1
 8005be0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	78fa      	ldrb	r2, [r7, #3]
 8005be8:	4611      	mov	r1, r2
 8005bea:	4618      	mov	r0, r3
 8005bec:	f004 fe55 	bl	800a89a <USB_HC_Halt>
 8005bf0:	e23a      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	78fa      	ldrb	r2, [r7, #3]
 8005bf8:	4611      	mov	r1, r2
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f004 fa8b 	bl	800a116 <USB_ReadChInterrupts>
 8005c00:	4603      	mov	r3, r0
 8005c02:	f003 0308 	and.w	r3, r3, #8
 8005c06:	2b08      	cmp	r3, #8
 8005c08:	d11a      	bne.n	8005c40 <HCD_HC_OUT_IRQHandler+0x17e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005c0a:	78fb      	ldrb	r3, [r7, #3]
 8005c0c:	015a      	lsls	r2, r3, #5
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4413      	add	r3, r2
 8005c12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c16:	461a      	mov	r2, r3
 8005c18:	2308      	movs	r3, #8
 8005c1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005c1c:	78fa      	ldrb	r2, [r7, #3]
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	4613      	mov	r3, r2
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	4413      	add	r3, r2
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	440b      	add	r3, r1
 8005c2a:	3365      	adds	r3, #101	; 0x65
 8005c2c:	2206      	movs	r2, #6
 8005c2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	78fa      	ldrb	r2, [r7, #3]
 8005c36:	4611      	mov	r1, r2
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f004 fe2e 	bl	800a89a <USB_HC_Halt>
 8005c3e:	e213      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	78fa      	ldrb	r2, [r7, #3]
 8005c46:	4611      	mov	r1, r2
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f004 fa64 	bl	800a116 <USB_ReadChInterrupts>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	f003 0310 	and.w	r3, r3, #16
 8005c54:	2b10      	cmp	r3, #16
 8005c56:	d124      	bne.n	8005ca2 <HCD_HC_OUT_IRQHandler+0x1e0>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005c58:	78fa      	ldrb	r2, [r7, #3]
 8005c5a:	6879      	ldr	r1, [r7, #4]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	005b      	lsls	r3, r3, #1
 8005c60:	4413      	add	r3, r2
 8005c62:	011b      	lsls	r3, r3, #4
 8005c64:	440b      	add	r3, r1
 8005c66:	3360      	adds	r3, #96	; 0x60
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005c6c:	78fa      	ldrb	r2, [r7, #3]
 8005c6e:	6879      	ldr	r1, [r7, #4]
 8005c70:	4613      	mov	r3, r2
 8005c72:	005b      	lsls	r3, r3, #1
 8005c74:	4413      	add	r3, r2
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	440b      	add	r3, r1
 8005c7a:	3365      	adds	r3, #101	; 0x65
 8005c7c:	2204      	movs	r2, #4
 8005c7e:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	78fa      	ldrb	r2, [r7, #3]
 8005c86:	4611      	mov	r1, r2
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f004 fe06 	bl	800a89a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005c8e:	78fb      	ldrb	r3, [r7, #3]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	6093      	str	r3, [r2, #8]
 8005ca0:	e1e2      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	78fa      	ldrb	r2, [r7, #3]
 8005ca8:	4611      	mov	r1, r2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f004 fa33 	bl	800a116 <USB_ReadChInterrupts>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb6:	2b80      	cmp	r3, #128	; 0x80
 8005cb8:	d11a      	bne.n	8005cf0 <HCD_HC_OUT_IRQHandler+0x22e>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8005cba:	78fa      	ldrb	r2, [r7, #3]
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	005b      	lsls	r3, r3, #1
 8005cc2:	4413      	add	r3, r2
 8005cc4:	011b      	lsls	r3, r3, #4
 8005cc6:	440b      	add	r3, r1
 8005cc8:	3365      	adds	r3, #101	; 0x65
 8005cca:	2207      	movs	r2, #7
 8005ccc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	4611      	mov	r1, r2
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f004 fddf 	bl	800a89a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005cdc:	78fb      	ldrb	r3, [r7, #3]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ce8:	461a      	mov	r2, r3
 8005cea:	2380      	movs	r3, #128	; 0x80
 8005cec:	6093      	str	r3, [r2, #8]
 8005cee:	e1bb      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	78fa      	ldrb	r2, [r7, #3]
 8005cf6:	4611      	mov	r1, r2
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f004 fa0c 	bl	800a116 <USB_ReadChInterrupts>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d08:	d11b      	bne.n	8005d42 <HCD_HC_OUT_IRQHandler+0x280>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005d0a:	78fa      	ldrb	r2, [r7, #3]
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	005b      	lsls	r3, r3, #1
 8005d12:	4413      	add	r3, r2
 8005d14:	011b      	lsls	r3, r3, #4
 8005d16:	440b      	add	r3, r1
 8005d18:	3365      	adds	r3, #101	; 0x65
 8005d1a:	2209      	movs	r2, #9
 8005d1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	78fa      	ldrb	r2, [r7, #3]
 8005d24:	4611      	mov	r1, r2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f004 fdb7 	bl	800a89a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005d2c:	78fb      	ldrb	r3, [r7, #3]
 8005d2e:	015a      	lsls	r2, r3, #5
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	4413      	add	r3, r2
 8005d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d38:	461a      	mov	r2, r3
 8005d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d3e:	6093      	str	r3, [r2, #8]
 8005d40:	e192      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	78fa      	ldrb	r2, [r7, #3]
 8005d48:	4611      	mov	r1, r2
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f004 f9e3 	bl	800a116 <USB_ReadChInterrupts>
 8005d50:	4603      	mov	r3, r0
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	f040 8183 	bne.w	8006062 <HCD_HC_OUT_IRQHandler+0x5a0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005d5c:	78fb      	ldrb	r3, [r7, #3]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d68:	461a      	mov	r2, r3
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005d6e:	78fa      	ldrb	r2, [r7, #3]
 8005d70:	6879      	ldr	r1, [r7, #4]
 8005d72:	4613      	mov	r3, r2
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	4413      	add	r3, r2
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	440b      	add	r3, r1
 8005d7c:	3365      	adds	r3, #101	; 0x65
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	f040 8093 	bne.w	8005eac <HCD_HC_OUT_IRQHandler+0x3ea>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d86:	78fa      	ldrb	r2, [r7, #3]
 8005d88:	6879      	ldr	r1, [r7, #4]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	4413      	add	r3, r2
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	440b      	add	r3, r1
 8005d94:	3365      	adds	r3, #101	; 0x65
 8005d96:	2202      	movs	r2, #2
 8005d98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005d9a:	78fa      	ldrb	r2, [r7, #3]
 8005d9c:	6879      	ldr	r1, [r7, #4]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	4413      	add	r3, r2
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	440b      	add	r3, r1
 8005da8:	3364      	adds	r3, #100	; 0x64
 8005daa:	2201      	movs	r2, #1
 8005dac:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005dae:	78fa      	ldrb	r2, [r7, #3]
 8005db0:	6879      	ldr	r1, [r7, #4]
 8005db2:	4613      	mov	r3, r2
 8005db4:	005b      	lsls	r3, r3, #1
 8005db6:	4413      	add	r3, r2
 8005db8:	011b      	lsls	r3, r3, #4
 8005dba:	440b      	add	r3, r1
 8005dbc:	3340      	adds	r3, #64	; 0x40
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d00b      	beq.n	8005ddc <HCD_HC_OUT_IRQHandler+0x31a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005dc4:	78fa      	ldrb	r2, [r7, #3]
 8005dc6:	6879      	ldr	r1, [r7, #4]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	005b      	lsls	r3, r3, #1
 8005dcc:	4413      	add	r3, r2
 8005dce:	011b      	lsls	r3, r3, #4
 8005dd0:	440b      	add	r3, r1
 8005dd2:	3340      	adds	r3, #64	; 0x40
 8005dd4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005dd6:	2b03      	cmp	r3, #3
 8005dd8:	f040 8134 	bne.w	8006044 <HCD_HC_OUT_IRQHandler+0x582>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d115      	bne.n	8005e10 <HCD_HC_OUT_IRQHandler+0x34e>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005de4:	78fa      	ldrb	r2, [r7, #3]
 8005de6:	6879      	ldr	r1, [r7, #4]
 8005de8:	4613      	mov	r3, r2
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	4413      	add	r3, r2
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	440b      	add	r3, r1
 8005df2:	3359      	adds	r3, #89	; 0x59
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	78fa      	ldrb	r2, [r7, #3]
 8005df8:	f083 0301 	eor.w	r3, r3, #1
 8005dfc:	b2d8      	uxtb	r0, r3
 8005dfe:	6879      	ldr	r1, [r7, #4]
 8005e00:	4613      	mov	r3, r2
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	4413      	add	r3, r2
 8005e06:	011b      	lsls	r3, r3, #4
 8005e08:	440b      	add	r3, r1
 8005e0a:	3359      	adds	r3, #89	; 0x59
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	f040 8115 	bne.w	8006044 <HCD_HC_OUT_IRQHandler+0x582>
 8005e1a:	78fa      	ldrb	r2, [r7, #3]
 8005e1c:	6879      	ldr	r1, [r7, #4]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	4413      	add	r3, r2
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	440b      	add	r3, r1
 8005e28:	3350      	adds	r3, #80	; 0x50
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 8109 	beq.w	8006044 <HCD_HC_OUT_IRQHandler+0x582>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005e32:	78fa      	ldrb	r2, [r7, #3]
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	4613      	mov	r3, r2
 8005e38:	005b      	lsls	r3, r3, #1
 8005e3a:	4413      	add	r3, r2
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	440b      	add	r3, r1
 8005e40:	3350      	adds	r3, #80	; 0x50
 8005e42:	6819      	ldr	r1, [r3, #0]
 8005e44:	78fa      	ldrb	r2, [r7, #3]
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	4413      	add	r3, r2
 8005e4e:	011b      	lsls	r3, r3, #4
 8005e50:	4403      	add	r3, r0
 8005e52:	3342      	adds	r3, #66	; 0x42
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	440b      	add	r3, r1
 8005e58:	1e59      	subs	r1, r3, #1
 8005e5a:	78fa      	ldrb	r2, [r7, #3]
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	4413      	add	r3, r2
 8005e64:	011b      	lsls	r3, r3, #4
 8005e66:	4403      	add	r3, r0
 8005e68:	3342      	adds	r3, #66	; 0x42
 8005e6a:	881b      	ldrh	r3, [r3, #0]
 8005e6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e70:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 80e3 	beq.w	8006044 <HCD_HC_OUT_IRQHandler+0x582>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005e7e:	78fa      	ldrb	r2, [r7, #3]
 8005e80:	6879      	ldr	r1, [r7, #4]
 8005e82:	4613      	mov	r3, r2
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	4413      	add	r3, r2
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	440b      	add	r3, r1
 8005e8c:	3359      	adds	r3, #89	; 0x59
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	78fa      	ldrb	r2, [r7, #3]
 8005e92:	f083 0301 	eor.w	r3, r3, #1
 8005e96:	b2d8      	uxtb	r0, r3
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	4413      	add	r3, r2
 8005ea0:	011b      	lsls	r3, r3, #4
 8005ea2:	440b      	add	r3, r1
 8005ea4:	3359      	adds	r3, #89	; 0x59
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	701a      	strb	r2, [r3, #0]
 8005eaa:	e0cb      	b.n	8006044 <HCD_HC_OUT_IRQHandler+0x582>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005eac:	78fa      	ldrb	r2, [r7, #3]
 8005eae:	6879      	ldr	r1, [r7, #4]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	4413      	add	r3, r2
 8005eb6:	011b      	lsls	r3, r3, #4
 8005eb8:	440b      	add	r3, r1
 8005eba:	3365      	adds	r3, #101	; 0x65
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	2b03      	cmp	r3, #3
 8005ec0:	d10a      	bne.n	8005ed8 <HCD_HC_OUT_IRQHandler+0x416>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005ec2:	78fa      	ldrb	r2, [r7, #3]
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	4413      	add	r3, r2
 8005ecc:	011b      	lsls	r3, r3, #4
 8005ece:	440b      	add	r3, r1
 8005ed0:	3365      	adds	r3, #101	; 0x65
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	701a      	strb	r2, [r3, #0]
 8005ed6:	e0b5      	b.n	8006044 <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005ed8:	78fa      	ldrb	r2, [r7, #3]
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	4613      	mov	r3, r2
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	4413      	add	r3, r2
 8005ee2:	011b      	lsls	r3, r3, #4
 8005ee4:	440b      	add	r3, r1
 8005ee6:	3365      	adds	r3, #101	; 0x65
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	2b04      	cmp	r3, #4
 8005eec:	d114      	bne.n	8005f18 <HCD_HC_OUT_IRQHandler+0x456>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005eee:	78fa      	ldrb	r2, [r7, #3]
 8005ef0:	6879      	ldr	r1, [r7, #4]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	4413      	add	r3, r2
 8005ef8:	011b      	lsls	r3, r3, #4
 8005efa:	440b      	add	r3, r1
 8005efc:	3365      	adds	r3, #101	; 0x65
 8005efe:	2202      	movs	r2, #2
 8005f00:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005f02:	78fa      	ldrb	r2, [r7, #3]
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	4613      	mov	r3, r2
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	4413      	add	r3, r2
 8005f0c:	011b      	lsls	r3, r3, #4
 8005f0e:	440b      	add	r3, r1
 8005f10:	3364      	adds	r3, #100	; 0x64
 8005f12:	2202      	movs	r2, #2
 8005f14:	701a      	strb	r2, [r3, #0]
 8005f16:	e095      	b.n	8006044 <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005f18:	78fa      	ldrb	r2, [r7, #3]
 8005f1a:	6879      	ldr	r1, [r7, #4]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	4413      	add	r3, r2
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	440b      	add	r3, r1
 8005f26:	3365      	adds	r3, #101	; 0x65
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	2b06      	cmp	r3, #6
 8005f2c:	d114      	bne.n	8005f58 <HCD_HC_OUT_IRQHandler+0x496>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f2e:	78fa      	ldrb	r2, [r7, #3]
 8005f30:	6879      	ldr	r1, [r7, #4]
 8005f32:	4613      	mov	r3, r2
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	4413      	add	r3, r2
 8005f38:	011b      	lsls	r3, r3, #4
 8005f3a:	440b      	add	r3, r1
 8005f3c:	3365      	adds	r3, #101	; 0x65
 8005f3e:	2202      	movs	r2, #2
 8005f40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005f42:	78fa      	ldrb	r2, [r7, #3]
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	4613      	mov	r3, r2
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	4413      	add	r3, r2
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	440b      	add	r3, r1
 8005f50:	3364      	adds	r3, #100	; 0x64
 8005f52:	2205      	movs	r2, #5
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	e075      	b.n	8006044 <HCD_HC_OUT_IRQHandler+0x582>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005f58:	78fa      	ldrb	r2, [r7, #3]
 8005f5a:	6879      	ldr	r1, [r7, #4]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	4413      	add	r3, r2
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	440b      	add	r3, r1
 8005f66:	3365      	adds	r3, #101	; 0x65
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	2b07      	cmp	r3, #7
 8005f6c:	d00a      	beq.n	8005f84 <HCD_HC_OUT_IRQHandler+0x4c2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005f6e:	78fa      	ldrb	r2, [r7, #3]
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	4613      	mov	r3, r2
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	4413      	add	r3, r2
 8005f78:	011b      	lsls	r3, r3, #4
 8005f7a:	440b      	add	r3, r1
 8005f7c:	3365      	adds	r3, #101	; 0x65
 8005f7e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005f80:	2b09      	cmp	r3, #9
 8005f82:	d170      	bne.n	8006066 <HCD_HC_OUT_IRQHandler+0x5a4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f84:	78fa      	ldrb	r2, [r7, #3]
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	4613      	mov	r3, r2
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	4413      	add	r3, r2
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	440b      	add	r3, r1
 8005f92:	3365      	adds	r3, #101	; 0x65
 8005f94:	2202      	movs	r2, #2
 8005f96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005f98:	78fa      	ldrb	r2, [r7, #3]
 8005f9a:	6879      	ldr	r1, [r7, #4]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	005b      	lsls	r3, r3, #1
 8005fa0:	4413      	add	r3, r2
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	440b      	add	r3, r1
 8005fa6:	3360      	adds	r3, #96	; 0x60
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	1c59      	adds	r1, r3, #1
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	4413      	add	r3, r2
 8005fb4:	011b      	lsls	r3, r3, #4
 8005fb6:	4403      	add	r3, r0
 8005fb8:	3360      	adds	r3, #96	; 0x60
 8005fba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005fbc:	78fa      	ldrb	r2, [r7, #3]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	005b      	lsls	r3, r3, #1
 8005fc4:	4413      	add	r3, r2
 8005fc6:	011b      	lsls	r3, r3, #4
 8005fc8:	440b      	add	r3, r1
 8005fca:	3360      	adds	r3, #96	; 0x60
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d914      	bls.n	8005ffc <HCD_HC_OUT_IRQHandler+0x53a>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005fd2:	78fa      	ldrb	r2, [r7, #3]
 8005fd4:	6879      	ldr	r1, [r7, #4]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	4413      	add	r3, r2
 8005fdc:	011b      	lsls	r3, r3, #4
 8005fde:	440b      	add	r3, r1
 8005fe0:	3360      	adds	r3, #96	; 0x60
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005fe6:	78fa      	ldrb	r2, [r7, #3]
 8005fe8:	6879      	ldr	r1, [r7, #4]
 8005fea:	4613      	mov	r3, r2
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	4413      	add	r3, r2
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	440b      	add	r3, r1
 8005ff4:	3364      	adds	r3, #100	; 0x64
 8005ff6:	2204      	movs	r2, #4
 8005ff8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ffa:	e022      	b.n	8006042 <HCD_HC_OUT_IRQHandler+0x580>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005ffc:	78fa      	ldrb	r2, [r7, #3]
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	4613      	mov	r3, r2
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	4413      	add	r3, r2
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	440b      	add	r3, r1
 800600a:	3364      	adds	r3, #100	; 0x64
 800600c:	2202      	movs	r2, #2
 800600e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006010:	78fb      	ldrb	r3, [r7, #3]
 8006012:	015a      	lsls	r2, r3, #5
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	4413      	add	r3, r2
 8006018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006026:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800602e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006030:	78fb      	ldrb	r3, [r7, #3]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	4413      	add	r3, r2
 8006038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800603c:	461a      	mov	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006042:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006044:	78fa      	ldrb	r2, [r7, #3]
 8006046:	6879      	ldr	r1, [r7, #4]
 8006048:	4613      	mov	r3, r2
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	4413      	add	r3, r2
 800604e:	011b      	lsls	r3, r3, #4
 8006050:	440b      	add	r3, r1
 8006052:	3364      	adds	r3, #100	; 0x64
 8006054:	781a      	ldrb	r2, [r3, #0]
 8006056:	78fb      	ldrb	r3, [r7, #3]
 8006058:	4619      	mov	r1, r3
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f006 ff4e 	bl	800cefc <HAL_HCD_HC_NotifyURBChange_Callback>
 8006060:	e002      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8006062:	bf00      	nop
 8006064:	e000      	b.n	8006068 <HCD_HC_OUT_IRQHandler+0x5a6>
      return;
 8006066:	bf00      	nop
  }
}
 8006068:	3718      	adds	r7, #24
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b08a      	sub	sp, #40	; 0x28
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	f003 030f 	and.w	r3, r3, #15
 800608e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	0c5b      	lsrs	r3, r3, #17
 8006094:	f003 030f 	and.w	r3, r3, #15
 8006098:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	091b      	lsrs	r3, r3, #4
 800609e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060a2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d004      	beq.n	80060b4 <HCD_RXQLVL_IRQHandler+0x46>
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	2b05      	cmp	r3, #5
 80060ae:	f000 80b6 	beq.w	800621e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80060b2:	e0b7      	b.n	8006224 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 80b3 	beq.w	8006222 <HCD_RXQLVL_IRQHandler+0x1b4>
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	4613      	mov	r3, r2
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	4413      	add	r3, r2
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	440b      	add	r3, r1
 80060ca:	3348      	adds	r3, #72	; 0x48
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 80a7 	beq.w	8006222 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	4613      	mov	r3, r2
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	4413      	add	r3, r2
 80060de:	011b      	lsls	r3, r3, #4
 80060e0:	440b      	add	r3, r1
 80060e2:	3354      	adds	r3, #84	; 0x54
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	18d1      	adds	r1, r2, r3
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	4613      	mov	r3, r2
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	4413      	add	r3, r2
 80060f4:	011b      	lsls	r3, r3, #4
 80060f6:	4403      	add	r3, r0
 80060f8:	3350      	adds	r3, #80	; 0x50
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4299      	cmp	r1, r3
 80060fe:	f200 8083 	bhi.w	8006208 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6818      	ldr	r0, [r3, #0]
 8006106:	6879      	ldr	r1, [r7, #4]
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	4613      	mov	r3, r2
 800610c:	005b      	lsls	r3, r3, #1
 800610e:	4413      	add	r3, r2
 8006110:	011b      	lsls	r3, r3, #4
 8006112:	440b      	add	r3, r1
 8006114:	3348      	adds	r3, #72	; 0x48
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	b292      	uxth	r2, r2
 800611c:	4619      	mov	r1, r3
 800611e:	f003 ff8f 	bl	800a040 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8006122:	6879      	ldr	r1, [r7, #4]
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	4613      	mov	r3, r2
 8006128:	005b      	lsls	r3, r3, #1
 800612a:	4413      	add	r3, r2
 800612c:	011b      	lsls	r3, r3, #4
 800612e:	440b      	add	r3, r1
 8006130:	3348      	adds	r3, #72	; 0x48
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	18d1      	adds	r1, r2, r3
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	4613      	mov	r3, r2
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	4413      	add	r3, r2
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	4403      	add	r3, r0
 8006146:	3348      	adds	r3, #72	; 0x48
 8006148:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	69ba      	ldr	r2, [r7, #24]
 800614e:	4613      	mov	r3, r2
 8006150:	005b      	lsls	r3, r3, #1
 8006152:	4413      	add	r3, r2
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	440b      	add	r3, r1
 8006158:	3354      	adds	r3, #84	; 0x54
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	18d1      	adds	r1, r2, r3
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	4613      	mov	r3, r2
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	4413      	add	r3, r2
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	4403      	add	r3, r0
 800616e:	3354      	adds	r3, #84	; 0x54
 8006170:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	6a3b      	ldr	r3, [r7, #32]
 8006178:	4413      	add	r3, r2
 800617a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	0cdb      	lsrs	r3, r3, #19
 8006182:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006186:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006188:	6879      	ldr	r1, [r7, #4]
 800618a:	69ba      	ldr	r2, [r7, #24]
 800618c:	4613      	mov	r3, r2
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	4413      	add	r3, r2
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	440b      	add	r3, r1
 8006196:	3342      	adds	r3, #66	; 0x42
 8006198:	881b      	ldrh	r3, [r3, #0]
 800619a:	461a      	mov	r2, r3
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4293      	cmp	r3, r2
 80061a0:	d13f      	bne.n	8006222 <HCD_RXQLVL_IRQHandler+0x1b4>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d03c      	beq.n	8006222 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	6a3b      	ldr	r3, [r7, #32]
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061be:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061c6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d4:	461a      	mov	r2, r3
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	4613      	mov	r3, r2
 80061e0:	005b      	lsls	r3, r3, #1
 80061e2:	4413      	add	r3, r2
 80061e4:	011b      	lsls	r3, r3, #4
 80061e6:	440b      	add	r3, r1
 80061e8:	3358      	adds	r3, #88	; 0x58
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	f083 0301 	eor.w	r3, r3, #1
 80061f0:	b2d8      	uxtb	r0, r3
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	4613      	mov	r3, r2
 80061f8:	005b      	lsls	r3, r3, #1
 80061fa:	4413      	add	r3, r2
 80061fc:	011b      	lsls	r3, r3, #4
 80061fe:	440b      	add	r3, r1
 8006200:	3358      	adds	r3, #88	; 0x58
 8006202:	4602      	mov	r2, r0
 8006204:	701a      	strb	r2, [r3, #0]
      break;
 8006206:	e00c      	b.n	8006222 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8006208:	6879      	ldr	r1, [r7, #4]
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	4613      	mov	r3, r2
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	4413      	add	r3, r2
 8006212:	011b      	lsls	r3, r3, #4
 8006214:	440b      	add	r3, r1
 8006216:	3364      	adds	r3, #100	; 0x64
 8006218:	2204      	movs	r2, #4
 800621a:	701a      	strb	r2, [r3, #0]
      break;
 800621c:	e001      	b.n	8006222 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800621e:	bf00      	nop
 8006220:	e000      	b.n	8006224 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8006222:	bf00      	nop
  }
}
 8006224:	bf00      	nop
 8006226:	3728      	adds	r7, #40	; 0x28
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006258:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b02      	cmp	r3, #2
 8006262:	d10b      	bne.n	800627c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f003 0301 	and.w	r3, r3, #1
 800626a:	2b01      	cmp	r3, #1
 800626c:	d102      	bne.n	8006274 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f006 fe28 	bl	800cec4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f043 0302 	orr.w	r3, r3, #2
 800627a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f003 0308 	and.w	r3, r3, #8
 8006282:	2b08      	cmp	r3, #8
 8006284:	d132      	bne.n	80062ec <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f043 0308 	orr.w	r3, r3, #8
 800628c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f003 0304 	and.w	r3, r3, #4
 8006294:	2b04      	cmp	r3, #4
 8006296:	d126      	bne.n	80062e6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	2b02      	cmp	r3, #2
 800629e:	d113      	bne.n	80062c8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80062a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80062aa:	d106      	bne.n	80062ba <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2102      	movs	r1, #2
 80062b2:	4618      	mov	r0, r3
 80062b4:	f004 f814 	bl	800a2e0 <USB_InitFSLSPClkSel>
 80062b8:	e011      	b.n	80062de <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2101      	movs	r1, #1
 80062c0:	4618      	mov	r0, r3
 80062c2:	f004 f80d 	bl	800a2e0 <USB_InitFSLSPClkSel>
 80062c6:	e00a      	b.n	80062de <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d106      	bne.n	80062de <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062d6:	461a      	mov	r2, r3
 80062d8:	f64e 2360 	movw	r3, #60000	; 0xea60
 80062dc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f006 fe1a 	bl	800cf18 <HAL_HCD_PortEnabled_Callback>
 80062e4:	e002      	b.n	80062ec <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f006 fe24 	bl	800cf34 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f003 0320 	and.w	r3, r3, #32
 80062f2:	2b20      	cmp	r3, #32
 80062f4:	d103      	bne.n	80062fe <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f043 0320 	orr.w	r3, r3, #32
 80062fc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006304:	461a      	mov	r2, r3
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	6013      	str	r3, [r2, #0]
}
 800630a:	bf00      	nop
 800630c:	3718      	adds	r7, #24
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b082      	sub	sp, #8
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e08d      	b.n	8006440 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d106      	bne.n	800633e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7fa ff3b 	bl	80011b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2224      	movs	r2, #36	; 0x24
 8006342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 0201 	bic.w	r2, r2, #1
 8006354:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006362:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689a      	ldr	r2, [r3, #8]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006372:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d107      	bne.n	800638c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006388:	609a      	str	r2, [r3, #8]
 800638a:	e006      	b.n	800639a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006398:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d108      	bne.n	80063b4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063b0:	605a      	str	r2, [r3, #4]
 80063b2:	e007      	b.n	80063c4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063c2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	6812      	ldr	r2, [r2, #0]
 80063ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80063d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063d6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80063e6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	691a      	ldr	r2, [r3, #16]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	695b      	ldr	r3, [r3, #20]
 80063f0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	430a      	orrs	r2, r1
 8006400:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	69d9      	ldr	r1, [r3, #28]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a1a      	ldr	r2, [r3, #32]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f042 0201 	orr.w	r2, r2, #1
 8006420:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800643e:	2300      	movs	r3, #0
}
 8006440:	4618      	mov	r0, r3
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b20      	cmp	r3, #32
 800645c:	d138      	bne.n	80064d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006464:	2b01      	cmp	r3, #1
 8006466:	d101      	bne.n	800646c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006468:	2302      	movs	r3, #2
 800646a:	e032      	b.n	80064d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2224      	movs	r2, #36	; 0x24
 8006478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0201 	bic.w	r2, r2, #1
 800648a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800649a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6819      	ldr	r1, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	683a      	ldr	r2, [r7, #0]
 80064a8:	430a      	orrs	r2, r1
 80064aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0201 	orr.w	r2, r2, #1
 80064ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2220      	movs	r2, #32
 80064c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064cc:	2300      	movs	r3, #0
 80064ce:	e000      	b.n	80064d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80064d0:	2302      	movs	r3, #2
  }
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80064de:	b480      	push	{r7}
 80064e0:	b085      	sub	sp, #20
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
 80064e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b20      	cmp	r3, #32
 80064f2:	d139      	bne.n	8006568 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d101      	bne.n	8006502 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80064fe:	2302      	movs	r3, #2
 8006500:	e033      	b.n	800656a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2201      	movs	r2, #1
 8006506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2224      	movs	r2, #36	; 0x24
 800650e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f022 0201 	bic.w	r2, r2, #1
 8006520:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006530:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	021b      	lsls	r3, r3, #8
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f042 0201 	orr.w	r2, r2, #1
 8006552:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2220      	movs	r2, #32
 8006558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006564:	2300      	movs	r3, #0
 8006566:	e000      	b.n	800656a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006568:	2302      	movs	r3, #2
  }
}
 800656a:	4618      	mov	r0, r3
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
	...

08006578 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e0af      	b.n	80066ea <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d106      	bne.n	80065a4 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fa feaa 	bl	80012f8 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f022 0201 	bic.w	r2, r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	e00a      	b.n	80065d8 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	3304      	adds	r3, #4
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	2200      	movs	r2, #0
 80065d0:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	3301      	adds	r3, #1
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	2b0f      	cmp	r3, #15
 80065dc:	d9f1      	bls.n	80065c2 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f042 0204 	orr.w	r2, r2, #4
 80065ec:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	685a      	ldr	r2, [r3, #4]
 80065f4:	4b3f      	ldr	r3, [pc, #252]	; (80066f4 <HAL_LCD_Init+0x17c>)
 80065f6:	4013      	ands	r3, r2
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6851      	ldr	r1, [r2, #4]
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	6892      	ldr	r2, [r2, #8]
 8006600:	4311      	orrs	r1, r2
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006606:	4311      	orrs	r1, r2
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800660c:	4311      	orrs	r1, r2
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	69d2      	ldr	r2, [r2, #28]
 8006612:	4311      	orrs	r1, r2
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6a12      	ldr	r2, [r2, #32]
 8006618:	4311      	orrs	r1, r2
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6992      	ldr	r2, [r2, #24]
 800661e:	4311      	orrs	r1, r2
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006624:	4311      	orrs	r1, r2
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	6812      	ldr	r2, [r2, #0]
 800662a:	430b      	orrs	r3, r1
 800662c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f94c 	bl	80068cc <LCD_WaitForSynchro>
 8006634:	4603      	mov	r3, r0
 8006636:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006638:	7cfb      	ldrb	r3, [r7, #19]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <HAL_LCD_Init+0xca>
  {
    return status;
 800663e:	7cfb      	ldrb	r3, [r7, #19]
 8006640:	e053      	b.n	80066ea <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68da      	ldr	r2, [r3, #12]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	431a      	orrs	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	431a      	orrs	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006660:	431a      	orrs	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f042 0201 	orr.w	r2, r2, #1
 8006678:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800667a:	f7fb ffed 	bl	8002658 <HAL_GetTick>
 800667e:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006680:	e00c      	b.n	800669c <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006682:	f7fb ffe9 	bl	8002658 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006690:	d904      	bls.n	800669c <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2208      	movs	r2, #8
 8006696:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e026      	b.n	80066ea <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d1eb      	bne.n	8006682 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80066aa:	f7fb ffd5 	bl	8002658 <HAL_GetTick>
 80066ae:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80066b0:	e00c      	b.n	80066cc <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80066b2:	f7fb ffd1 	bl	8002658 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066c0:	d904      	bls.n	80066cc <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2210      	movs	r2, #16
 80066c6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e00e      	b.n	80066ea <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f003 0310 	and.w	r3, r3, #16
 80066d6:	2b10      	cmp	r3, #16
 80066d8:	d1eb      	bne.n	80066b2 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80066e8:	7cfb      	ldrb	r3, [r7, #19]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3718      	adds	r7, #24
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	fc00000e 	.word	0xfc00000e

080066f8 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
 8006704:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800670c:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800670e:	7dfb      	ldrb	r3, [r7, #23]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d002      	beq.n	800671a <HAL_LCD_Write+0x22>
 8006714:	7dfb      	ldrb	r3, [r7, #23]
 8006716:	2b02      	cmp	r3, #2
 8006718:	d144      	bne.n	80067a4 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b01      	cmp	r3, #1
 8006724:	d12a      	bne.n	800677c <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800672c:	2b01      	cmp	r3, #1
 800672e:	d101      	bne.n	8006734 <HAL_LCD_Write+0x3c>
 8006730:	2302      	movs	r3, #2
 8006732:	e038      	b.n	80067a6 <HAL_LCD_Write+0xae>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2202      	movs	r2, #2
 8006740:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006744:	f7fb ff88 	bl	8002658 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800674a:	e010      	b.n	800676e <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800674c:	f7fb ff84 	bl	8002658 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800675a:	d908      	bls.n	800676e <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2202      	movs	r2, #2
 8006760:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e01b      	b.n	80067a6 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f003 0304 	and.w	r3, r3, #4
 8006778:	2b04      	cmp	r3, #4
 800677a:	d0e7      	beq.n	800674c <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	3304      	adds	r3, #4
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4413      	add	r3, r2
 8006788:	685a      	ldr	r2, [r3, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	401a      	ands	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6819      	ldr	r1, [r3, #0]
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	431a      	orrs	r2, r3
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	3304      	adds	r3, #4
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	440b      	add	r3, r1
 800679e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	e000      	b.n	80067a6 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
  }
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b086      	sub	sp, #24
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067c0:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80067c2:	7cbb      	ldrb	r3, [r7, #18]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d002      	beq.n	80067ce <HAL_LCD_Clear+0x20>
 80067c8:	7cbb      	ldrb	r3, [r7, #18]
 80067ca:	2b02      	cmp	r3, #2
 80067cc:	d140      	bne.n	8006850 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d101      	bne.n	80067dc <HAL_LCD_Clear+0x2e>
 80067d8:	2302      	movs	r3, #2
 80067da:	e03a      	b.n	8006852 <HAL_LCD_Clear+0xa4>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2202      	movs	r2, #2
 80067e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80067ec:	f7fb ff34 	bl	8002658 <HAL_GetTick>
 80067f0:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80067f2:	e010      	b.n	8006816 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80067f4:	f7fb ff30 	bl	8002658 <HAL_GetTick>
 80067f8:	4602      	mov	r2, r0
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006802:	d908      	bls.n	8006816 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2202      	movs	r2, #2
 8006808:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e01d      	b.n	8006852 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f003 0304 	and.w	r3, r3, #4
 8006820:	2b04      	cmp	r3, #4
 8006822:	d0e7      	beq.n	80067f4 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006824:	2300      	movs	r3, #0
 8006826:	617b      	str	r3, [r7, #20]
 8006828:	e00a      	b.n	8006840 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	3304      	adds	r3, #4
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4413      	add	r3, r2
 8006836:	2200      	movs	r2, #0
 8006838:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	3301      	adds	r3, #1
 800683e:	617b      	str	r3, [r7, #20]
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	2b0f      	cmp	r3, #15
 8006844:	d9f1      	bls.n	800682a <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f807 	bl	800685a <HAL_LCD_UpdateDisplayRequest>
 800684c:	4603      	mov	r3, r0
 800684e:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8006850:	7cfb      	ldrb	r3, [r7, #19]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3718      	adds	r7, #24
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}

0800685a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800685a:	b580      	push	{r7, lr}
 800685c:	b084      	sub	sp, #16
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2208      	movs	r2, #8
 8006868:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0204 	orr.w	r2, r2, #4
 8006878:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800687a:	f7fb feed 	bl	8002658 <HAL_GetTick>
 800687e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006880:	e010      	b.n	80068a4 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006882:	f7fb fee9 	bl	8002658 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006890:	d908      	bls.n	80068a4 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2204      	movs	r2, #4
 8006896:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e00f      	b.n	80068c4 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f003 0308 	and.w	r3, r3, #8
 80068ae:	2b08      	cmp	r3, #8
 80068b0:	d1e7      	bne.n	8006882 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2201      	movs	r2, #1
 80068b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80068d4:	f7fb fec0 	bl	8002658 <HAL_GetTick>
 80068d8:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80068da:	e00c      	b.n	80068f6 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80068dc:	f7fb febc 	bl	8002658 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068ea:	d904      	bls.n	80068f6 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e007      	b.n	8006906 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f003 0320 	and.w	r3, r3, #32
 8006900:	2b20      	cmp	r3, #32
 8006902:	d1eb      	bne.n	80068dc <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
	...

08006910 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006910:	b480      	push	{r7}
 8006912:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006914:	4b05      	ldr	r3, [pc, #20]	; (800692c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a04      	ldr	r2, [pc, #16]	; (800692c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800691a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800691e:	6013      	str	r3, [r2, #0]
}
 8006920:	bf00      	nop
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	40007000 	.word	0x40007000

08006930 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006930:	b480      	push	{r7}
 8006932:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006934:	4b04      	ldr	r3, [pc, #16]	; (8006948 <HAL_PWREx_GetVoltageRange+0x18>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800693c:	4618      	mov	r0, r3
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40007000 	.word	0x40007000

0800694c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800695a:	d130      	bne.n	80069be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800695c:	4b23      	ldr	r3, [pc, #140]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006968:	d038      	beq.n	80069dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800696a:	4b20      	ldr	r3, [pc, #128]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006972:	4a1e      	ldr	r2, [pc, #120]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006974:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006978:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800697a:	4b1d      	ldr	r3, [pc, #116]	; (80069f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2232      	movs	r2, #50	; 0x32
 8006980:	fb02 f303 	mul.w	r3, r2, r3
 8006984:	4a1b      	ldr	r2, [pc, #108]	; (80069f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006986:	fba2 2303 	umull	r2, r3, r2, r3
 800698a:	0c9b      	lsrs	r3, r3, #18
 800698c:	3301      	adds	r3, #1
 800698e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006990:	e002      	b.n	8006998 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	3b01      	subs	r3, #1
 8006996:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006998:	4b14      	ldr	r3, [pc, #80]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069a4:	d102      	bne.n	80069ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1f2      	bne.n	8006992 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069ac:	4b0f      	ldr	r3, [pc, #60]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b8:	d110      	bne.n	80069dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e00f      	b.n	80069de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80069be:	4b0b      	ldr	r3, [pc, #44]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80069c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ca:	d007      	beq.n	80069dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80069cc:	4b07      	ldr	r3, [pc, #28]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80069d4:	4a05      	ldr	r2, [pc, #20]	; (80069ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80069da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3714      	adds	r7, #20
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	40007000 	.word	0x40007000
 80069f0:	20000000 	.word	0x20000000
 80069f4:	431bde83 	.word	0x431bde83

080069f8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80069fc:	4b05      	ldr	r3, [pc, #20]	; (8006a14 <HAL_PWREx_EnableVddUSB+0x1c>)
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	4a04      	ldr	r2, [pc, #16]	; (8006a14 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a06:	6053      	str	r3, [r2, #4]
}
 8006a08:	bf00      	nop
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40007000 	.word	0x40007000

08006a18 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af02      	add	r7, sp, #8
 8006a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006a20:	f7fb fe1a 	bl	8002658 <HAL_GetTick>
 8006a24:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e063      	b.n	8006af8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10b      	bne.n	8006a54 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7fa fd25 	bl	8001494 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006a4a:	f241 3188 	movw	r1, #5000	; 0x1388
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f858 	bl	8006b04 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	3b01      	subs	r3, #1
 8006a64:	021a      	lsls	r2, r3, #8
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a72:	9300      	str	r3, [sp, #0]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	2120      	movs	r1, #32
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f850 	bl	8006b20 <QSPI_WaitFlagStateUntilTimeout>
 8006a80:	4603      	mov	r3, r0
 8006a82:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006a84:	7afb      	ldrb	r3, [r7, #11]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d131      	bne.n	8006aee <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a94:	f023 0310 	bic.w	r3, r3, #16
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6852      	ldr	r2, [r2, #4]
 8006a9c:	0611      	lsls	r1, r2, #24
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	68d2      	ldr	r2, [r2, #12]
 8006aa2:	4311      	orrs	r1, r2
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	6812      	ldr	r2, [r2, #0]
 8006aa8:	430b      	orrs	r3, r1
 8006aaa:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	4b13      	ldr	r3, [pc, #76]	; (8006b00 <HAL_QSPI_Init+0xe8>)
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	6912      	ldr	r2, [r2, #16]
 8006aba:	0411      	lsls	r1, r2, #16
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	6952      	ldr	r2, [r2, #20]
 8006ac0:	4311      	orrs	r1, r2
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	6992      	ldr	r2, [r2, #24]
 8006ac6:	4311      	orrs	r1, r2
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6812      	ldr	r2, [r2, #0]
 8006acc:	430b      	orrs	r3, r1
 8006ace:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f042 0201 	orr.w	r2, r2, #1
 8006ade:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8006af6:	7afb      	ldrb	r3, [r7, #11]
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	ffe0f8fe 	.word	0xffe0f8fe

08006b04 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	603b      	str	r3, [r7, #0]
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006b30:	e01a      	b.n	8006b68 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b38:	d016      	beq.n	8006b68 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b3a:	f7fb fd8d 	bl	8002658 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	69ba      	ldr	r2, [r7, #24]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d302      	bcc.n	8006b50 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d10b      	bne.n	8006b68 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2204      	movs	r2, #4
 8006b54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b5c:	f043 0201 	orr.w	r2, r3, #1
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e00e      	b.n	8006b86 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689a      	ldr	r2, [r3, #8]
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	4013      	ands	r3, r2
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	bf14      	ite	ne
 8006b76:	2301      	movne	r3, #1
 8006b78:	2300      	moveq	r3, #0
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d1d6      	bne.n	8006b32 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
	...

08006b90 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b088      	sub	sp, #32
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e3ca      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ba2:	4b97      	ldr	r3, [pc, #604]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f003 030c 	and.w	r3, r3, #12
 8006baa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bac:	4b94      	ldr	r3, [pc, #592]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	f003 0303 	and.w	r3, r3, #3
 8006bb4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0310 	and.w	r3, r3, #16
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	f000 80e4 	beq.w	8006d8c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d007      	beq.n	8006bda <HAL_RCC_OscConfig+0x4a>
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	2b0c      	cmp	r3, #12
 8006bce:	f040 808b 	bne.w	8006ce8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	f040 8087 	bne.w	8006ce8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006bda:	4b89      	ldr	r3, [pc, #548]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0302 	and.w	r3, r3, #2
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d005      	beq.n	8006bf2 <HAL_RCC_OscConfig+0x62>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e3a2      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1a      	ldr	r2, [r3, #32]
 8006bf6:	4b82      	ldr	r3, [pc, #520]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 0308 	and.w	r3, r3, #8
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d004      	beq.n	8006c0c <HAL_RCC_OscConfig+0x7c>
 8006c02:	4b7f      	ldr	r3, [pc, #508]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c0a:	e005      	b.n	8006c18 <HAL_RCC_OscConfig+0x88>
 8006c0c:	4b7c      	ldr	r3, [pc, #496]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c12:	091b      	lsrs	r3, r3, #4
 8006c14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d223      	bcs.n	8006c64 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	4618      	mov	r0, r3
 8006c22:	f000 fd55 	bl	80076d0 <RCC_SetFlashLatencyFromMSIRange>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d001      	beq.n	8006c30 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e383      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c30:	4b73      	ldr	r3, [pc, #460]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a72      	ldr	r2, [pc, #456]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c36:	f043 0308 	orr.w	r3, r3, #8
 8006c3a:	6013      	str	r3, [r2, #0]
 8006c3c:	4b70      	ldr	r3, [pc, #448]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a1b      	ldr	r3, [r3, #32]
 8006c48:	496d      	ldr	r1, [pc, #436]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c4e:	4b6c      	ldr	r3, [pc, #432]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	021b      	lsls	r3, r3, #8
 8006c5c:	4968      	ldr	r1, [pc, #416]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	604b      	str	r3, [r1, #4]
 8006c62:	e025      	b.n	8006cb0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c64:	4b66      	ldr	r3, [pc, #408]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a65      	ldr	r2, [pc, #404]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c6a:	f043 0308 	orr.w	r3, r3, #8
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	4b63      	ldr	r3, [pc, #396]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a1b      	ldr	r3, [r3, #32]
 8006c7c:	4960      	ldr	r1, [pc, #384]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c82:	4b5f      	ldr	r3, [pc, #380]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	021b      	lsls	r3, r3, #8
 8006c90:	495b      	ldr	r1, [pc, #364]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d109      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f000 fd15 	bl	80076d0 <RCC_SetFlashLatencyFromMSIRange>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d001      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e343      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006cb0:	f000 fc4a 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	4b52      	ldr	r3, [pc, #328]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	091b      	lsrs	r3, r3, #4
 8006cbc:	f003 030f 	and.w	r3, r3, #15
 8006cc0:	4950      	ldr	r1, [pc, #320]	; (8006e04 <HAL_RCC_OscConfig+0x274>)
 8006cc2:	5ccb      	ldrb	r3, [r1, r3]
 8006cc4:	f003 031f 	and.w	r3, r3, #31
 8006cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ccc:	4a4e      	ldr	r2, [pc, #312]	; (8006e08 <HAL_RCC_OscConfig+0x278>)
 8006cce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006cd0:	4b4e      	ldr	r3, [pc, #312]	; (8006e0c <HAL_RCC_OscConfig+0x27c>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7fb fc6f 	bl	80025b8 <HAL_InitTick>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006cde:	7bfb      	ldrb	r3, [r7, #15]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d052      	beq.n	8006d8a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006ce4:	7bfb      	ldrb	r3, [r7, #15]
 8006ce6:	e327      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d032      	beq.n	8006d56 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006cf0:	4b43      	ldr	r3, [pc, #268]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a42      	ldr	r2, [pc, #264]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006cf6:	f043 0301 	orr.w	r3, r3, #1
 8006cfa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006cfc:	f7fb fcac 	bl	8002658 <HAL_GetTick>
 8006d00:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d02:	e008      	b.n	8006d16 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d04:	f7fb fca8 	bl	8002658 <HAL_GetTick>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d901      	bls.n	8006d16 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e310      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d16:	4b3a      	ldr	r3, [pc, #232]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0302 	and.w	r3, r3, #2
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d0f0      	beq.n	8006d04 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006d22:	4b37      	ldr	r3, [pc, #220]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a36      	ldr	r2, [pc, #216]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d28:	f043 0308 	orr.w	r3, r3, #8
 8006d2c:	6013      	str	r3, [r2, #0]
 8006d2e:	4b34      	ldr	r3, [pc, #208]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	4931      	ldr	r1, [pc, #196]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006d40:	4b2f      	ldr	r3, [pc, #188]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	69db      	ldr	r3, [r3, #28]
 8006d4c:	021b      	lsls	r3, r3, #8
 8006d4e:	492c      	ldr	r1, [pc, #176]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	604b      	str	r3, [r1, #4]
 8006d54:	e01a      	b.n	8006d8c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006d56:	4b2a      	ldr	r3, [pc, #168]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a29      	ldr	r2, [pc, #164]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d5c:	f023 0301 	bic.w	r3, r3, #1
 8006d60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d62:	f7fb fc79 	bl	8002658 <HAL_GetTick>
 8006d66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006d68:	e008      	b.n	8006d7c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d6a:	f7fb fc75 	bl	8002658 <HAL_GetTick>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d901      	bls.n	8006d7c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e2dd      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006d7c:	4b20      	ldr	r3, [pc, #128]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0302 	and.w	r3, r3, #2
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1f0      	bne.n	8006d6a <HAL_RCC_OscConfig+0x1da>
 8006d88:	e000      	b.n	8006d8c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006d8a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d074      	beq.n	8006e82 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	2b08      	cmp	r3, #8
 8006d9c:	d005      	beq.n	8006daa <HAL_RCC_OscConfig+0x21a>
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	2b0c      	cmp	r3, #12
 8006da2:	d10e      	bne.n	8006dc2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	2b03      	cmp	r3, #3
 8006da8:	d10b      	bne.n	8006dc2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006daa:	4b15      	ldr	r3, [pc, #84]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d064      	beq.n	8006e80 <HAL_RCC_OscConfig+0x2f0>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d160      	bne.n	8006e80 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e2ba      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dca:	d106      	bne.n	8006dda <HAL_RCC_OscConfig+0x24a>
 8006dcc:	4b0c      	ldr	r3, [pc, #48]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a0b      	ldr	r2, [pc, #44]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	e026      	b.n	8006e28 <HAL_RCC_OscConfig+0x298>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006de2:	d115      	bne.n	8006e10 <HAL_RCC_OscConfig+0x280>
 8006de4:	4b06      	ldr	r3, [pc, #24]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a05      	ldr	r2, [pc, #20]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006dea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006dee:	6013      	str	r3, [r2, #0]
 8006df0:	4b03      	ldr	r3, [pc, #12]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a02      	ldr	r2, [pc, #8]	; (8006e00 <HAL_RCC_OscConfig+0x270>)
 8006df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dfa:	6013      	str	r3, [r2, #0]
 8006dfc:	e014      	b.n	8006e28 <HAL_RCC_OscConfig+0x298>
 8006dfe:	bf00      	nop
 8006e00:	40021000 	.word	0x40021000
 8006e04:	0800e20c 	.word	0x0800e20c
 8006e08:	20000000 	.word	0x20000000
 8006e0c:	20000004 	.word	0x20000004
 8006e10:	4ba0      	ldr	r3, [pc, #640]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a9f      	ldr	r2, [pc, #636]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	4b9d      	ldr	r3, [pc, #628]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a9c      	ldr	r2, [pc, #624]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006e22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d013      	beq.n	8006e58 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e30:	f7fb fc12 	bl	8002658 <HAL_GetTick>
 8006e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e36:	e008      	b.n	8006e4a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e38:	f7fb fc0e 	bl	8002658 <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	2b64      	cmp	r3, #100	; 0x64
 8006e44:	d901      	bls.n	8006e4a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e276      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e4a:	4b92      	ldr	r3, [pc, #584]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0f0      	beq.n	8006e38 <HAL_RCC_OscConfig+0x2a8>
 8006e56:	e014      	b.n	8006e82 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e58:	f7fb fbfe 	bl	8002658 <HAL_GetTick>
 8006e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e5e:	e008      	b.n	8006e72 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e60:	f7fb fbfa 	bl	8002658 <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	2b64      	cmp	r3, #100	; 0x64
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e262      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e72:	4b88      	ldr	r3, [pc, #544]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1f0      	bne.n	8006e60 <HAL_RCC_OscConfig+0x2d0>
 8006e7e:	e000      	b.n	8006e82 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0302 	and.w	r3, r3, #2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d060      	beq.n	8006f50 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	2b04      	cmp	r3, #4
 8006e92:	d005      	beq.n	8006ea0 <HAL_RCC_OscConfig+0x310>
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	2b0c      	cmp	r3, #12
 8006e98:	d119      	bne.n	8006ece <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d116      	bne.n	8006ece <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ea0:	4b7c      	ldr	r3, [pc, #496]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d005      	beq.n	8006eb8 <HAL_RCC_OscConfig+0x328>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e23f      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb8:	4b76      	ldr	r3, [pc, #472]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	061b      	lsls	r3, r3, #24
 8006ec6:	4973      	ldr	r1, [pc, #460]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ecc:	e040      	b.n	8006f50 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d023      	beq.n	8006f1e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ed6:	4b6f      	ldr	r3, [pc, #444]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a6e      	ldr	r2, [pc, #440]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006edc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ee2:	f7fb fbb9 	bl	8002658 <HAL_GetTick>
 8006ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ee8:	e008      	b.n	8006efc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eea:	f7fb fbb5 	bl	8002658 <HAL_GetTick>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d901      	bls.n	8006efc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e21d      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006efc:	4b65      	ldr	r3, [pc, #404]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0f0      	beq.n	8006eea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f08:	4b62      	ldr	r3, [pc, #392]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	061b      	lsls	r3, r3, #24
 8006f16:	495f      	ldr	r1, [pc, #380]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	604b      	str	r3, [r1, #4]
 8006f1c:	e018      	b.n	8006f50 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f1e:	4b5d      	ldr	r3, [pc, #372]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a5c      	ldr	r2, [pc, #368]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f2a:	f7fb fb95 	bl	8002658 <HAL_GetTick>
 8006f2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f30:	e008      	b.n	8006f44 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f32:	f7fb fb91 	bl	8002658 <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	d901      	bls.n	8006f44 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e1f9      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f44:	4b53      	ldr	r3, [pc, #332]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1f0      	bne.n	8006f32 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0308 	and.w	r3, r3, #8
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d03c      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	695b      	ldr	r3, [r3, #20]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d01c      	beq.n	8006f9e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f64:	4b4b      	ldr	r3, [pc, #300]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f6a:	4a4a      	ldr	r2, [pc, #296]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f6c:	f043 0301 	orr.w	r3, r3, #1
 8006f70:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f74:	f7fb fb70 	bl	8002658 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f7c:	f7fb fb6c 	bl	8002658 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e1d4      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006f8e:	4b41      	ldr	r3, [pc, #260]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006f90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f94:	f003 0302 	and.w	r3, r3, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0ef      	beq.n	8006f7c <HAL_RCC_OscConfig+0x3ec>
 8006f9c:	e01b      	b.n	8006fd6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f9e:	4b3d      	ldr	r3, [pc, #244]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fa4:	4a3b      	ldr	r2, [pc, #236]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006fa6:	f023 0301 	bic.w	r3, r3, #1
 8006faa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fae:	f7fb fb53 	bl	8002658 <HAL_GetTick>
 8006fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006fb4:	e008      	b.n	8006fc8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fb6:	f7fb fb4f 	bl	8002658 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d901      	bls.n	8006fc8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e1b7      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006fc8:	4b32      	ldr	r3, [pc, #200]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fce:	f003 0302 	and.w	r3, r3, #2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1ef      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0304 	and.w	r3, r3, #4
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 80a6 	beq.w	8007130 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006fe8:	4b2a      	ldr	r3, [pc, #168]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10d      	bne.n	8007010 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ff4:	4b27      	ldr	r3, [pc, #156]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ff8:	4a26      	ldr	r2, [pc, #152]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8006ffa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ffe:	6593      	str	r3, [r2, #88]	; 0x58
 8007000:	4b24      	ldr	r3, [pc, #144]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8007002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007008:	60bb      	str	r3, [r7, #8]
 800700a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800700c:	2301      	movs	r3, #1
 800700e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007010:	4b21      	ldr	r3, [pc, #132]	; (8007098 <HAL_RCC_OscConfig+0x508>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007018:	2b00      	cmp	r3, #0
 800701a:	d118      	bne.n	800704e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800701c:	4b1e      	ldr	r3, [pc, #120]	; (8007098 <HAL_RCC_OscConfig+0x508>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a1d      	ldr	r2, [pc, #116]	; (8007098 <HAL_RCC_OscConfig+0x508>)
 8007022:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007026:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007028:	f7fb fb16 	bl	8002658 <HAL_GetTick>
 800702c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800702e:	e008      	b.n	8007042 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007030:	f7fb fb12 	bl	8002658 <HAL_GetTick>
 8007034:	4602      	mov	r2, r0
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	2b02      	cmp	r3, #2
 800703c:	d901      	bls.n	8007042 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e17a      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007042:	4b15      	ldr	r3, [pc, #84]	; (8007098 <HAL_RCC_OscConfig+0x508>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800704a:	2b00      	cmp	r3, #0
 800704c:	d0f0      	beq.n	8007030 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	2b01      	cmp	r3, #1
 8007054:	d108      	bne.n	8007068 <HAL_RCC_OscConfig+0x4d8>
 8007056:	4b0f      	ldr	r3, [pc, #60]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8007058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800705c:	4a0d      	ldr	r2, [pc, #52]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 800705e:	f043 0301 	orr.w	r3, r3, #1
 8007062:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007066:	e029      	b.n	80070bc <HAL_RCC_OscConfig+0x52c>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	2b05      	cmp	r3, #5
 800706e:	d115      	bne.n	800709c <HAL_RCC_OscConfig+0x50c>
 8007070:	4b08      	ldr	r3, [pc, #32]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8007072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007076:	4a07      	ldr	r2, [pc, #28]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8007078:	f043 0304 	orr.w	r3, r3, #4
 800707c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007080:	4b04      	ldr	r3, [pc, #16]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8007082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007086:	4a03      	ldr	r2, [pc, #12]	; (8007094 <HAL_RCC_OscConfig+0x504>)
 8007088:	f043 0301 	orr.w	r3, r3, #1
 800708c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007090:	e014      	b.n	80070bc <HAL_RCC_OscConfig+0x52c>
 8007092:	bf00      	nop
 8007094:	40021000 	.word	0x40021000
 8007098:	40007000 	.word	0x40007000
 800709c:	4b9c      	ldr	r3, [pc, #624]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 800709e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070a2:	4a9b      	ldr	r2, [pc, #620]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80070a4:	f023 0301 	bic.w	r3, r3, #1
 80070a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80070ac:	4b98      	ldr	r3, [pc, #608]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80070ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b2:	4a97      	ldr	r2, [pc, #604]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80070b4:	f023 0304 	bic.w	r3, r3, #4
 80070b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d016      	beq.n	80070f2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c4:	f7fb fac8 	bl	8002658 <HAL_GetTick>
 80070c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070ca:	e00a      	b.n	80070e2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070cc:	f7fb fac4 	bl	8002658 <HAL_GetTick>
 80070d0:	4602      	mov	r2, r0
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80070da:	4293      	cmp	r3, r2
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e12a      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070e2:	4b8b      	ldr	r3, [pc, #556]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80070e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d0ed      	beq.n	80070cc <HAL_RCC_OscConfig+0x53c>
 80070f0:	e015      	b.n	800711e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070f2:	f7fb fab1 	bl	8002658 <HAL_GetTick>
 80070f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80070f8:	e00a      	b.n	8007110 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070fa:	f7fb faad 	bl	8002658 <HAL_GetTick>
 80070fe:	4602      	mov	r2, r0
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	f241 3288 	movw	r2, #5000	; 0x1388
 8007108:	4293      	cmp	r3, r2
 800710a:	d901      	bls.n	8007110 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e113      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007110:	4b7f      	ldr	r3, [pc, #508]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1ed      	bne.n	80070fa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800711e:	7ffb      	ldrb	r3, [r7, #31]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d105      	bne.n	8007130 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007124:	4b7a      	ldr	r3, [pc, #488]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007128:	4a79      	ldr	r2, [pc, #484]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 800712a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800712e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 80fe 	beq.w	8007336 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800713e:	2b02      	cmp	r3, #2
 8007140:	f040 80d0 	bne.w	80072e4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007144:	4b72      	ldr	r3, [pc, #456]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f003 0203 	and.w	r2, r3, #3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007154:	429a      	cmp	r2, r3
 8007156:	d130      	bne.n	80071ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007162:	3b01      	subs	r3, #1
 8007164:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007166:	429a      	cmp	r2, r3
 8007168:	d127      	bne.n	80071ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007174:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007176:	429a      	cmp	r2, r3
 8007178:	d11f      	bne.n	80071ba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007184:	2a07      	cmp	r2, #7
 8007186:	bf14      	ite	ne
 8007188:	2201      	movne	r2, #1
 800718a:	2200      	moveq	r2, #0
 800718c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800718e:	4293      	cmp	r3, r2
 8007190:	d113      	bne.n	80071ba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800719c:	085b      	lsrs	r3, r3, #1
 800719e:	3b01      	subs	r3, #1
 80071a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d109      	bne.n	80071ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b0:	085b      	lsrs	r3, r3, #1
 80071b2:	3b01      	subs	r3, #1
 80071b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d06e      	beq.n	8007298 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	2b0c      	cmp	r3, #12
 80071be:	d069      	beq.n	8007294 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80071c0:	4b53      	ldr	r3, [pc, #332]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d105      	bne.n	80071d8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80071cc:	4b50      	ldr	r3, [pc, #320]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e0ad      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80071dc:	4b4c      	ldr	r3, [pc, #304]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a4b      	ldr	r2, [pc, #300]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80071e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071e6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80071e8:	f7fb fa36 	bl	8002658 <HAL_GetTick>
 80071ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80071ee:	e008      	b.n	8007202 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071f0:	f7fb fa32 	bl	8002658 <HAL_GetTick>
 80071f4:	4602      	mov	r2, r0
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	2b02      	cmp	r3, #2
 80071fc:	d901      	bls.n	8007202 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	e09a      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007202:	4b43      	ldr	r3, [pc, #268]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1f0      	bne.n	80071f0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800720e:	4b40      	ldr	r3, [pc, #256]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007210:	68da      	ldr	r2, [r3, #12]
 8007212:	4b40      	ldr	r3, [pc, #256]	; (8007314 <HAL_RCC_OscConfig+0x784>)
 8007214:	4013      	ands	r3, r2
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800721e:	3a01      	subs	r2, #1
 8007220:	0112      	lsls	r2, r2, #4
 8007222:	4311      	orrs	r1, r2
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007228:	0212      	lsls	r2, r2, #8
 800722a:	4311      	orrs	r1, r2
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007230:	0852      	lsrs	r2, r2, #1
 8007232:	3a01      	subs	r2, #1
 8007234:	0552      	lsls	r2, r2, #21
 8007236:	4311      	orrs	r1, r2
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800723c:	0852      	lsrs	r2, r2, #1
 800723e:	3a01      	subs	r2, #1
 8007240:	0652      	lsls	r2, r2, #25
 8007242:	4311      	orrs	r1, r2
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007248:	0912      	lsrs	r2, r2, #4
 800724a:	0452      	lsls	r2, r2, #17
 800724c:	430a      	orrs	r2, r1
 800724e:	4930      	ldr	r1, [pc, #192]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007250:	4313      	orrs	r3, r2
 8007252:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007254:	4b2e      	ldr	r3, [pc, #184]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a2d      	ldr	r2, [pc, #180]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 800725a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800725e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007260:	4b2b      	ldr	r3, [pc, #172]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	4a2a      	ldr	r2, [pc, #168]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007266:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800726a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800726c:	f7fb f9f4 	bl	8002658 <HAL_GetTick>
 8007270:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007272:	e008      	b.n	8007286 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007274:	f7fb f9f0 	bl	8002658 <HAL_GetTick>
 8007278:	4602      	mov	r2, r0
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	2b02      	cmp	r3, #2
 8007280:	d901      	bls.n	8007286 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e058      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007286:	4b22      	ldr	r3, [pc, #136]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0f0      	beq.n	8007274 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007292:	e050      	b.n	8007336 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e04f      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007298:	4b1d      	ldr	r3, [pc, #116]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d148      	bne.n	8007336 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80072a4:	4b1a      	ldr	r3, [pc, #104]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a19      	ldr	r2, [pc, #100]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072ae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072b0:	4b17      	ldr	r3, [pc, #92]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	4a16      	ldr	r2, [pc, #88]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072ba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80072bc:	f7fb f9cc 	bl	8002658 <HAL_GetTick>
 80072c0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072c2:	e008      	b.n	80072d6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072c4:	f7fb f9c8 	bl	8002658 <HAL_GetTick>
 80072c8:	4602      	mov	r2, r0
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d901      	bls.n	80072d6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	e030      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072d6:	4b0e      	ldr	r3, [pc, #56]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d0f0      	beq.n	80072c4 <HAL_RCC_OscConfig+0x734>
 80072e2:	e028      	b.n	8007336 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	2b0c      	cmp	r3, #12
 80072e8:	d023      	beq.n	8007332 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072ea:	4b09      	ldr	r3, [pc, #36]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a08      	ldr	r2, [pc, #32]	; (8007310 <HAL_RCC_OscConfig+0x780>)
 80072f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f6:	f7fb f9af 	bl	8002658 <HAL_GetTick>
 80072fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072fc:	e00c      	b.n	8007318 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072fe:	f7fb f9ab 	bl	8002658 <HAL_GetTick>
 8007302:	4602      	mov	r2, r0
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	2b02      	cmp	r3, #2
 800730a:	d905      	bls.n	8007318 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e013      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
 8007310:	40021000 	.word	0x40021000
 8007314:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007318:	4b09      	ldr	r3, [pc, #36]	; (8007340 <HAL_RCC_OscConfig+0x7b0>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1ec      	bne.n	80072fe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007324:	4b06      	ldr	r3, [pc, #24]	; (8007340 <HAL_RCC_OscConfig+0x7b0>)
 8007326:	68da      	ldr	r2, [r3, #12]
 8007328:	4905      	ldr	r1, [pc, #20]	; (8007340 <HAL_RCC_OscConfig+0x7b0>)
 800732a:	4b06      	ldr	r3, [pc, #24]	; (8007344 <HAL_RCC_OscConfig+0x7b4>)
 800732c:	4013      	ands	r3, r2
 800732e:	60cb      	str	r3, [r1, #12]
 8007330:	e001      	b.n	8007336 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e000      	b.n	8007338 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3720      	adds	r7, #32
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	40021000 	.word	0x40021000
 8007344:	feeefffc 	.word	0xfeeefffc

08007348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d101      	bne.n	800735c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e0e7      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800735c:	4b75      	ldr	r3, [pc, #468]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0307 	and.w	r3, r3, #7
 8007364:	683a      	ldr	r2, [r7, #0]
 8007366:	429a      	cmp	r2, r3
 8007368:	d910      	bls.n	800738c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800736a:	4b72      	ldr	r3, [pc, #456]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f023 0207 	bic.w	r2, r3, #7
 8007372:	4970      	ldr	r1, [pc, #448]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	4313      	orrs	r3, r2
 8007378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800737a:	4b6e      	ldr	r3, [pc, #440]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0307 	and.w	r3, r3, #7
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	d001      	beq.n	800738c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e0cf      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0302 	and.w	r3, r3, #2
 8007394:	2b00      	cmp	r3, #0
 8007396:	d010      	beq.n	80073ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689a      	ldr	r2, [r3, #8]
 800739c:	4b66      	ldr	r3, [pc, #408]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d908      	bls.n	80073ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073a8:	4b63      	ldr	r3, [pc, #396]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	4960      	ldr	r1, [pc, #384]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d04c      	beq.n	8007460 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d107      	bne.n	80073de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073ce:	4b5a      	ldr	r3, [pc, #360]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d121      	bne.n	800741e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	e0a6      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	2b02      	cmp	r3, #2
 80073e4:	d107      	bne.n	80073f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073e6:	4b54      	ldr	r3, [pc, #336]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d115      	bne.n	800741e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e09a      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d107      	bne.n	800740e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80073fe:	4b4e      	ldr	r3, [pc, #312]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0302 	and.w	r3, r3, #2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d109      	bne.n	800741e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e08e      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800740e:	4b4a      	ldr	r3, [pc, #296]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e086      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800741e:	4b46      	ldr	r3, [pc, #280]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f023 0203 	bic.w	r2, r3, #3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	4943      	ldr	r1, [pc, #268]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 800742c:	4313      	orrs	r3, r2
 800742e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007430:	f7fb f912 	bl	8002658 <HAL_GetTick>
 8007434:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007436:	e00a      	b.n	800744e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007438:	f7fb f90e 	bl	8002658 <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	f241 3288 	movw	r2, #5000	; 0x1388
 8007446:	4293      	cmp	r3, r2
 8007448:	d901      	bls.n	800744e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	e06e      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800744e:	4b3a      	ldr	r3, [pc, #232]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f003 020c 	and.w	r2, r3, #12
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	429a      	cmp	r2, r3
 800745e:	d1eb      	bne.n	8007438 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0302 	and.w	r3, r3, #2
 8007468:	2b00      	cmp	r3, #0
 800746a:	d010      	beq.n	800748e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	4b31      	ldr	r3, [pc, #196]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007478:	429a      	cmp	r2, r3
 800747a:	d208      	bcs.n	800748e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800747c:	4b2e      	ldr	r3, [pc, #184]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	492b      	ldr	r1, [pc, #172]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 800748a:	4313      	orrs	r3, r2
 800748c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800748e:	4b29      	ldr	r3, [pc, #164]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	683a      	ldr	r2, [r7, #0]
 8007498:	429a      	cmp	r2, r3
 800749a:	d210      	bcs.n	80074be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800749c:	4b25      	ldr	r3, [pc, #148]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f023 0207 	bic.w	r2, r3, #7
 80074a4:	4923      	ldr	r1, [pc, #140]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074ac:	4b21      	ldr	r3, [pc, #132]	; (8007534 <HAL_RCC_ClockConfig+0x1ec>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0307 	and.w	r3, r3, #7
 80074b4:	683a      	ldr	r2, [r7, #0]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d001      	beq.n	80074be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e036      	b.n	800752c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0304 	and.w	r3, r3, #4
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d008      	beq.n	80074dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074ca:	4b1b      	ldr	r3, [pc, #108]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	4918      	ldr	r1, [pc, #96]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 0308 	and.w	r3, r3, #8
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d009      	beq.n	80074fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80074e8:	4b13      	ldr	r3, [pc, #76]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	00db      	lsls	r3, r3, #3
 80074f6:	4910      	ldr	r1, [pc, #64]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 80074f8:	4313      	orrs	r3, r2
 80074fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80074fc:	f000 f824 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8007500:	4602      	mov	r2, r0
 8007502:	4b0d      	ldr	r3, [pc, #52]	; (8007538 <HAL_RCC_ClockConfig+0x1f0>)
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	091b      	lsrs	r3, r3, #4
 8007508:	f003 030f 	and.w	r3, r3, #15
 800750c:	490b      	ldr	r1, [pc, #44]	; (800753c <HAL_RCC_ClockConfig+0x1f4>)
 800750e:	5ccb      	ldrb	r3, [r1, r3]
 8007510:	f003 031f 	and.w	r3, r3, #31
 8007514:	fa22 f303 	lsr.w	r3, r2, r3
 8007518:	4a09      	ldr	r2, [pc, #36]	; (8007540 <HAL_RCC_ClockConfig+0x1f8>)
 800751a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800751c:	4b09      	ldr	r3, [pc, #36]	; (8007544 <HAL_RCC_ClockConfig+0x1fc>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4618      	mov	r0, r3
 8007522:	f7fb f849 	bl	80025b8 <HAL_InitTick>
 8007526:	4603      	mov	r3, r0
 8007528:	72fb      	strb	r3, [r7, #11]

  return status;
 800752a:	7afb      	ldrb	r3, [r7, #11]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3710      	adds	r7, #16
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	40022000 	.word	0x40022000
 8007538:	40021000 	.word	0x40021000
 800753c:	0800e20c 	.word	0x0800e20c
 8007540:	20000000 	.word	0x20000000
 8007544:	20000004 	.word	0x20000004

08007548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007548:	b480      	push	{r7}
 800754a:	b089      	sub	sp, #36	; 0x24
 800754c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800754e:	2300      	movs	r3, #0
 8007550:	61fb      	str	r3, [r7, #28]
 8007552:	2300      	movs	r3, #0
 8007554:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007556:	4b3e      	ldr	r3, [pc, #248]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f003 030c 	and.w	r3, r3, #12
 800755e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007560:	4b3b      	ldr	r3, [pc, #236]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	f003 0303 	and.w	r3, r3, #3
 8007568:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d005      	beq.n	800757c <HAL_RCC_GetSysClockFreq+0x34>
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	2b0c      	cmp	r3, #12
 8007574:	d121      	bne.n	80075ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d11e      	bne.n	80075ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800757c:	4b34      	ldr	r3, [pc, #208]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0308 	and.w	r3, r3, #8
 8007584:	2b00      	cmp	r3, #0
 8007586:	d107      	bne.n	8007598 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007588:	4b31      	ldr	r3, [pc, #196]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 800758a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800758e:	0a1b      	lsrs	r3, r3, #8
 8007590:	f003 030f 	and.w	r3, r3, #15
 8007594:	61fb      	str	r3, [r7, #28]
 8007596:	e005      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007598:	4b2d      	ldr	r3, [pc, #180]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	091b      	lsrs	r3, r3, #4
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80075a4:	4a2b      	ldr	r2, [pc, #172]	; (8007654 <HAL_RCC_GetSysClockFreq+0x10c>)
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10d      	bne.n	80075d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80075b8:	e00a      	b.n	80075d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	2b04      	cmp	r3, #4
 80075be:	d102      	bne.n	80075c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80075c0:	4b25      	ldr	r3, [pc, #148]	; (8007658 <HAL_RCC_GetSysClockFreq+0x110>)
 80075c2:	61bb      	str	r3, [r7, #24]
 80075c4:	e004      	b.n	80075d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	2b08      	cmp	r3, #8
 80075ca:	d101      	bne.n	80075d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80075cc:	4b23      	ldr	r3, [pc, #140]	; (800765c <HAL_RCC_GetSysClockFreq+0x114>)
 80075ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	2b0c      	cmp	r3, #12
 80075d4:	d134      	bne.n	8007640 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075d6:	4b1e      	ldr	r3, [pc, #120]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	f003 0303 	and.w	r3, r3, #3
 80075de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d003      	beq.n	80075ee <HAL_RCC_GetSysClockFreq+0xa6>
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	2b03      	cmp	r3, #3
 80075ea:	d003      	beq.n	80075f4 <HAL_RCC_GetSysClockFreq+0xac>
 80075ec:	e005      	b.n	80075fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80075ee:	4b1a      	ldr	r3, [pc, #104]	; (8007658 <HAL_RCC_GetSysClockFreq+0x110>)
 80075f0:	617b      	str	r3, [r7, #20]
      break;
 80075f2:	e005      	b.n	8007600 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80075f4:	4b19      	ldr	r3, [pc, #100]	; (800765c <HAL_RCC_GetSysClockFreq+0x114>)
 80075f6:	617b      	str	r3, [r7, #20]
      break;
 80075f8:	e002      	b.n	8007600 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	617b      	str	r3, [r7, #20]
      break;
 80075fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007600:	4b13      	ldr	r3, [pc, #76]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	091b      	lsrs	r3, r3, #4
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	3301      	adds	r3, #1
 800760c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800760e:	4b10      	ldr	r3, [pc, #64]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	0a1b      	lsrs	r3, r3, #8
 8007614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007618:	697a      	ldr	r2, [r7, #20]
 800761a:	fb03 f202 	mul.w	r2, r3, r2
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	fbb2 f3f3 	udiv	r3, r2, r3
 8007624:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007626:	4b0a      	ldr	r3, [pc, #40]	; (8007650 <HAL_RCC_GetSysClockFreq+0x108>)
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	0e5b      	lsrs	r3, r3, #25
 800762c:	f003 0303 	and.w	r3, r3, #3
 8007630:	3301      	adds	r3, #1
 8007632:	005b      	lsls	r3, r3, #1
 8007634:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	fbb2 f3f3 	udiv	r3, r2, r3
 800763e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007640:	69bb      	ldr	r3, [r7, #24]
}
 8007642:	4618      	mov	r0, r3
 8007644:	3724      	adds	r7, #36	; 0x24
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
 800764e:	bf00      	nop
 8007650:	40021000 	.word	0x40021000
 8007654:	0800e224 	.word	0x0800e224
 8007658:	00f42400 	.word	0x00f42400
 800765c:	007a1200 	.word	0x007a1200

08007660 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007660:	b480      	push	{r7}
 8007662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007664:	4b03      	ldr	r3, [pc, #12]	; (8007674 <HAL_RCC_GetHCLKFreq+0x14>)
 8007666:	681b      	ldr	r3, [r3, #0]
}
 8007668:	4618      	mov	r0, r3
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	20000000 	.word	0x20000000

08007678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800767c:	f7ff fff0 	bl	8007660 <HAL_RCC_GetHCLKFreq>
 8007680:	4602      	mov	r2, r0
 8007682:	4b06      	ldr	r3, [pc, #24]	; (800769c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	0a1b      	lsrs	r3, r3, #8
 8007688:	f003 0307 	and.w	r3, r3, #7
 800768c:	4904      	ldr	r1, [pc, #16]	; (80076a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800768e:	5ccb      	ldrb	r3, [r1, r3]
 8007690:	f003 031f 	and.w	r3, r3, #31
 8007694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007698:	4618      	mov	r0, r3
 800769a:	bd80      	pop	{r7, pc}
 800769c:	40021000 	.word	0x40021000
 80076a0:	0800e21c 	.word	0x0800e21c

080076a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80076a8:	f7ff ffda 	bl	8007660 <HAL_RCC_GetHCLKFreq>
 80076ac:	4602      	mov	r2, r0
 80076ae:	4b06      	ldr	r3, [pc, #24]	; (80076c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	0adb      	lsrs	r3, r3, #11
 80076b4:	f003 0307 	and.w	r3, r3, #7
 80076b8:	4904      	ldr	r1, [pc, #16]	; (80076cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80076ba:	5ccb      	ldrb	r3, [r1, r3]
 80076bc:	f003 031f 	and.w	r3, r3, #31
 80076c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	40021000 	.word	0x40021000
 80076cc:	0800e21c 	.word	0x0800e21c

080076d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b086      	sub	sp, #24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80076d8:	2300      	movs	r3, #0
 80076da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80076dc:	4b2a      	ldr	r3, [pc, #168]	; (8007788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80076de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d003      	beq.n	80076f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80076e8:	f7ff f922 	bl	8006930 <HAL_PWREx_GetVoltageRange>
 80076ec:	6178      	str	r0, [r7, #20]
 80076ee:	e014      	b.n	800771a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80076f0:	4b25      	ldr	r3, [pc, #148]	; (8007788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80076f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076f4:	4a24      	ldr	r2, [pc, #144]	; (8007788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80076f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076fa:	6593      	str	r3, [r2, #88]	; 0x58
 80076fc:	4b22      	ldr	r3, [pc, #136]	; (8007788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80076fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007704:	60fb      	str	r3, [r7, #12]
 8007706:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007708:	f7ff f912 	bl	8006930 <HAL_PWREx_GetVoltageRange>
 800770c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800770e:	4b1e      	ldr	r3, [pc, #120]	; (8007788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007712:	4a1d      	ldr	r2, [pc, #116]	; (8007788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007714:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007718:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007720:	d10b      	bne.n	800773a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2b80      	cmp	r3, #128	; 0x80
 8007726:	d919      	bls.n	800775c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2ba0      	cmp	r3, #160	; 0xa0
 800772c:	d902      	bls.n	8007734 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800772e:	2302      	movs	r3, #2
 8007730:	613b      	str	r3, [r7, #16]
 8007732:	e013      	b.n	800775c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007734:	2301      	movs	r3, #1
 8007736:	613b      	str	r3, [r7, #16]
 8007738:	e010      	b.n	800775c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2b80      	cmp	r3, #128	; 0x80
 800773e:	d902      	bls.n	8007746 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007740:	2303      	movs	r3, #3
 8007742:	613b      	str	r3, [r7, #16]
 8007744:	e00a      	b.n	800775c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2b80      	cmp	r3, #128	; 0x80
 800774a:	d102      	bne.n	8007752 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800774c:	2302      	movs	r3, #2
 800774e:	613b      	str	r3, [r7, #16]
 8007750:	e004      	b.n	800775c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2b70      	cmp	r3, #112	; 0x70
 8007756:	d101      	bne.n	800775c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007758:	2301      	movs	r3, #1
 800775a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800775c:	4b0b      	ldr	r3, [pc, #44]	; (800778c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f023 0207 	bic.w	r2, r3, #7
 8007764:	4909      	ldr	r1, [pc, #36]	; (800778c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	4313      	orrs	r3, r2
 800776a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800776c:	4b07      	ldr	r3, [pc, #28]	; (800778c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 0307 	and.w	r3, r3, #7
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	429a      	cmp	r2, r3
 8007778:	d001      	beq.n	800777e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3718      	adds	r7, #24
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	40021000 	.word	0x40021000
 800778c:	40022000 	.word	0x40022000

08007790 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b086      	sub	sp, #24
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007798:	2300      	movs	r3, #0
 800779a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800779c:	2300      	movs	r3, #0
 800779e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d041      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80077b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80077b4:	d02a      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80077b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80077ba:	d824      	bhi.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80077bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80077c0:	d008      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80077c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80077c6:	d81e      	bhi.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00a      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80077cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077d0:	d010      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80077d2:	e018      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80077d4:	4b86      	ldr	r3, [pc, #536]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	4a85      	ldr	r2, [pc, #532]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80077da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80077e0:	e015      	b.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	3304      	adds	r3, #4
 80077e6:	2100      	movs	r1, #0
 80077e8:	4618      	mov	r0, r3
 80077ea:	f001 f839 	bl	8008860 <RCCEx_PLLSAI1_Config>
 80077ee:	4603      	mov	r3, r0
 80077f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80077f2:	e00c      	b.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	3320      	adds	r3, #32
 80077f8:	2100      	movs	r1, #0
 80077fa:	4618      	mov	r0, r3
 80077fc:	f001 f924 	bl	8008a48 <RCCEx_PLLSAI2_Config>
 8007800:	4603      	mov	r3, r0
 8007802:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007804:	e003      	b.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	74fb      	strb	r3, [r7, #19]
      break;
 800780a:	e000      	b.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800780c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800780e:	7cfb      	ldrb	r3, [r7, #19]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10b      	bne.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007814:	4b76      	ldr	r3, [pc, #472]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800781a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007822:	4973      	ldr	r1, [pc, #460]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007824:	4313      	orrs	r3, r2
 8007826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800782a:	e001      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800782c:	7cfb      	ldrb	r3, [r7, #19]
 800782e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007838:	2b00      	cmp	r3, #0
 800783a:	d041      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007840:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007844:	d02a      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007846:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800784a:	d824      	bhi.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800784c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007850:	d008      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007852:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007856:	d81e      	bhi.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00a      	beq.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800785c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007860:	d010      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007862:	e018      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007864:	4b62      	ldr	r3, [pc, #392]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	4a61      	ldr	r2, [pc, #388]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800786a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800786e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007870:	e015      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	3304      	adds	r3, #4
 8007876:	2100      	movs	r1, #0
 8007878:	4618      	mov	r0, r3
 800787a:	f000 fff1 	bl	8008860 <RCCEx_PLLSAI1_Config>
 800787e:	4603      	mov	r3, r0
 8007880:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007882:	e00c      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3320      	adds	r3, #32
 8007888:	2100      	movs	r1, #0
 800788a:	4618      	mov	r0, r3
 800788c:	f001 f8dc 	bl	8008a48 <RCCEx_PLLSAI2_Config>
 8007890:	4603      	mov	r3, r0
 8007892:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007894:	e003      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	74fb      	strb	r3, [r7, #19]
      break;
 800789a:	e000      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800789c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800789e:	7cfb      	ldrb	r3, [r7, #19]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10b      	bne.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80078a4:	4b52      	ldr	r3, [pc, #328]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078b2:	494f      	ldr	r1, [pc, #316]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80078ba:	e001      	b.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078bc:	7cfb      	ldrb	r3, [r7, #19]
 80078be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f000 80a0 	beq.w	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078ce:	2300      	movs	r3, #0
 80078d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80078d2:	4b47      	ldr	r3, [pc, #284]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d101      	bne.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80078de:	2301      	movs	r3, #1
 80078e0:	e000      	b.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80078e2:	2300      	movs	r3, #0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00d      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078e8:	4b41      	ldr	r3, [pc, #260]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ec:	4a40      	ldr	r2, [pc, #256]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078f2:	6593      	str	r3, [r2, #88]	; 0x58
 80078f4:	4b3e      	ldr	r3, [pc, #248]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078fc:	60bb      	str	r3, [r7, #8]
 80078fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007900:	2301      	movs	r3, #1
 8007902:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007904:	4b3b      	ldr	r3, [pc, #236]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a3a      	ldr	r2, [pc, #232]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800790a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800790e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007910:	f7fa fea2 	bl	8002658 <HAL_GetTick>
 8007914:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007916:	e009      	b.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007918:	f7fa fe9e 	bl	8002658 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	2b02      	cmp	r3, #2
 8007924:	d902      	bls.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	74fb      	strb	r3, [r7, #19]
        break;
 800792a:	e005      	b.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800792c:	4b31      	ldr	r3, [pc, #196]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007934:	2b00      	cmp	r3, #0
 8007936:	d0ef      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007938:	7cfb      	ldrb	r3, [r7, #19]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d15c      	bne.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800793e:	4b2c      	ldr	r3, [pc, #176]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007944:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007948:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d01f      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	429a      	cmp	r2, r3
 800795a:	d019      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800795c:	4b24      	ldr	r3, [pc, #144]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800795e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007966:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007968:	4b21      	ldr	r3, [pc, #132]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800796a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800796e:	4a20      	ldr	r2, [pc, #128]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007974:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007978:	4b1d      	ldr	r3, [pc, #116]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800797a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797e:	4a1c      	ldr	r2, [pc, #112]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007980:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007984:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007988:	4a19      	ldr	r2, [pc, #100]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d016      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800799a:	f7fa fe5d 	bl	8002658 <HAL_GetTick>
 800799e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079a0:	e00b      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079a2:	f7fa fe59 	bl	8002658 <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d902      	bls.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80079b4:	2303      	movs	r3, #3
 80079b6:	74fb      	strb	r3, [r7, #19]
            break;
 80079b8:	e006      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079ba:	4b0d      	ldr	r3, [pc, #52]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079c0:	f003 0302 	and.w	r3, r3, #2
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d0ec      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80079c8:	7cfb      	ldrb	r3, [r7, #19]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10c      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079ce:	4b08      	ldr	r3, [pc, #32]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079de:	4904      	ldr	r1, [pc, #16]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80079e6:	e009      	b.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079e8:	7cfb      	ldrb	r3, [r7, #19]
 80079ea:	74bb      	strb	r3, [r7, #18]
 80079ec:	e006      	b.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80079ee:	bf00      	nop
 80079f0:	40021000 	.word	0x40021000
 80079f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079f8:	7cfb      	ldrb	r3, [r7, #19]
 80079fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80079fc:	7c7b      	ldrb	r3, [r7, #17]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d105      	bne.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a02:	4b9e      	ldr	r3, [pc, #632]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a06:	4a9d      	ldr	r2, [pc, #628]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a0c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00a      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a1a:	4b98      	ldr	r3, [pc, #608]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a20:	f023 0203 	bic.w	r2, r3, #3
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a28:	4994      	ldr	r1, [pc, #592]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 0302 	and.w	r3, r3, #2
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00a      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007a3c:	4b8f      	ldr	r3, [pc, #572]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a42:	f023 020c 	bic.w	r2, r3, #12
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a4a:	498c      	ldr	r1, [pc, #560]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007a5e:	4b87      	ldr	r3, [pc, #540]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a64:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6c:	4983      	ldr	r1, [pc, #524]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00a      	beq.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007a80:	4b7e      	ldr	r3, [pc, #504]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a86:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a8e:	497b      	ldr	r1, [pc, #492]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007a90:	4313      	orrs	r3, r2
 8007a92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 0310 	and.w	r3, r3, #16
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00a      	beq.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007aa2:	4b76      	ldr	r3, [pc, #472]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aa8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ab0:	4972      	ldr	r1, [pc, #456]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 0320 	and.w	r3, r3, #32
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00a      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ac4:	4b6d      	ldr	r3, [pc, #436]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad2:	496a      	ldr	r1, [pc, #424]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00a      	beq.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007ae6:	4b65      	ldr	r3, [pc, #404]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007af4:	4961      	ldr	r1, [pc, #388]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00a      	beq.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007b08:	4b5c      	ldr	r3, [pc, #368]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b16:	4959      	ldr	r1, [pc, #356]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00a      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007b2a:	4b54      	ldr	r3, [pc, #336]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b38:	4950      	ldr	r1, [pc, #320]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00a      	beq.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007b4c:	4b4b      	ldr	r3, [pc, #300]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b52:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b5a:	4948      	ldr	r1, [pc, #288]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00a      	beq.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b6e:	4b43      	ldr	r3, [pc, #268]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b7c:	493f      	ldr	r1, [pc, #252]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d028      	beq.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b90:	4b3a      	ldr	r3, [pc, #232]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b96:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b9e:	4937      	ldr	r1, [pc, #220]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007baa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bae:	d106      	bne.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bb0:	4b32      	ldr	r3, [pc, #200]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	4a31      	ldr	r2, [pc, #196]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bba:	60d3      	str	r3, [r2, #12]
 8007bbc:	e011      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bc2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007bc6:	d10c      	bne.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	3304      	adds	r3, #4
 8007bcc:	2101      	movs	r1, #1
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f000 fe46 	bl	8008860 <RCCEx_PLLSAI1_Config>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007bd8:	7cfb      	ldrb	r3, [r7, #19]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d001      	beq.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007bde:	7cfb      	ldrb	r3, [r7, #19]
 8007be0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d028      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007bee:	4b23      	ldr	r3, [pc, #140]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bf4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bfc:	491f      	ldr	r1, [pc, #124]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c0c:	d106      	bne.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c0e:	4b1b      	ldr	r3, [pc, #108]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	4a1a      	ldr	r2, [pc, #104]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c18:	60d3      	str	r3, [r2, #12]
 8007c1a:	e011      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007c24:	d10c      	bne.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	3304      	adds	r3, #4
 8007c2a:	2101      	movs	r1, #1
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f000 fe17 	bl	8008860 <RCCEx_PLLSAI1_Config>
 8007c32:	4603      	mov	r3, r0
 8007c34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c36:	7cfb      	ldrb	r3, [r7, #19]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d001      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007c3c:	7cfb      	ldrb	r3, [r7, #19]
 8007c3e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d02b      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c4c:	4b0b      	ldr	r3, [pc, #44]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c5a:	4908      	ldr	r1, [pc, #32]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c6a:	d109      	bne.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c6c:	4b03      	ldr	r3, [pc, #12]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	4a02      	ldr	r2, [pc, #8]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c76:	60d3      	str	r3, [r2, #12]
 8007c78:	e014      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007c7a:	bf00      	nop
 8007c7c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c84:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007c88:	d10c      	bne.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	2101      	movs	r1, #1
 8007c90:	4618      	mov	r0, r3
 8007c92:	f000 fde5 	bl	8008860 <RCCEx_PLLSAI1_Config>
 8007c96:	4603      	mov	r3, r0
 8007c98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c9a:	7cfb      	ldrb	r3, [r7, #19]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007ca0:	7cfb      	ldrb	r3, [r7, #19]
 8007ca2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d02f      	beq.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007cb0:	4b2b      	ldr	r3, [pc, #172]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cb6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cbe:	4928      	ldr	r1, [pc, #160]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cce:	d10d      	bne.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	3304      	adds	r3, #4
 8007cd4:	2102      	movs	r1, #2
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f000 fdc2 	bl	8008860 <RCCEx_PLLSAI1_Config>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007ce0:	7cfb      	ldrb	r3, [r7, #19]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d014      	beq.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007ce6:	7cfb      	ldrb	r3, [r7, #19]
 8007ce8:	74bb      	strb	r3, [r7, #18]
 8007cea:	e011      	b.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cf0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cf4:	d10c      	bne.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	3320      	adds	r3, #32
 8007cfa:	2102      	movs	r1, #2
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f000 fea3 	bl	8008a48 <RCCEx_PLLSAI2_Config>
 8007d02:	4603      	mov	r3, r0
 8007d04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d06:	7cfb      	ldrb	r3, [r7, #19]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007d0c:	7cfb      	ldrb	r3, [r7, #19]
 8007d0e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00a      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007d1c:	4b10      	ldr	r3, [pc, #64]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d22:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007d2a:	490d      	ldr	r1, [pc, #52]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00b      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007d3e:	4b08      	ldr	r3, [pc, #32]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d44:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d4e:	4904      	ldr	r1, [pc, #16]	; (8007d60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007d50:	4313      	orrs	r3, r2
 8007d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007d56:	7cbb      	ldrb	r3, [r7, #18]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3718      	adds	r7, #24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	40021000 	.word	0x40021000

08007d64 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b088      	sub	sp, #32
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d76:	d13e      	bne.n	8007df6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007d78:	4bb2      	ldr	r3, [pc, #712]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d82:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d8a:	d028      	beq.n	8007dde <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d92:	f200 8542 	bhi.w	800881a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d9c:	d005      	beq.n	8007daa <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007da4:	d00e      	beq.n	8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8007da6:	f000 bd38 	b.w	800881a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007daa:	4ba6      	ldr	r3, [pc, #664]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007db0:	f003 0302 	and.w	r3, r3, #2
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	f040 8532 	bne.w	800881e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8007dba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dbe:	61fb      	str	r3, [r7, #28]
      break;
 8007dc0:	f000 bd2d 	b.w	800881e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007dc4:	4b9f      	ldr	r3, [pc, #636]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007dca:	f003 0302 	and.w	r3, r3, #2
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	f040 8527 	bne.w	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8007dd4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007dd8:	61fb      	str	r3, [r7, #28]
      break;
 8007dda:	f000 bd22 	b.w	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007dde:	4b99      	ldr	r3, [pc, #612]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007de6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007dea:	f040 851c 	bne.w	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8007dee:	4b96      	ldr	r3, [pc, #600]	; (8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8007df0:	61fb      	str	r3, [r7, #28]
      break;
 8007df2:	f000 bd18 	b.w	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007df6:	4b93      	ldr	r3, [pc, #588]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	f003 0303 	and.w	r3, r3, #3
 8007dfe:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	2b03      	cmp	r3, #3
 8007e04:	d036      	beq.n	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2b03      	cmp	r3, #3
 8007e0a:	d840      	bhi.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d003      	beq.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d020      	beq.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8007e18:	e039      	b.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007e1a:	4b8a      	ldr	r3, [pc, #552]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0302 	and.w	r3, r3, #2
 8007e22:	2b02      	cmp	r3, #2
 8007e24:	d116      	bne.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007e26:	4b87      	ldr	r3, [pc, #540]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0308 	and.w	r3, r3, #8
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d005      	beq.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8007e32:	4b84      	ldr	r3, [pc, #528]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	091b      	lsrs	r3, r3, #4
 8007e38:	f003 030f 	and.w	r3, r3, #15
 8007e3c:	e005      	b.n	8007e4a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8007e3e:	4b81      	ldr	r3, [pc, #516]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e44:	0a1b      	lsrs	r3, r3, #8
 8007e46:	f003 030f 	and.w	r3, r3, #15
 8007e4a:	4a80      	ldr	r2, [pc, #512]	; (800804c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8007e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e50:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007e52:	e01f      	b.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	61bb      	str	r3, [r7, #24]
      break;
 8007e58:	e01c      	b.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e5a:	4b7a      	ldr	r3, [pc, #488]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e66:	d102      	bne.n	8007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8007e68:	4b79      	ldr	r3, [pc, #484]	; (8008050 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8007e6a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007e6c:	e012      	b.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	61bb      	str	r3, [r7, #24]
      break;
 8007e72:	e00f      	b.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007e74:	4b73      	ldr	r3, [pc, #460]	; (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e80:	d102      	bne.n	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8007e82:	4b74      	ldr	r3, [pc, #464]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8007e84:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007e86:	e005      	b.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	61bb      	str	r3, [r7, #24]
      break;
 8007e8c:	e002      	b.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	61bb      	str	r3, [r7, #24]
      break;
 8007e92:	bf00      	nop
    }

    switch(PeriphClk)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007e9a:	f000 80dd 	beq.w	8008058 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007ea4:	f200 84c1 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007eae:	f000 80d3 	beq.w	8008058 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007eb8:	f200 84b7 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ec2:	f000 835f 	beq.w	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ecc:	f200 84ad 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ed6:	f000 847e 	beq.w	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ee0:	f200 84a3 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007eea:	f000 82cd 	beq.w	8008488 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ef4:	f200 8499 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007efe:	f000 80ab 	beq.w	8008058 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f08:	f200 848f 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f12:	f000 8090 	beq.w	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f1c:	f200 8485 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f26:	d07f      	beq.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f2e:	f200 847c 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f38:	f000 8403 	beq.w	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f42:	f200 8472 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f4c:	f000 83af 	beq.w	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f56:	f200 8468 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f60:	f000 8379 	beq.w	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f6a:	f200 845e 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b80      	cmp	r3, #128	; 0x80
 8007f72:	f000 8344 	beq.w	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2b80      	cmp	r3, #128	; 0x80
 8007f7a:	f200 8456 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2b20      	cmp	r3, #32
 8007f82:	d84b      	bhi.n	800801c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	f000 844f 	beq.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	2b1f      	cmp	r3, #31
 8007f92:	f200 844a 	bhi.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8007f96:	a201      	add	r2, pc, #4	; (adr r2, 8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8007f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f9c:	08008185 	.word	0x08008185
 8007fa0:	080081f3 	.word	0x080081f3
 8007fa4:	0800882b 	.word	0x0800882b
 8007fa8:	08008287 	.word	0x08008287
 8007fac:	0800882b 	.word	0x0800882b
 8007fb0:	0800882b 	.word	0x0800882b
 8007fb4:	0800882b 	.word	0x0800882b
 8007fb8:	0800830d 	.word	0x0800830d
 8007fbc:	0800882b 	.word	0x0800882b
 8007fc0:	0800882b 	.word	0x0800882b
 8007fc4:	0800882b 	.word	0x0800882b
 8007fc8:	0800882b 	.word	0x0800882b
 8007fcc:	0800882b 	.word	0x0800882b
 8007fd0:	0800882b 	.word	0x0800882b
 8007fd4:	0800882b 	.word	0x0800882b
 8007fd8:	08008385 	.word	0x08008385
 8007fdc:	0800882b 	.word	0x0800882b
 8007fe0:	0800882b 	.word	0x0800882b
 8007fe4:	0800882b 	.word	0x0800882b
 8007fe8:	0800882b 	.word	0x0800882b
 8007fec:	0800882b 	.word	0x0800882b
 8007ff0:	0800882b 	.word	0x0800882b
 8007ff4:	0800882b 	.word	0x0800882b
 8007ff8:	0800882b 	.word	0x0800882b
 8007ffc:	0800882b 	.word	0x0800882b
 8008000:	0800882b 	.word	0x0800882b
 8008004:	0800882b 	.word	0x0800882b
 8008008:	0800882b 	.word	0x0800882b
 800800c:	0800882b 	.word	0x0800882b
 8008010:	0800882b 	.word	0x0800882b
 8008014:	0800882b 	.word	0x0800882b
 8008018:	08008407 	.word	0x08008407
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b40      	cmp	r3, #64	; 0x40
 8008020:	f000 82c1 	beq.w	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8008024:	f000 bc01 	b.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8008028:	69b9      	ldr	r1, [r7, #24]
 800802a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800802e:	f000 fde9 	bl	8008c04 <RCCEx_GetSAIxPeriphCLKFreq>
 8008032:	61f8      	str	r0, [r7, #28]
      break;
 8008034:	e3fa      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8008036:	69b9      	ldr	r1, [r7, #24]
 8008038:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800803c:	f000 fde2 	bl	8008c04 <RCCEx_GetSAIxPeriphCLKFreq>
 8008040:	61f8      	str	r0, [r7, #28]
      break;
 8008042:	e3f3      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8008044:	40021000 	.word	0x40021000
 8008048:	0003d090 	.word	0x0003d090
 800804c:	0800e224 	.word	0x0800e224
 8008050:	00f42400 	.word	0x00f42400
 8008054:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8008058:	4ba9      	ldr	r3, [pc, #676]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800805a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800805e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8008062:	613b      	str	r3, [r7, #16]
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800806a:	d00c      	beq.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008072:	d87f      	bhi.n	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800807a:	d04e      	beq.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008082:	d01d      	beq.n	80080c0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8008084:	e076      	b.n	8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008086:	4b9e      	ldr	r3, [pc, #632]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f003 0302 	and.w	r3, r3, #2
 800808e:	2b02      	cmp	r3, #2
 8008090:	d172      	bne.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008092:	4b9b      	ldr	r3, [pc, #620]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 0308 	and.w	r3, r3, #8
 800809a:	2b00      	cmp	r3, #0
 800809c:	d005      	beq.n	80080aa <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800809e:	4b98      	ldr	r3, [pc, #608]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	091b      	lsrs	r3, r3, #4
 80080a4:	f003 030f 	and.w	r3, r3, #15
 80080a8:	e005      	b.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80080aa:	4b95      	ldr	r3, [pc, #596]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80080b0:	0a1b      	lsrs	r3, r3, #8
 80080b2:	f003 030f 	and.w	r3, r3, #15
 80080b6:	4a93      	ldr	r2, [pc, #588]	; (8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80080b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080bc:	61fb      	str	r3, [r7, #28]
          break;
 80080be:	e05b      	b.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80080c0:	4b8f      	ldr	r3, [pc, #572]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80080cc:	d156      	bne.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80080ce:	4b8c      	ldr	r3, [pc, #560]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080da:	d14f      	bne.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80080dc:	4b88      	ldr	r3, [pc, #544]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	0a1b      	lsrs	r3, r3, #8
 80080e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080e6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	fb03 f202 	mul.w	r2, r3, r2
 80080f0:	4b83      	ldr	r3, [pc, #524]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	091b      	lsrs	r3, r3, #4
 80080f6:	f003 0307 	and.w	r3, r3, #7
 80080fa:	3301      	adds	r3, #1
 80080fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008100:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8008102:	4b7f      	ldr	r3, [pc, #508]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	0d5b      	lsrs	r3, r3, #21
 8008108:	f003 0303 	and.w	r3, r3, #3
 800810c:	3301      	adds	r3, #1
 800810e:	005b      	lsls	r3, r3, #1
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	fbb2 f3f3 	udiv	r3, r2, r3
 8008116:	61fb      	str	r3, [r7, #28]
          break;
 8008118:	e030      	b.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800811a:	4b79      	ldr	r3, [pc, #484]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008122:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008126:	d12b      	bne.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8008128:	4b75      	ldr	r3, [pc, #468]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800812a:	691b      	ldr	r3, [r3, #16]
 800812c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008130:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008134:	d124      	bne.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008136:	4b72      	ldr	r3, [pc, #456]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	0a1b      	lsrs	r3, r3, #8
 800813c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008140:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	68fa      	ldr	r2, [r7, #12]
 8008146:	fb03 f202 	mul.w	r2, r3, r2
 800814a:	4b6d      	ldr	r3, [pc, #436]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	091b      	lsrs	r3, r3, #4
 8008150:	f003 0307 	and.w	r3, r3, #7
 8008154:	3301      	adds	r3, #1
 8008156:	fbb2 f3f3 	udiv	r3, r2, r3
 800815a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800815c:	4b68      	ldr	r3, [pc, #416]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	0d5b      	lsrs	r3, r3, #21
 8008162:	f003 0303 	and.w	r3, r3, #3
 8008166:	3301      	adds	r3, #1
 8008168:	005b      	lsls	r3, r3, #1
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008170:	61fb      	str	r3, [r7, #28]
          break;
 8008172:	e005      	b.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8008174:	bf00      	nop
 8008176:	e359      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008178:	bf00      	nop
 800817a:	e357      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800817c:	bf00      	nop
 800817e:	e355      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008180:	bf00      	nop
        break;
 8008182:	e353      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008184:	4b5e      	ldr	r3, [pc, #376]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	613b      	str	r3, [r7, #16]
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	2b03      	cmp	r3, #3
 8008194:	d827      	bhi.n	80081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8008196:	a201      	add	r2, pc, #4	; (adr r2, 800819c <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8008198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800819c:	080081ad 	.word	0x080081ad
 80081a0:	080081b5 	.word	0x080081b5
 80081a4:	080081bd 	.word	0x080081bd
 80081a8:	080081d1 	.word	0x080081d1
          frequency = HAL_RCC_GetPCLK2Freq();
 80081ac:	f7ff fa7a 	bl	80076a4 <HAL_RCC_GetPCLK2Freq>
 80081b0:	61f8      	str	r0, [r7, #28]
          break;
 80081b2:	e01d      	b.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80081b4:	f7ff f9c8 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 80081b8:	61f8      	str	r0, [r7, #28]
          break;
 80081ba:	e019      	b.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80081bc:	4b50      	ldr	r3, [pc, #320]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081c8:	d10f      	bne.n	80081ea <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80081ca:	4b4f      	ldr	r3, [pc, #316]	; (8008308 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80081cc:	61fb      	str	r3, [r7, #28]
          break;
 80081ce:	e00c      	b.n	80081ea <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80081d0:	4b4b      	ldr	r3, [pc, #300]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80081d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081d6:	f003 0302 	and.w	r3, r3, #2
 80081da:	2b02      	cmp	r3, #2
 80081dc:	d107      	bne.n	80081ee <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 80081de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081e2:	61fb      	str	r3, [r7, #28]
          break;
 80081e4:	e003      	b.n	80081ee <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 80081e6:	bf00      	nop
 80081e8:	e320      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80081ea:	bf00      	nop
 80081ec:	e31e      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80081ee:	bf00      	nop
        break;
 80081f0:	e31c      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80081f2:	4b43      	ldr	r3, [pc, #268]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80081f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081f8:	f003 030c 	and.w	r3, r3, #12
 80081fc:	613b      	str	r3, [r7, #16]
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	2b0c      	cmp	r3, #12
 8008202:	d83a      	bhi.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008204:	a201      	add	r2, pc, #4	; (adr r2, 800820c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8008206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800820a:	bf00      	nop
 800820c:	08008241 	.word	0x08008241
 8008210:	0800827b 	.word	0x0800827b
 8008214:	0800827b 	.word	0x0800827b
 8008218:	0800827b 	.word	0x0800827b
 800821c:	08008249 	.word	0x08008249
 8008220:	0800827b 	.word	0x0800827b
 8008224:	0800827b 	.word	0x0800827b
 8008228:	0800827b 	.word	0x0800827b
 800822c:	08008251 	.word	0x08008251
 8008230:	0800827b 	.word	0x0800827b
 8008234:	0800827b 	.word	0x0800827b
 8008238:	0800827b 	.word	0x0800827b
 800823c:	08008265 	.word	0x08008265
          frequency = HAL_RCC_GetPCLK1Freq();
 8008240:	f7ff fa1a 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 8008244:	61f8      	str	r0, [r7, #28]
          break;
 8008246:	e01d      	b.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8008248:	f7ff f97e 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 800824c:	61f8      	str	r0, [r7, #28]
          break;
 800824e:	e019      	b.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008250:	4b2b      	ldr	r3, [pc, #172]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800825c:	d10f      	bne.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800825e:	4b2a      	ldr	r3, [pc, #168]	; (8008308 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8008260:	61fb      	str	r3, [r7, #28]
          break;
 8008262:	e00c      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008264:	4b26      	ldr	r3, [pc, #152]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800826a:	f003 0302 	and.w	r3, r3, #2
 800826e:	2b02      	cmp	r3, #2
 8008270:	d107      	bne.n	8008282 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8008272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008276:	61fb      	str	r3, [r7, #28]
          break;
 8008278:	e003      	b.n	8008282 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800827a:	bf00      	nop
 800827c:	e2d6      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800827e:	bf00      	nop
 8008280:	e2d4      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008282:	bf00      	nop
        break;
 8008284:	e2d2      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008286:	4b1e      	ldr	r3, [pc, #120]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800828c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008290:	613b      	str	r3, [r7, #16]
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	2b30      	cmp	r3, #48	; 0x30
 8008296:	d021      	beq.n	80082dc <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	2b30      	cmp	r3, #48	; 0x30
 800829c:	d829      	bhi.n	80082f2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	2b20      	cmp	r3, #32
 80082a2:	d011      	beq.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2b20      	cmp	r3, #32
 80082a8:	d823      	bhi.n	80082f2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d003      	beq.n	80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	2b10      	cmp	r3, #16
 80082b4:	d004      	beq.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80082b6:	e01c      	b.n	80082f2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80082b8:	f7ff f9de 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 80082bc:	61f8      	str	r0, [r7, #28]
          break;
 80082be:	e01d      	b.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80082c0:	f7ff f942 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 80082c4:	61f8      	str	r0, [r7, #28]
          break;
 80082c6:	e019      	b.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80082c8:	4b0d      	ldr	r3, [pc, #52]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082d4:	d10f      	bne.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 80082d6:	4b0c      	ldr	r3, [pc, #48]	; (8008308 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80082d8:	61fb      	str	r3, [r7, #28]
          break;
 80082da:	e00c      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80082dc:	4b08      	ldr	r3, [pc, #32]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80082de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082e2:	f003 0302 	and.w	r3, r3, #2
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d107      	bne.n	80082fa <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 80082ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082ee:	61fb      	str	r3, [r7, #28]
          break;
 80082f0:	e003      	b.n	80082fa <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 80082f2:	bf00      	nop
 80082f4:	e29a      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80082f6:	bf00      	nop
 80082f8:	e298      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80082fa:	bf00      	nop
        break;
 80082fc:	e296      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80082fe:	bf00      	nop
 8008300:	40021000 	.word	0x40021000
 8008304:	0800e224 	.word	0x0800e224
 8008308:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800830c:	4b9b      	ldr	r3, [pc, #620]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800830e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008312:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008316:	613b      	str	r3, [r7, #16]
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	2bc0      	cmp	r3, #192	; 0xc0
 800831c:	d021      	beq.n	8008362 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	2bc0      	cmp	r3, #192	; 0xc0
 8008322:	d829      	bhi.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	2b80      	cmp	r3, #128	; 0x80
 8008328:	d011      	beq.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	2b80      	cmp	r3, #128	; 0x80
 800832e:	d823      	bhi.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d003      	beq.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	2b40      	cmp	r3, #64	; 0x40
 800833a:	d004      	beq.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 800833c:	e01c      	b.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800833e:	f7ff f99b 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 8008342:	61f8      	str	r0, [r7, #28]
          break;
 8008344:	e01d      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8008346:	f7ff f8ff 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 800834a:	61f8      	str	r0, [r7, #28]
          break;
 800834c:	e019      	b.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800834e:	4b8b      	ldr	r3, [pc, #556]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800835a:	d10f      	bne.n	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 800835c:	4b88      	ldr	r3, [pc, #544]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800835e:	61fb      	str	r3, [r7, #28]
          break;
 8008360:	e00c      	b.n	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008362:	4b86      	ldr	r3, [pc, #536]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008368:	f003 0302 	and.w	r3, r3, #2
 800836c:	2b02      	cmp	r3, #2
 800836e:	d107      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8008370:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008374:	61fb      	str	r3, [r7, #28]
          break;
 8008376:	e003      	b.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8008378:	bf00      	nop
 800837a:	e257      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800837c:	bf00      	nop
 800837e:	e255      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008380:	bf00      	nop
        break;
 8008382:	e253      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008384:	4b7d      	ldr	r3, [pc, #500]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800838a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800838e:	613b      	str	r3, [r7, #16]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008396:	d025      	beq.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800839e:	d82c      	bhi.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083a6:	d013      	beq.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083ae:	d824      	bhi.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d004      	beq.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083bc:	d004      	beq.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80083be:	e01c      	b.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 80083c0:	f7ff f95a 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 80083c4:	61f8      	str	r0, [r7, #28]
          break;
 80083c6:	e01d      	b.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80083c8:	f7ff f8be 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 80083cc:	61f8      	str	r0, [r7, #28]
          break;
 80083ce:	e019      	b.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80083d0:	4b6a      	ldr	r3, [pc, #424]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083dc:	d10f      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 80083de:	4b68      	ldr	r3, [pc, #416]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80083e0:	61fb      	str	r3, [r7, #28]
          break;
 80083e2:	e00c      	b.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80083e4:	4b65      	ldr	r3, [pc, #404]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80083e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083ea:	f003 0302 	and.w	r3, r3, #2
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d107      	bne.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 80083f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083f6:	61fb      	str	r3, [r7, #28]
          break;
 80083f8:	e003      	b.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 80083fa:	bf00      	nop
 80083fc:	e216      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80083fe:	bf00      	nop
 8008400:	e214      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008402:	bf00      	nop
        break;
 8008404:	e212      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008406:	4b5d      	ldr	r3, [pc, #372]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800840c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008410:	613b      	str	r3, [r7, #16]
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008418:	d025      	beq.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008420:	d82c      	bhi.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008428:	d013      	beq.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008430:	d824      	bhi.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d004      	beq.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800843e:	d004      	beq.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8008440:	e01c      	b.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008442:	f7ff f919 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 8008446:	61f8      	str	r0, [r7, #28]
          break;
 8008448:	e01d      	b.n	8008486 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800844a:	f7ff f87d 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 800844e:	61f8      	str	r0, [r7, #28]
          break;
 8008450:	e019      	b.n	8008486 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008452:	4b4a      	ldr	r3, [pc, #296]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800845a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800845e:	d10f      	bne.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8008460:	4b47      	ldr	r3, [pc, #284]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8008462:	61fb      	str	r3, [r7, #28]
          break;
 8008464:	e00c      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008466:	4b45      	ldr	r3, [pc, #276]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800846c:	f003 0302 	and.w	r3, r3, #2
 8008470:	2b02      	cmp	r3, #2
 8008472:	d107      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8008474:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008478:	61fb      	str	r3, [r7, #28]
          break;
 800847a:	e003      	b.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 800847c:	bf00      	nop
 800847e:	e1d5      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008480:	bf00      	nop
 8008482:	e1d3      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008484:	bf00      	nop
        break;
 8008486:	e1d1      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008488:	4b3c      	ldr	r3, [pc, #240]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800848a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800848e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008492:	613b      	str	r3, [r7, #16]
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800849a:	d00c      	beq.n	80084b6 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80084a2:	d864      	bhi.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084aa:	d008      	beq.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084b2:	d030      	beq.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80084b4:	e05b      	b.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80084b6:	f7ff f847 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 80084ba:	61f8      	str	r0, [r7, #28]
          break;
 80084bc:	e05c      	b.n	8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80084be:	4b2f      	ldr	r3, [pc, #188]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084ca:	d152      	bne.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 80084cc:	4b2b      	ldr	r3, [pc, #172]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80084ce:	691b      	ldr	r3, [r3, #16]
 80084d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d04c      	beq.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80084d8:	4b28      	ldr	r3, [pc, #160]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	0a1b      	lsrs	r3, r3, #8
 80084de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084e2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	fb03 f202 	mul.w	r2, r3, r2
 80084ec:	4b23      	ldr	r3, [pc, #140]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	091b      	lsrs	r3, r3, #4
 80084f2:	f003 0307 	and.w	r3, r3, #7
 80084f6:	3301      	adds	r3, #1
 80084f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80084fc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80084fe:	4b1f      	ldr	r3, [pc, #124]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008500:	691b      	ldr	r3, [r3, #16]
 8008502:	0e5b      	lsrs	r3, r3, #25
 8008504:	f003 0303 	and.w	r3, r3, #3
 8008508:	3301      	adds	r3, #1
 800850a:	005b      	lsls	r3, r3, #1
 800850c:	69ba      	ldr	r2, [r7, #24]
 800850e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008512:	61fb      	str	r3, [r7, #28]
          break;
 8008514:	e02d      	b.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8008516:	4b19      	ldr	r3, [pc, #100]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800851e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008522:	d128      	bne.n	8008576 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8008524:	4b15      	ldr	r3, [pc, #84]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008526:	695b      	ldr	r3, [r3, #20]
 8008528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d022      	beq.n	8008576 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008530:	4b12      	ldr	r3, [pc, #72]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	0a1b      	lsrs	r3, r3, #8
 8008536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800853a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	fb03 f202 	mul.w	r2, r3, r2
 8008544:	4b0d      	ldr	r3, [pc, #52]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008546:	68db      	ldr	r3, [r3, #12]
 8008548:	091b      	lsrs	r3, r3, #4
 800854a:	f003 0307 	and.w	r3, r3, #7
 800854e:	3301      	adds	r3, #1
 8008550:	fbb2 f3f3 	udiv	r3, r2, r3
 8008554:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8008556:	4b09      	ldr	r3, [pc, #36]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8008558:	695b      	ldr	r3, [r3, #20]
 800855a:	0e5b      	lsrs	r3, r3, #25
 800855c:	f003 0303 	and.w	r3, r3, #3
 8008560:	3301      	adds	r3, #1
 8008562:	005b      	lsls	r3, r3, #1
 8008564:	69ba      	ldr	r2, [r7, #24]
 8008566:	fbb2 f3f3 	udiv	r3, r2, r3
 800856a:	61fb      	str	r3, [r7, #28]
          break;
 800856c:	e003      	b.n	8008576 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800856e:	bf00      	nop
 8008570:	e15c      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008572:	bf00      	nop
 8008574:	e15a      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008576:	bf00      	nop
        break;
 8008578:	e158      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800857a:	bf00      	nop
 800857c:	40021000 	.word	0x40021000
 8008580:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8008584:	4b9d      	ldr	r3, [pc, #628]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8008586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800858a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800858e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d103      	bne.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8008596:	f7ff f885 	bl	80076a4 <HAL_RCC_GetPCLK2Freq>
 800859a:	61f8      	str	r0, [r7, #28]
        break;
 800859c:	e146      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 800859e:	f7fe ffd3 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 80085a2:	61f8      	str	r0, [r7, #28]
        break;
 80085a4:	e142      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80085a6:	4b95      	ldr	r3, [pc, #596]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80085a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085ac:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80085b0:	613b      	str	r3, [r7, #16]
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085b8:	d013      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085c0:	d819      	bhi.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d004      	beq.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ce:	d004      	beq.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80085d0:	e011      	b.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80085d2:	f7ff f851 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 80085d6:	61f8      	str	r0, [r7, #28]
          break;
 80085d8:	e010      	b.n	80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 80085da:	f7fe ffb5 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 80085de:	61f8      	str	r0, [r7, #28]
          break;
 80085e0:	e00c      	b.n	80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085e2:	4b86      	ldr	r3, [pc, #536]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085ee:	d104      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 80085f0:	4b83      	ldr	r3, [pc, #524]	; (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80085f2:	61fb      	str	r3, [r7, #28]
          break;
 80085f4:	e001      	b.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 80085f6:	bf00      	nop
 80085f8:	e118      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80085fa:	bf00      	nop
        break;
 80085fc:	e116      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80085fe:	4b7f      	ldr	r3, [pc, #508]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8008600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008604:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008608:	613b      	str	r3, [r7, #16]
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008610:	d013      	beq.n	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008618:	d819      	bhi.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d004      	beq.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008626:	d004      	beq.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8008628:	e011      	b.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800862a:	f7ff f825 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 800862e:	61f8      	str	r0, [r7, #28]
          break;
 8008630:	e010      	b.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8008632:	f7fe ff89 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8008636:	61f8      	str	r0, [r7, #28]
          break;
 8008638:	e00c      	b.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800863a:	4b70      	ldr	r3, [pc, #448]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008642:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008646:	d104      	bne.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8008648:	4b6d      	ldr	r3, [pc, #436]	; (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800864a:	61fb      	str	r3, [r7, #28]
          break;
 800864c:	e001      	b.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800864e:	bf00      	nop
 8008650:	e0ec      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008652:	bf00      	nop
        break;
 8008654:	e0ea      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008656:	4b69      	ldr	r3, [pc, #420]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8008658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800865c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008660:	613b      	str	r3, [r7, #16]
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008668:	d013      	beq.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008670:	d819      	bhi.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d004      	beq.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800867e:	d004      	beq.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8008680:	e011      	b.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008682:	f7fe fff9 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 8008686:	61f8      	str	r0, [r7, #28]
          break;
 8008688:	e010      	b.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 800868a:	f7fe ff5d 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 800868e:	61f8      	str	r0, [r7, #28]
          break;
 8008690:	e00c      	b.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008692:	4b5a      	ldr	r3, [pc, #360]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800869a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800869e:	d104      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80086a0:	4b57      	ldr	r3, [pc, #348]	; (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80086a2:	61fb      	str	r3, [r7, #28]
          break;
 80086a4:	e001      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80086a6:	bf00      	nop
 80086a8:	e0c0      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80086aa:	bf00      	nop
        break;
 80086ac:	e0be      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80086ae:	4b53      	ldr	r3, [pc, #332]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80086b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80086b8:	613b      	str	r3, [r7, #16]
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80086c0:	d02c      	beq.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80086c8:	d833      	bhi.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80086d0:	d01a      	beq.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80086d8:	d82b      	bhi.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d004      	beq.n	80086ea <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80086e6:	d004      	beq.n	80086f2 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 80086e8:	e023      	b.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 80086ea:	f7fe ffc5 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 80086ee:	61f8      	str	r0, [r7, #28]
          break;
 80086f0:	e026      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80086f2:	4b42      	ldr	r3, [pc, #264]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80086f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b02      	cmp	r3, #2
 80086fe:	d11a      	bne.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8008700:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008704:	61fb      	str	r3, [r7, #28]
          break;
 8008706:	e016      	b.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008708:	4b3c      	ldr	r3, [pc, #240]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008714:	d111      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8008716:	4b3a      	ldr	r3, [pc, #232]	; (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8008718:	61fb      	str	r3, [r7, #28]
          break;
 800871a:	e00e      	b.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800871c:	4b37      	ldr	r3, [pc, #220]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800871e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b02      	cmp	r3, #2
 8008728:	d109      	bne.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800872a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800872e:	61fb      	str	r3, [r7, #28]
          break;
 8008730:	e005      	b.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8008732:	bf00      	nop
 8008734:	e07a      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8008736:	bf00      	nop
 8008738:	e078      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800873a:	bf00      	nop
 800873c:	e076      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800873e:	bf00      	nop
        break;
 8008740:	e074      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008742:	4b2e      	ldr	r3, [pc, #184]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8008744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008748:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800874c:	613b      	str	r3, [r7, #16]
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008754:	d02c      	beq.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800875c:	d833      	bhi.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008764:	d01a      	beq.n	800879c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800876c:	d82b      	bhi.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d004      	beq.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800877a:	d004      	beq.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 800877c:	e023      	b.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 800877e:	f7fe ff7b 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 8008782:	61f8      	str	r0, [r7, #28]
          break;
 8008784:	e026      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008786:	4b1d      	ldr	r3, [pc, #116]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8008788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b02      	cmp	r3, #2
 8008792:	d11a      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8008794:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008798:	61fb      	str	r3, [r7, #28]
          break;
 800879a:	e016      	b.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800879c:	4b17      	ldr	r3, [pc, #92]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087a8:	d111      	bne.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80087aa:	4b15      	ldr	r3, [pc, #84]	; (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80087ac:	61fb      	str	r3, [r7, #28]
          break;
 80087ae:	e00e      	b.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80087b0:	4b12      	ldr	r3, [pc, #72]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80087b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087b6:	f003 0302 	and.w	r3, r3, #2
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d109      	bne.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80087be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80087c2:	61fb      	str	r3, [r7, #28]
          break;
 80087c4:	e005      	b.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80087c6:	bf00      	nop
 80087c8:	e030      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80087ca:	bf00      	nop
 80087cc:	e02e      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80087ce:	bf00      	nop
 80087d0:	e02c      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80087d2:	bf00      	nop
        break;
 80087d4:	e02a      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80087d6:	4b09      	ldr	r3, [pc, #36]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80087d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087e0:	613b      	str	r3, [r7, #16]
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d004      	beq.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087ee:	d009      	beq.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 80087f0:	e012      	b.n	8008818 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80087f2:	f7fe ff41 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 80087f6:	61f8      	str	r0, [r7, #28]
          break;
 80087f8:	e00e      	b.n	8008818 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80087fa:	bf00      	nop
 80087fc:	40021000 	.word	0x40021000
 8008800:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008804:	4b0c      	ldr	r3, [pc, #48]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800880c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008810:	d101      	bne.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8008812:	4b0a      	ldr	r3, [pc, #40]	; (800883c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8008814:	61fb      	str	r3, [r7, #28]
          break;
 8008816:	bf00      	nop
        break;
 8008818:	e008      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800881a:	bf00      	nop
 800881c:	e006      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800881e:	bf00      	nop
 8008820:	e004      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8008822:	bf00      	nop
 8008824:	e002      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8008826:	bf00      	nop
 8008828:	e000      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800882a:	bf00      	nop
    }
  }

  return(frequency);
 800882c:	69fb      	ldr	r3, [r7, #28]
}
 800882e:	4618      	mov	r0, r3
 8008830:	3720      	adds	r7, #32
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	40021000 	.word	0x40021000
 800883c:	00f42400 	.word	0x00f42400

08008840 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008840:	b480      	push	{r7}
 8008842:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008844:	4b05      	ldr	r3, [pc, #20]	; (800885c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a04      	ldr	r2, [pc, #16]	; (800885c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800884a:	f043 0304 	orr.w	r3, r3, #4
 800884e:	6013      	str	r3, [r2, #0]
}
 8008850:	bf00      	nop
 8008852:	46bd      	mov	sp, r7
 8008854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop
 800885c:	40021000 	.word	0x40021000

08008860 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800886a:	2300      	movs	r3, #0
 800886c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800886e:	4b75      	ldr	r3, [pc, #468]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008870:	68db      	ldr	r3, [r3, #12]
 8008872:	f003 0303 	and.w	r3, r3, #3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d018      	beq.n	80088ac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800887a:	4b72      	ldr	r3, [pc, #456]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	f003 0203 	and.w	r2, r3, #3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	429a      	cmp	r2, r3
 8008888:	d10d      	bne.n	80088a6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
       ||
 800888e:	2b00      	cmp	r3, #0
 8008890:	d009      	beq.n	80088a6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008892:	4b6c      	ldr	r3, [pc, #432]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	091b      	lsrs	r3, r3, #4
 8008898:	f003 0307 	and.w	r3, r3, #7
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
       ||
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d047      	beq.n	8008936 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	73fb      	strb	r3, [r7, #15]
 80088aa:	e044      	b.n	8008936 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b03      	cmp	r3, #3
 80088b2:	d018      	beq.n	80088e6 <RCCEx_PLLSAI1_Config+0x86>
 80088b4:	2b03      	cmp	r3, #3
 80088b6:	d825      	bhi.n	8008904 <RCCEx_PLLSAI1_Config+0xa4>
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d002      	beq.n	80088c2 <RCCEx_PLLSAI1_Config+0x62>
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d009      	beq.n	80088d4 <RCCEx_PLLSAI1_Config+0x74>
 80088c0:	e020      	b.n	8008904 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80088c2:	4b60      	ldr	r3, [pc, #384]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0302 	and.w	r3, r3, #2
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d11d      	bne.n	800890a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80088d2:	e01a      	b.n	800890a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80088d4:	4b5b      	ldr	r3, [pc, #364]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d116      	bne.n	800890e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80088e4:	e013      	b.n	800890e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80088e6:	4b57      	ldr	r3, [pc, #348]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10f      	bne.n	8008912 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80088f2:	4b54      	ldr	r3, [pc, #336]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d109      	bne.n	8008912 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008902:	e006      	b.n	8008912 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	73fb      	strb	r3, [r7, #15]
      break;
 8008908:	e004      	b.n	8008914 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800890a:	bf00      	nop
 800890c:	e002      	b.n	8008914 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800890e:	bf00      	nop
 8008910:	e000      	b.n	8008914 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008912:	bf00      	nop
    }

    if(status == HAL_OK)
 8008914:	7bfb      	ldrb	r3, [r7, #15]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10d      	bne.n	8008936 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800891a:	4b4a      	ldr	r3, [pc, #296]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6819      	ldr	r1, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	3b01      	subs	r3, #1
 800892c:	011b      	lsls	r3, r3, #4
 800892e:	430b      	orrs	r3, r1
 8008930:	4944      	ldr	r1, [pc, #272]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008932:	4313      	orrs	r3, r2
 8008934:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008936:	7bfb      	ldrb	r3, [r7, #15]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d17d      	bne.n	8008a38 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800893c:	4b41      	ldr	r3, [pc, #260]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a40      	ldr	r2, [pc, #256]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008942:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008946:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008948:	f7f9 fe86 	bl	8002658 <HAL_GetTick>
 800894c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800894e:	e009      	b.n	8008964 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008950:	f7f9 fe82 	bl	8002658 <HAL_GetTick>
 8008954:	4602      	mov	r2, r0
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	2b02      	cmp	r3, #2
 800895c:	d902      	bls.n	8008964 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	73fb      	strb	r3, [r7, #15]
        break;
 8008962:	e005      	b.n	8008970 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008964:	4b37      	ldr	r3, [pc, #220]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1ef      	bne.n	8008950 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008970:	7bfb      	ldrb	r3, [r7, #15]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d160      	bne.n	8008a38 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d111      	bne.n	80089a0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800897c:	4b31      	ldr	r3, [pc, #196]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 800897e:	691b      	ldr	r3, [r3, #16]
 8008980:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6892      	ldr	r2, [r2, #8]
 800898c:	0211      	lsls	r1, r2, #8
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	68d2      	ldr	r2, [r2, #12]
 8008992:	0912      	lsrs	r2, r2, #4
 8008994:	0452      	lsls	r2, r2, #17
 8008996:	430a      	orrs	r2, r1
 8008998:	492a      	ldr	r1, [pc, #168]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 800899a:	4313      	orrs	r3, r2
 800899c:	610b      	str	r3, [r1, #16]
 800899e:	e027      	b.n	80089f0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d112      	bne.n	80089cc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80089a6:	4b27      	ldr	r3, [pc, #156]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80089ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	6892      	ldr	r2, [r2, #8]
 80089b6:	0211      	lsls	r1, r2, #8
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	6912      	ldr	r2, [r2, #16]
 80089bc:	0852      	lsrs	r2, r2, #1
 80089be:	3a01      	subs	r2, #1
 80089c0:	0552      	lsls	r2, r2, #21
 80089c2:	430a      	orrs	r2, r1
 80089c4:	491f      	ldr	r1, [pc, #124]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089c6:	4313      	orrs	r3, r2
 80089c8:	610b      	str	r3, [r1, #16]
 80089ca:	e011      	b.n	80089f0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80089cc:	4b1d      	ldr	r3, [pc, #116]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80089d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	6892      	ldr	r2, [r2, #8]
 80089dc:	0211      	lsls	r1, r2, #8
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	6952      	ldr	r2, [r2, #20]
 80089e2:	0852      	lsrs	r2, r2, #1
 80089e4:	3a01      	subs	r2, #1
 80089e6:	0652      	lsls	r2, r2, #25
 80089e8:	430a      	orrs	r2, r1
 80089ea:	4916      	ldr	r1, [pc, #88]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089ec:	4313      	orrs	r3, r2
 80089ee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80089f0:	4b14      	ldr	r3, [pc, #80]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a13      	ldr	r2, [pc, #76]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80089fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089fc:	f7f9 fe2c 	bl	8002658 <HAL_GetTick>
 8008a00:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008a02:	e009      	b.n	8008a18 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008a04:	f7f9 fe28 	bl	8002658 <HAL_GetTick>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	1ad3      	subs	r3, r2, r3
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d902      	bls.n	8008a18 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8008a12:	2303      	movs	r3, #3
 8008a14:	73fb      	strb	r3, [r7, #15]
          break;
 8008a16:	e005      	b.n	8008a24 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008a18:	4b0a      	ldr	r3, [pc, #40]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d0ef      	beq.n	8008a04 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008a24:	7bfb      	ldrb	r3, [r7, #15]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d106      	bne.n	8008a38 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008a2a:	4b06      	ldr	r3, [pc, #24]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a2c:	691a      	ldr	r2, [r3, #16]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	699b      	ldr	r3, [r3, #24]
 8008a32:	4904      	ldr	r1, [pc, #16]	; (8008a44 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008a34:	4313      	orrs	r3, r2
 8008a36:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	40021000 	.word	0x40021000

08008a48 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008a52:	2300      	movs	r3, #0
 8008a54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008a56:	4b6a      	ldr	r3, [pc, #424]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	f003 0303 	and.w	r3, r3, #3
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d018      	beq.n	8008a94 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008a62:	4b67      	ldr	r3, [pc, #412]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	f003 0203 	and.w	r2, r3, #3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d10d      	bne.n	8008a8e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
       ||
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d009      	beq.n	8008a8e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008a7a:	4b61      	ldr	r3, [pc, #388]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	091b      	lsrs	r3, r3, #4
 8008a80:	f003 0307 	and.w	r3, r3, #7
 8008a84:	1c5a      	adds	r2, r3, #1
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
       ||
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d047      	beq.n	8008b1e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	73fb      	strb	r3, [r7, #15]
 8008a92:	e044      	b.n	8008b1e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2b03      	cmp	r3, #3
 8008a9a:	d018      	beq.n	8008ace <RCCEx_PLLSAI2_Config+0x86>
 8008a9c:	2b03      	cmp	r3, #3
 8008a9e:	d825      	bhi.n	8008aec <RCCEx_PLLSAI2_Config+0xa4>
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d002      	beq.n	8008aaa <RCCEx_PLLSAI2_Config+0x62>
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d009      	beq.n	8008abc <RCCEx_PLLSAI2_Config+0x74>
 8008aa8:	e020      	b.n	8008aec <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008aaa:	4b55      	ldr	r3, [pc, #340]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f003 0302 	and.w	r3, r3, #2
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d11d      	bne.n	8008af2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008aba:	e01a      	b.n	8008af2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008abc:	4b50      	ldr	r3, [pc, #320]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d116      	bne.n	8008af6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008acc:	e013      	b.n	8008af6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008ace:	4b4c      	ldr	r3, [pc, #304]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10f      	bne.n	8008afa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008ada:	4b49      	ldr	r3, [pc, #292]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d109      	bne.n	8008afa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008aea:	e006      	b.n	8008afa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008aec:	2301      	movs	r3, #1
 8008aee:	73fb      	strb	r3, [r7, #15]
      break;
 8008af0:	e004      	b.n	8008afc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008af2:	bf00      	nop
 8008af4:	e002      	b.n	8008afc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008af6:	bf00      	nop
 8008af8:	e000      	b.n	8008afc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008afa:	bf00      	nop
    }

    if(status == HAL_OK)
 8008afc:	7bfb      	ldrb	r3, [r7, #15]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10d      	bne.n	8008b1e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008b02:	4b3f      	ldr	r3, [pc, #252]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6819      	ldr	r1, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	3b01      	subs	r3, #1
 8008b14:	011b      	lsls	r3, r3, #4
 8008b16:	430b      	orrs	r3, r1
 8008b18:	4939      	ldr	r1, [pc, #228]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008b1e:	7bfb      	ldrb	r3, [r7, #15]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d167      	bne.n	8008bf4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008b24:	4b36      	ldr	r3, [pc, #216]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a35      	ldr	r2, [pc, #212]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b30:	f7f9 fd92 	bl	8002658 <HAL_GetTick>
 8008b34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008b36:	e009      	b.n	8008b4c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008b38:	f7f9 fd8e 	bl	8002658 <HAL_GetTick>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	1ad3      	subs	r3, r2, r3
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	d902      	bls.n	8008b4c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008b46:	2303      	movs	r3, #3
 8008b48:	73fb      	strb	r3, [r7, #15]
        break;
 8008b4a:	e005      	b.n	8008b58 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008b4c:	4b2c      	ldr	r3, [pc, #176]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d1ef      	bne.n	8008b38 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008b58:	7bfb      	ldrb	r3, [r7, #15]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d14a      	bne.n	8008bf4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d111      	bne.n	8008b88 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008b64:	4b26      	ldr	r3, [pc, #152]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b66:	695b      	ldr	r3, [r3, #20]
 8008b68:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	6892      	ldr	r2, [r2, #8]
 8008b74:	0211      	lsls	r1, r2, #8
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	68d2      	ldr	r2, [r2, #12]
 8008b7a:	0912      	lsrs	r2, r2, #4
 8008b7c:	0452      	lsls	r2, r2, #17
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	491f      	ldr	r1, [pc, #124]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b82:	4313      	orrs	r3, r2
 8008b84:	614b      	str	r3, [r1, #20]
 8008b86:	e011      	b.n	8008bac <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008b88:	4b1d      	ldr	r3, [pc, #116]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b8a:	695b      	ldr	r3, [r3, #20]
 8008b8c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008b90:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	6892      	ldr	r2, [r2, #8]
 8008b98:	0211      	lsls	r1, r2, #8
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	6912      	ldr	r2, [r2, #16]
 8008b9e:	0852      	lsrs	r2, r2, #1
 8008ba0:	3a01      	subs	r2, #1
 8008ba2:	0652      	lsls	r2, r2, #25
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	4916      	ldr	r1, [pc, #88]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008bac:	4b14      	ldr	r3, [pc, #80]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a13      	ldr	r2, [pc, #76]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bb8:	f7f9 fd4e 	bl	8002658 <HAL_GetTick>
 8008bbc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008bbe:	e009      	b.n	8008bd4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008bc0:	f7f9 fd4a 	bl	8002658 <HAL_GetTick>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d902      	bls.n	8008bd4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	73fb      	strb	r3, [r7, #15]
          break;
 8008bd2:	e005      	b.n	8008be0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008bd4:	4b0a      	ldr	r3, [pc, #40]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d0ef      	beq.n	8008bc0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d106      	bne.n	8008bf4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008be6:	4b06      	ldr	r3, [pc, #24]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008be8:	695a      	ldr	r2, [r3, #20]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	695b      	ldr	r3, [r3, #20]
 8008bee:	4904      	ldr	r1, [pc, #16]	; (8008c00 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	40021000 	.word	0x40021000

08008c04 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b089      	sub	sp, #36	; 0x24
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
 8008c0c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8008c12:	2300      	movs	r3, #0
 8008c14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8008c16:	2300      	movs	r3, #0
 8008c18:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c20:	d10c      	bne.n	8008c3c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008c22:	4b6e      	ldr	r3, [pc, #440]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c28:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008c2c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008c34:	d112      	bne.n	8008c5c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008c36:	4b6a      	ldr	r3, [pc, #424]	; (8008de0 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8008c38:	61fb      	str	r3, [r7, #28]
 8008c3a:	e00f      	b.n	8008c5c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c42:	d10b      	bne.n	8008c5c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008c44:	4b65      	ldr	r3, [pc, #404]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c4a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8008c4e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008c56:	d101      	bne.n	8008c5c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8008c58:	4b61      	ldr	r3, [pc, #388]	; (8008de0 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8008c5a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f040 80b4 	bne.w	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008c6e:	d003      	beq.n	8008c78 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c76:	d135      	bne.n	8008ce4 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8008c78:	4b58      	ldr	r3, [pc, #352]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c84:	f040 80a1 	bne.w	8008dca <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8008c88:	4b54      	ldr	r3, [pc, #336]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f000 809a 	beq.w	8008dca <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008c96:	4b51      	ldr	r3, [pc, #324]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008c98:	68db      	ldr	r3, [r3, #12]
 8008c9a:	091b      	lsrs	r3, r3, #4
 8008c9c:	f003 0307 	and.w	r3, r3, #7
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	693a      	ldr	r2, [r7, #16]
 8008ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008caa:	4b4c      	ldr	r3, [pc, #304]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	0a1b      	lsrs	r3, r3, #8
 8008cb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cb4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d10a      	bne.n	8008cd2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8008cbc:	4b47      	ldr	r3, [pc, #284]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d002      	beq.n	8008cce <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8008cc8:	2311      	movs	r3, #17
 8008cca:	617b      	str	r3, [r7, #20]
 8008ccc:	e001      	b.n	8008cd2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8008cce:	2307      	movs	r3, #7
 8008cd0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	fb03 f202 	mul.w	r2, r3, r2
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ce0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8008ce2:	e072      	b.n	8008dca <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d133      	bne.n	8008d52 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8008cea:	4b3c      	ldr	r3, [pc, #240]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008cf2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008cf6:	d169      	bne.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8008cf8:	4b38      	ldr	r3, [pc, #224]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008cfa:	691b      	ldr	r3, [r3, #16]
 8008cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d063      	beq.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008d04:	4b35      	ldr	r3, [pc, #212]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	091b      	lsrs	r3, r3, #4
 8008d0a:	f003 0307 	and.w	r3, r3, #7
 8008d0e:	3301      	adds	r3, #1
 8008d10:	693a      	ldr	r2, [r7, #16]
 8008d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d16:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008d18:	4b30      	ldr	r3, [pc, #192]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	0a1b      	lsrs	r3, r3, #8
 8008d1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d22:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10a      	bne.n	8008d40 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8008d2a:	4b2c      	ldr	r3, [pc, #176]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d002      	beq.n	8008d3c <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8008d36:	2311      	movs	r3, #17
 8008d38:	617b      	str	r3, [r7, #20]
 8008d3a:	e001      	b.n	8008d40 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8008d3c:	2307      	movs	r3, #7
 8008d3e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	68fa      	ldr	r2, [r7, #12]
 8008d44:	fb03 f202 	mul.w	r2, r3, r2
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4e:	61fb      	str	r3, [r7, #28]
 8008d50:	e03c      	b.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d58:	d003      	beq.n	8008d62 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008d60:	d134      	bne.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8008d62:	4b1e      	ldr	r3, [pc, #120]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008d6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d6e:	d12d      	bne.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8008d70:	4b1a      	ldr	r3, [pc, #104]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d72:	695b      	ldr	r3, [r3, #20]
 8008d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d027      	beq.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008d7c:	4b17      	ldr	r3, [pc, #92]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	091b      	lsrs	r3, r3, #4
 8008d82:	f003 0307 	and.w	r3, r3, #7
 8008d86:	3301      	adds	r3, #1
 8008d88:	693a      	ldr	r2, [r7, #16]
 8008d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d8e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008d90:	4b12      	ldr	r3, [pc, #72]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008d92:	695b      	ldr	r3, [r3, #20]
 8008d94:	0a1b      	lsrs	r3, r3, #8
 8008d96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d9a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10a      	bne.n	8008db8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8008da2:	4b0e      	ldr	r3, [pc, #56]	; (8008ddc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8008da4:	695b      	ldr	r3, [r3, #20]
 8008da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d002      	beq.n	8008db4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8008dae:	2311      	movs	r3, #17
 8008db0:	617b      	str	r3, [r7, #20]
 8008db2:	e001      	b.n	8008db8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8008db4:	2307      	movs	r3, #7
 8008db6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	68fa      	ldr	r2, [r7, #12]
 8008dbc:	fb03 f202 	mul.w	r2, r3, r2
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dc6:	61fb      	str	r3, [r7, #28]
 8008dc8:	e000      	b.n	8008dcc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8008dca:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8008dcc:	69fb      	ldr	r3, [r7, #28]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3724      	adds	r7, #36	; 0x24
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	40021000 	.word	0x40021000
 8008de0:	001fff68 	.word	0x001fff68

08008de4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b088      	sub	sp, #32
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d101      	bne.n	8008df6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	e155      	b.n	80090a2 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d106      	bne.n	8008e10 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7f8 fc28 	bl	8001660 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f959 	bl	80090c8 <SAI_Disable>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d001      	beq.n	8008e20 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e140      	b.n	80090a2 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2202      	movs	r2, #2
 8008e24:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	2b02      	cmp	r3, #2
 8008e2e:	d00c      	beq.n	8008e4a <HAL_SAI_Init+0x66>
 8008e30:	2b02      	cmp	r3, #2
 8008e32:	d80d      	bhi.n	8008e50 <HAL_SAI_Init+0x6c>
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d002      	beq.n	8008e3e <HAL_SAI_Init+0x5a>
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d003      	beq.n	8008e44 <HAL_SAI_Init+0x60>
 8008e3c:	e008      	b.n	8008e50 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	61fb      	str	r3, [r7, #28]
      break;
 8008e42:	e008      	b.n	8008e56 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008e44:	2310      	movs	r3, #16
 8008e46:	61fb      	str	r3, [r7, #28]
      break;
 8008e48:	e005      	b.n	8008e56 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008e4a:	2320      	movs	r3, #32
 8008e4c:	61fb      	str	r3, [r7, #28]
      break;
 8008e4e:	e002      	b.n	8008e56 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8008e50:	2300      	movs	r3, #0
 8008e52:	61fb      	str	r3, [r7, #28]
      break;
 8008e54:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	2b03      	cmp	r3, #3
 8008e5c:	d81d      	bhi.n	8008e9a <HAL_SAI_Init+0xb6>
 8008e5e:	a201      	add	r2, pc, #4	; (adr r2, 8008e64 <HAL_SAI_Init+0x80>)
 8008e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e64:	08008e75 	.word	0x08008e75
 8008e68:	08008e7b 	.word	0x08008e7b
 8008e6c:	08008e83 	.word	0x08008e83
 8008e70:	08008e8b 	.word	0x08008e8b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	617b      	str	r3, [r7, #20]
      break;
 8008e78:	e012      	b.n	8008ea0 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8008e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e7e:	617b      	str	r3, [r7, #20]
      break;
 8008e80:	e00e      	b.n	8008ea0 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008e82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e86:	617b      	str	r3, [r7, #20]
      break;
 8008e88:	e00a      	b.n	8008ea0 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008e8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e8e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	f043 0301 	orr.w	r3, r3, #1
 8008e96:	61fb      	str	r3, [r7, #28]
      break;
 8008e98:	e002      	b.n	8008ea0 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	617b      	str	r3, [r7, #20]
      break;
 8008e9e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a81      	ldr	r2, [pc, #516]	; (80090ac <HAL_SAI_Init+0x2c8>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d004      	beq.n	8008eb4 <HAL_SAI_Init+0xd0>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a80      	ldr	r2, [pc, #512]	; (80090b0 <HAL_SAI_Init+0x2cc>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d103      	bne.n	8008ebc <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8008eb4:	4a7f      	ldr	r2, [pc, #508]	; (80090b4 <HAL_SAI_Init+0x2d0>)
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	6013      	str	r3, [r2, #0]
 8008eba:	e002      	b.n	8008ec2 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008ebc:	4a7e      	ldr	r2, [pc, #504]	; (80090b8 <HAL_SAI_Init+0x2d4>)
 8008ebe:	69fb      	ldr	r3, [r7, #28]
 8008ec0:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	69db      	ldr	r3, [r3, #28]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d041      	beq.n	8008f4e <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a77      	ldr	r2, [pc, #476]	; (80090ac <HAL_SAI_Init+0x2c8>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d004      	beq.n	8008ede <HAL_SAI_Init+0xfa>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a75      	ldr	r2, [pc, #468]	; (80090b0 <HAL_SAI_Init+0x2cc>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d105      	bne.n	8008eea <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008ede:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008ee2:	f7fe ff3f 	bl	8007d64 <HAL_RCCEx_GetPeriphCLKFreq>
 8008ee6:	6138      	str	r0, [r7, #16]
 8008ee8:	e004      	b.n	8008ef4 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8008eea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008eee:	f7fe ff39 	bl	8007d64 <HAL_RCCEx_GetPeriphCLKFreq>
 8008ef2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	009b      	lsls	r3, r3, #2
 8008efa:	4413      	add	r3, r2
 8008efc:	005b      	lsls	r3, r3, #1
 8008efe:	461a      	mov	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	69db      	ldr	r3, [r3, #28]
 8008f04:	025b      	lsls	r3, r3, #9
 8008f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	4a6b      	ldr	r2, [pc, #428]	; (80090bc <HAL_SAI_Init+0x2d8>)
 8008f10:	fba2 2303 	umull	r2, r3, r2, r3
 8008f14:	08da      	lsrs	r2, r3, #3
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8008f1a:	68f9      	ldr	r1, [r7, #12]
 8008f1c:	4b67      	ldr	r3, [pc, #412]	; (80090bc <HAL_SAI_Init+0x2d8>)
 8008f1e:	fba3 2301 	umull	r2, r3, r3, r1
 8008f22:	08da      	lsrs	r2, r3, #3
 8008f24:	4613      	mov	r3, r2
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	4413      	add	r3, r2
 8008f2a:	005b      	lsls	r3, r3, #1
 8008f2c:	1aca      	subs	r2, r1, r3
 8008f2e:	2a08      	cmp	r2, #8
 8008f30:	d904      	bls.n	8008f3c <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	1c5a      	adds	r2, r3, #1
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f40:	2b04      	cmp	r3, #4
 8008f42:	d104      	bne.n	8008f4e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6a1b      	ldr	r3, [r3, #32]
 8008f48:	085a      	lsrs	r2, r3, #1
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d003      	beq.n	8008f5e <HAL_SAI_Init+0x17a>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d109      	bne.n	8008f72 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d101      	bne.n	8008f6a <HAL_SAI_Init+0x186>
 8008f66:	2300      	movs	r3, #0
 8008f68:	e001      	b.n	8008f6e <HAL_SAI_Init+0x18a>
 8008f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f6e:	61bb      	str	r3, [r7, #24]
 8008f70:	e008      	b.n	8008f84 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d102      	bne.n	8008f80 <HAL_SAI_Init+0x19c>
 8008f7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f7e:	e000      	b.n	8008f82 <HAL_SAI_Init+0x19e>
 8008f80:	2300      	movs	r3, #0
 8008f82:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	6819      	ldr	r1, [r3, #0]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	4b4c      	ldr	r3, [pc, #304]	; (80090c0 <HAL_SAI_Init+0x2dc>)
 8008f90:	400b      	ands	r3, r1
 8008f92:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	6819      	ldr	r1, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685a      	ldr	r2, [r3, #4]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008fa8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fae:	431a      	orrs	r2, r3
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8008fbc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	691b      	ldr	r3, [r3, #16]
 8008fc2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008fc8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6a1b      	ldr	r3, [r3, #32]
 8008fce:	051b      	lsls	r3, r3, #20
 8008fd0:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	430a      	orrs	r2, r1
 8008fd8:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	6812      	ldr	r2, [r2, #0]
 8008fe4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8008fe8:	f023 030f 	bic.w	r3, r3, #15
 8008fec:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	6859      	ldr	r1, [r3, #4]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	699a      	ldr	r2, [r3, #24]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffc:	431a      	orrs	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009002:	431a      	orrs	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	430a      	orrs	r2, r1
 800900a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	6899      	ldr	r1, [r3, #8]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	4b2b      	ldr	r3, [pc, #172]	; (80090c4 <HAL_SAI_Init+0x2e0>)
 8009018:	400b      	ands	r3, r1
 800901a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	6899      	ldr	r1, [r3, #8]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009026:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800902c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8009032:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8009038:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800903e:	3b01      	subs	r3, #1
 8009040:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009042:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	430a      	orrs	r2, r1
 800904a:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	68d9      	ldr	r1, [r3, #12]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	f24f 0320 	movw	r3, #61472	; 0xf020
 800905a:	400b      	ands	r3, r1
 800905c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	68d9      	ldr	r1, [r3, #12]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800906c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009072:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009074:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800907a:	3b01      	subs	r3, #1
 800907c:	021b      	lsls	r3, r3, #8
 800907e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	430a      	orrs	r2, r1
 8009086:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3720      	adds	r7, #32
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	40015404 	.word	0x40015404
 80090b0:	40015424 	.word	0x40015424
 80090b4:	40015400 	.word	0x40015400
 80090b8:	40015800 	.word	0x40015800
 80090bc:	cccccccd 	.word	0xcccccccd
 80090c0:	ff05c010 	.word	0xff05c010
 80090c4:	fff88000 	.word	0xfff88000

080090c8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b085      	sub	sp, #20
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80090d0:	4b18      	ldr	r3, [pc, #96]	; (8009134 <SAI_Disable+0x6c>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a18      	ldr	r2, [pc, #96]	; (8009138 <SAI_Disable+0x70>)
 80090d6:	fba2 2303 	umull	r2, r3, r2, r3
 80090da:	0b1b      	lsrs	r3, r3, #12
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80090e0:	2300      	movs	r3, #0
 80090e2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80090f2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d10a      	bne.n	8009110 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009100:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800910a:	2303      	movs	r3, #3
 800910c:	72fb      	strb	r3, [r7, #11]
      break;
 800910e:	e009      	b.n	8009124 <SAI_Disable+0x5c>
    }
    count--;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	3b01      	subs	r3, #1
 8009114:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1e7      	bne.n	80090f4 <SAI_Disable+0x2c>

  return status;
 8009124:	7afb      	ldrb	r3, [r7, #11]
}
 8009126:	4618      	mov	r0, r3
 8009128:	3714      	adds	r7, #20
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr
 8009132:	bf00      	nop
 8009134:	20000000 	.word	0x20000000
 8009138:	95cbec1b 	.word	0x95cbec1b

0800913c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e095      	b.n	800927a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009152:	2b00      	cmp	r3, #0
 8009154:	d108      	bne.n	8009168 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800915e:	d009      	beq.n	8009174 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	61da      	str	r2, [r3, #28]
 8009166:	e005      	b.n	8009174 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009180:	b2db      	uxtb	r3, r3
 8009182:	2b00      	cmp	r3, #0
 8009184:	d106      	bne.n	8009194 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f7f8 f9c4 	bl	800151c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80091b4:	d902      	bls.n	80091bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80091b6:	2300      	movs	r3, #0
 80091b8:	60fb      	str	r3, [r7, #12]
 80091ba:	e002      	b.n	80091c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80091bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80091c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80091ca:	d007      	beq.n	80091dc <HAL_SPI_Init+0xa0>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80091d4:	d002      	beq.n	80091dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80091ec:	431a      	orrs	r2, r3
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	691b      	ldr	r3, [r3, #16]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	431a      	orrs	r2, r3
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	695b      	ldr	r3, [r3, #20]
 80091fc:	f003 0301 	and.w	r3, r3, #1
 8009200:	431a      	orrs	r2, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	699b      	ldr	r3, [r3, #24]
 8009206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800920a:	431a      	orrs	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	69db      	ldr	r3, [r3, #28]
 8009210:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009214:	431a      	orrs	r2, r3
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6a1b      	ldr	r3, [r3, #32]
 800921a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800921e:	ea42 0103 	orr.w	r1, r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009226:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	430a      	orrs	r2, r1
 8009230:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	699b      	ldr	r3, [r3, #24]
 8009236:	0c1b      	lsrs	r3, r3, #16
 8009238:	f003 0204 	and.w	r2, r3, #4
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009240:	f003 0310 	and.w	r3, r3, #16
 8009244:	431a      	orrs	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800924a:	f003 0308 	and.w	r3, r3, #8
 800924e:	431a      	orrs	r2, r3
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	68db      	ldr	r3, [r3, #12]
 8009254:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009258:	ea42 0103 	orr.w	r1, r2, r3
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	430a      	orrs	r2, r1
 8009268:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2200      	movs	r2, #0
 800926e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b082      	sub	sp, #8
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d101      	bne.n	8009294 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009290:	2301      	movs	r3, #1
 8009292:	e040      	b.n	8009316 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009298:	2b00      	cmp	r3, #0
 800929a:	d106      	bne.n	80092aa <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2200      	movs	r2, #0
 80092a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f7f8 f97d 	bl	80015a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2224      	movs	r2, #36	; 0x24
 80092ae:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f022 0201 	bic.w	r2, r2, #1
 80092be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 fb6b 	bl	80099a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 f8b0 	bl	8009434 <UART_SetConfig>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d101      	bne.n	80092de <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e01b      	b.n	8009316 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80092ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	689a      	ldr	r2, [r3, #8]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80092fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f042 0201 	orr.w	r2, r2, #1
 800930c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 fbea 	bl	8009ae8 <UART_CheckIdleState>
 8009314:	4603      	mov	r3, r0
}
 8009316:	4618      	mov	r0, r3
 8009318:	3708      	adds	r7, #8
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}

0800931e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800931e:	b580      	push	{r7, lr}
 8009320:	b08a      	sub	sp, #40	; 0x28
 8009322:	af02      	add	r7, sp, #8
 8009324:	60f8      	str	r0, [r7, #12]
 8009326:	60b9      	str	r1, [r7, #8]
 8009328:	603b      	str	r3, [r7, #0]
 800932a:	4613      	mov	r3, r2
 800932c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009332:	2b20      	cmp	r3, #32
 8009334:	d178      	bne.n	8009428 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d002      	beq.n	8009342 <HAL_UART_Transmit+0x24>
 800933c:	88fb      	ldrh	r3, [r7, #6]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d101      	bne.n	8009346 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	e071      	b.n	800942a <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2200      	movs	r2, #0
 800934a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2221      	movs	r2, #33	; 0x21
 8009352:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009354:	f7f9 f980 	bl	8002658 <HAL_GetTick>
 8009358:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	88fa      	ldrh	r2, [r7, #6]
 800935e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	88fa      	ldrh	r2, [r7, #6]
 8009366:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009372:	d108      	bne.n	8009386 <HAL_UART_Transmit+0x68>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	691b      	ldr	r3, [r3, #16]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d104      	bne.n	8009386 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800937c:	2300      	movs	r3, #0
 800937e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	61bb      	str	r3, [r7, #24]
 8009384:	e003      	b.n	800938e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800938a:	2300      	movs	r3, #0
 800938c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800938e:	e030      	b.n	80093f2 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	9300      	str	r3, [sp, #0]
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	2200      	movs	r2, #0
 8009398:	2180      	movs	r1, #128	; 0x80
 800939a:	68f8      	ldr	r0, [r7, #12]
 800939c:	f000 fc4c 	bl	8009c38 <UART_WaitOnFlagUntilTimeout>
 80093a0:	4603      	mov	r3, r0
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d004      	beq.n	80093b0 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2220      	movs	r2, #32
 80093aa:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80093ac:	2303      	movs	r3, #3
 80093ae:	e03c      	b.n	800942a <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d10b      	bne.n	80093ce <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093b6:	69bb      	ldr	r3, [r7, #24]
 80093b8:	881a      	ldrh	r2, [r3, #0]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093c2:	b292      	uxth	r2, r2
 80093c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	3302      	adds	r3, #2
 80093ca:	61bb      	str	r3, [r7, #24]
 80093cc:	e008      	b.n	80093e0 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	781a      	ldrb	r2, [r3, #0]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	b292      	uxth	r2, r2
 80093d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80093da:	69fb      	ldr	r3, [r7, #28]
 80093dc:	3301      	adds	r3, #1
 80093de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	3b01      	subs	r3, #1
 80093ea:	b29a      	uxth	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80093f8:	b29b      	uxth	r3, r3
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d1c8      	bne.n	8009390 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	9300      	str	r3, [sp, #0]
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2200      	movs	r2, #0
 8009406:	2140      	movs	r1, #64	; 0x40
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f000 fc15 	bl	8009c38 <UART_WaitOnFlagUntilTimeout>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d004      	beq.n	800941e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2220      	movs	r2, #32
 8009418:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800941a:	2303      	movs	r3, #3
 800941c:	e005      	b.n	800942a <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2220      	movs	r2, #32
 8009422:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	e000      	b.n	800942a <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009428:	2302      	movs	r3, #2
  }
}
 800942a:	4618      	mov	r0, r3
 800942c:	3720      	adds	r7, #32
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
	...

08009434 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009438:	b08a      	sub	sp, #40	; 0x28
 800943a:	af00      	add	r7, sp, #0
 800943c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800943e:	2300      	movs	r3, #0
 8009440:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	689a      	ldr	r2, [r3, #8]
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	691b      	ldr	r3, [r3, #16]
 800944c:	431a      	orrs	r2, r3
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	431a      	orrs	r2, r3
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	69db      	ldr	r3, [r3, #28]
 8009458:	4313      	orrs	r3, r2
 800945a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	4ba4      	ldr	r3, [pc, #656]	; (80096f4 <UART_SetConfig+0x2c0>)
 8009464:	4013      	ands	r3, r2
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	6812      	ldr	r2, [r2, #0]
 800946a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800946c:	430b      	orrs	r3, r1
 800946e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	68da      	ldr	r2, [r3, #12]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	430a      	orrs	r2, r1
 8009484:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	699b      	ldr	r3, [r3, #24]
 800948a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a99      	ldr	r2, [pc, #612]	; (80096f8 <UART_SetConfig+0x2c4>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d004      	beq.n	80094a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800949c:	4313      	orrs	r3, r2
 800949e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094b0:	430a      	orrs	r2, r1
 80094b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a90      	ldr	r2, [pc, #576]	; (80096fc <UART_SetConfig+0x2c8>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d126      	bne.n	800950c <UART_SetConfig+0xd8>
 80094be:	4b90      	ldr	r3, [pc, #576]	; (8009700 <UART_SetConfig+0x2cc>)
 80094c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094c4:	f003 0303 	and.w	r3, r3, #3
 80094c8:	2b03      	cmp	r3, #3
 80094ca:	d81b      	bhi.n	8009504 <UART_SetConfig+0xd0>
 80094cc:	a201      	add	r2, pc, #4	; (adr r2, 80094d4 <UART_SetConfig+0xa0>)
 80094ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094d2:	bf00      	nop
 80094d4:	080094e5 	.word	0x080094e5
 80094d8:	080094f5 	.word	0x080094f5
 80094dc:	080094ed 	.word	0x080094ed
 80094e0:	080094fd 	.word	0x080094fd
 80094e4:	2301      	movs	r3, #1
 80094e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094ea:	e116      	b.n	800971a <UART_SetConfig+0x2e6>
 80094ec:	2302      	movs	r3, #2
 80094ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094f2:	e112      	b.n	800971a <UART_SetConfig+0x2e6>
 80094f4:	2304      	movs	r3, #4
 80094f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80094fa:	e10e      	b.n	800971a <UART_SetConfig+0x2e6>
 80094fc:	2308      	movs	r3, #8
 80094fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009502:	e10a      	b.n	800971a <UART_SetConfig+0x2e6>
 8009504:	2310      	movs	r3, #16
 8009506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800950a:	e106      	b.n	800971a <UART_SetConfig+0x2e6>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a7c      	ldr	r2, [pc, #496]	; (8009704 <UART_SetConfig+0x2d0>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d138      	bne.n	8009588 <UART_SetConfig+0x154>
 8009516:	4b7a      	ldr	r3, [pc, #488]	; (8009700 <UART_SetConfig+0x2cc>)
 8009518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800951c:	f003 030c 	and.w	r3, r3, #12
 8009520:	2b0c      	cmp	r3, #12
 8009522:	d82d      	bhi.n	8009580 <UART_SetConfig+0x14c>
 8009524:	a201      	add	r2, pc, #4	; (adr r2, 800952c <UART_SetConfig+0xf8>)
 8009526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800952a:	bf00      	nop
 800952c:	08009561 	.word	0x08009561
 8009530:	08009581 	.word	0x08009581
 8009534:	08009581 	.word	0x08009581
 8009538:	08009581 	.word	0x08009581
 800953c:	08009571 	.word	0x08009571
 8009540:	08009581 	.word	0x08009581
 8009544:	08009581 	.word	0x08009581
 8009548:	08009581 	.word	0x08009581
 800954c:	08009569 	.word	0x08009569
 8009550:	08009581 	.word	0x08009581
 8009554:	08009581 	.word	0x08009581
 8009558:	08009581 	.word	0x08009581
 800955c:	08009579 	.word	0x08009579
 8009560:	2300      	movs	r3, #0
 8009562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009566:	e0d8      	b.n	800971a <UART_SetConfig+0x2e6>
 8009568:	2302      	movs	r3, #2
 800956a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800956e:	e0d4      	b.n	800971a <UART_SetConfig+0x2e6>
 8009570:	2304      	movs	r3, #4
 8009572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009576:	e0d0      	b.n	800971a <UART_SetConfig+0x2e6>
 8009578:	2308      	movs	r3, #8
 800957a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800957e:	e0cc      	b.n	800971a <UART_SetConfig+0x2e6>
 8009580:	2310      	movs	r3, #16
 8009582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009586:	e0c8      	b.n	800971a <UART_SetConfig+0x2e6>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a5e      	ldr	r2, [pc, #376]	; (8009708 <UART_SetConfig+0x2d4>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d125      	bne.n	80095de <UART_SetConfig+0x1aa>
 8009592:	4b5b      	ldr	r3, [pc, #364]	; (8009700 <UART_SetConfig+0x2cc>)
 8009594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009598:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800959c:	2b30      	cmp	r3, #48	; 0x30
 800959e:	d016      	beq.n	80095ce <UART_SetConfig+0x19a>
 80095a0:	2b30      	cmp	r3, #48	; 0x30
 80095a2:	d818      	bhi.n	80095d6 <UART_SetConfig+0x1a2>
 80095a4:	2b20      	cmp	r3, #32
 80095a6:	d00a      	beq.n	80095be <UART_SetConfig+0x18a>
 80095a8:	2b20      	cmp	r3, #32
 80095aa:	d814      	bhi.n	80095d6 <UART_SetConfig+0x1a2>
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <UART_SetConfig+0x182>
 80095b0:	2b10      	cmp	r3, #16
 80095b2:	d008      	beq.n	80095c6 <UART_SetConfig+0x192>
 80095b4:	e00f      	b.n	80095d6 <UART_SetConfig+0x1a2>
 80095b6:	2300      	movs	r3, #0
 80095b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80095bc:	e0ad      	b.n	800971a <UART_SetConfig+0x2e6>
 80095be:	2302      	movs	r3, #2
 80095c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80095c4:	e0a9      	b.n	800971a <UART_SetConfig+0x2e6>
 80095c6:	2304      	movs	r3, #4
 80095c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80095cc:	e0a5      	b.n	800971a <UART_SetConfig+0x2e6>
 80095ce:	2308      	movs	r3, #8
 80095d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80095d4:	e0a1      	b.n	800971a <UART_SetConfig+0x2e6>
 80095d6:	2310      	movs	r3, #16
 80095d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80095dc:	e09d      	b.n	800971a <UART_SetConfig+0x2e6>
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a4a      	ldr	r2, [pc, #296]	; (800970c <UART_SetConfig+0x2d8>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d125      	bne.n	8009634 <UART_SetConfig+0x200>
 80095e8:	4b45      	ldr	r3, [pc, #276]	; (8009700 <UART_SetConfig+0x2cc>)
 80095ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80095f2:	2bc0      	cmp	r3, #192	; 0xc0
 80095f4:	d016      	beq.n	8009624 <UART_SetConfig+0x1f0>
 80095f6:	2bc0      	cmp	r3, #192	; 0xc0
 80095f8:	d818      	bhi.n	800962c <UART_SetConfig+0x1f8>
 80095fa:	2b80      	cmp	r3, #128	; 0x80
 80095fc:	d00a      	beq.n	8009614 <UART_SetConfig+0x1e0>
 80095fe:	2b80      	cmp	r3, #128	; 0x80
 8009600:	d814      	bhi.n	800962c <UART_SetConfig+0x1f8>
 8009602:	2b00      	cmp	r3, #0
 8009604:	d002      	beq.n	800960c <UART_SetConfig+0x1d8>
 8009606:	2b40      	cmp	r3, #64	; 0x40
 8009608:	d008      	beq.n	800961c <UART_SetConfig+0x1e8>
 800960a:	e00f      	b.n	800962c <UART_SetConfig+0x1f8>
 800960c:	2300      	movs	r3, #0
 800960e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009612:	e082      	b.n	800971a <UART_SetConfig+0x2e6>
 8009614:	2302      	movs	r3, #2
 8009616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800961a:	e07e      	b.n	800971a <UART_SetConfig+0x2e6>
 800961c:	2304      	movs	r3, #4
 800961e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009622:	e07a      	b.n	800971a <UART_SetConfig+0x2e6>
 8009624:	2308      	movs	r3, #8
 8009626:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800962a:	e076      	b.n	800971a <UART_SetConfig+0x2e6>
 800962c:	2310      	movs	r3, #16
 800962e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009632:	e072      	b.n	800971a <UART_SetConfig+0x2e6>
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a35      	ldr	r2, [pc, #212]	; (8009710 <UART_SetConfig+0x2dc>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d12a      	bne.n	8009694 <UART_SetConfig+0x260>
 800963e:	4b30      	ldr	r3, [pc, #192]	; (8009700 <UART_SetConfig+0x2cc>)
 8009640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009644:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009648:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800964c:	d01a      	beq.n	8009684 <UART_SetConfig+0x250>
 800964e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009652:	d81b      	bhi.n	800968c <UART_SetConfig+0x258>
 8009654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009658:	d00c      	beq.n	8009674 <UART_SetConfig+0x240>
 800965a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800965e:	d815      	bhi.n	800968c <UART_SetConfig+0x258>
 8009660:	2b00      	cmp	r3, #0
 8009662:	d003      	beq.n	800966c <UART_SetConfig+0x238>
 8009664:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009668:	d008      	beq.n	800967c <UART_SetConfig+0x248>
 800966a:	e00f      	b.n	800968c <UART_SetConfig+0x258>
 800966c:	2300      	movs	r3, #0
 800966e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009672:	e052      	b.n	800971a <UART_SetConfig+0x2e6>
 8009674:	2302      	movs	r3, #2
 8009676:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800967a:	e04e      	b.n	800971a <UART_SetConfig+0x2e6>
 800967c:	2304      	movs	r3, #4
 800967e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009682:	e04a      	b.n	800971a <UART_SetConfig+0x2e6>
 8009684:	2308      	movs	r3, #8
 8009686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800968a:	e046      	b.n	800971a <UART_SetConfig+0x2e6>
 800968c:	2310      	movs	r3, #16
 800968e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009692:	e042      	b.n	800971a <UART_SetConfig+0x2e6>
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4a17      	ldr	r2, [pc, #92]	; (80096f8 <UART_SetConfig+0x2c4>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d13a      	bne.n	8009714 <UART_SetConfig+0x2e0>
 800969e:	4b18      	ldr	r3, [pc, #96]	; (8009700 <UART_SetConfig+0x2cc>)
 80096a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80096a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80096ac:	d01a      	beq.n	80096e4 <UART_SetConfig+0x2b0>
 80096ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80096b2:	d81b      	bhi.n	80096ec <UART_SetConfig+0x2b8>
 80096b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80096b8:	d00c      	beq.n	80096d4 <UART_SetConfig+0x2a0>
 80096ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80096be:	d815      	bhi.n	80096ec <UART_SetConfig+0x2b8>
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d003      	beq.n	80096cc <UART_SetConfig+0x298>
 80096c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096c8:	d008      	beq.n	80096dc <UART_SetConfig+0x2a8>
 80096ca:	e00f      	b.n	80096ec <UART_SetConfig+0x2b8>
 80096cc:	2300      	movs	r3, #0
 80096ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80096d2:	e022      	b.n	800971a <UART_SetConfig+0x2e6>
 80096d4:	2302      	movs	r3, #2
 80096d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80096da:	e01e      	b.n	800971a <UART_SetConfig+0x2e6>
 80096dc:	2304      	movs	r3, #4
 80096de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80096e2:	e01a      	b.n	800971a <UART_SetConfig+0x2e6>
 80096e4:	2308      	movs	r3, #8
 80096e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80096ea:	e016      	b.n	800971a <UART_SetConfig+0x2e6>
 80096ec:	2310      	movs	r3, #16
 80096ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80096f2:	e012      	b.n	800971a <UART_SetConfig+0x2e6>
 80096f4:	efff69f3 	.word	0xefff69f3
 80096f8:	40008000 	.word	0x40008000
 80096fc:	40013800 	.word	0x40013800
 8009700:	40021000 	.word	0x40021000
 8009704:	40004400 	.word	0x40004400
 8009708:	40004800 	.word	0x40004800
 800970c:	40004c00 	.word	0x40004c00
 8009710:	40005000 	.word	0x40005000
 8009714:	2310      	movs	r3, #16
 8009716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a9f      	ldr	r2, [pc, #636]	; (800999c <UART_SetConfig+0x568>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d17a      	bne.n	800981a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009724:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009728:	2b08      	cmp	r3, #8
 800972a:	d824      	bhi.n	8009776 <UART_SetConfig+0x342>
 800972c:	a201      	add	r2, pc, #4	; (adr r2, 8009734 <UART_SetConfig+0x300>)
 800972e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009732:	bf00      	nop
 8009734:	08009759 	.word	0x08009759
 8009738:	08009777 	.word	0x08009777
 800973c:	08009761 	.word	0x08009761
 8009740:	08009777 	.word	0x08009777
 8009744:	08009767 	.word	0x08009767
 8009748:	08009777 	.word	0x08009777
 800974c:	08009777 	.word	0x08009777
 8009750:	08009777 	.word	0x08009777
 8009754:	0800976f 	.word	0x0800976f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009758:	f7fd ff8e 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 800975c:	61f8      	str	r0, [r7, #28]
        break;
 800975e:	e010      	b.n	8009782 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009760:	4b8f      	ldr	r3, [pc, #572]	; (80099a0 <UART_SetConfig+0x56c>)
 8009762:	61fb      	str	r3, [r7, #28]
        break;
 8009764:	e00d      	b.n	8009782 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009766:	f7fd feef 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 800976a:	61f8      	str	r0, [r7, #28]
        break;
 800976c:	e009      	b.n	8009782 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800976e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009772:	61fb      	str	r3, [r7, #28]
        break;
 8009774:	e005      	b.n	8009782 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009776:	2300      	movs	r3, #0
 8009778:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009780:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009782:	69fb      	ldr	r3, [r7, #28]
 8009784:	2b00      	cmp	r3, #0
 8009786:	f000 80fb 	beq.w	8009980 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	685a      	ldr	r2, [r3, #4]
 800978e:	4613      	mov	r3, r2
 8009790:	005b      	lsls	r3, r3, #1
 8009792:	4413      	add	r3, r2
 8009794:	69fa      	ldr	r2, [r7, #28]
 8009796:	429a      	cmp	r2, r3
 8009798:	d305      	bcc.n	80097a6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80097a0:	69fa      	ldr	r2, [r7, #28]
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d903      	bls.n	80097ae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80097ac:	e0e8      	b.n	8009980 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	2200      	movs	r2, #0
 80097b2:	461c      	mov	r4, r3
 80097b4:	4615      	mov	r5, r2
 80097b6:	f04f 0200 	mov.w	r2, #0
 80097ba:	f04f 0300 	mov.w	r3, #0
 80097be:	022b      	lsls	r3, r5, #8
 80097c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80097c4:	0222      	lsls	r2, r4, #8
 80097c6:	68f9      	ldr	r1, [r7, #12]
 80097c8:	6849      	ldr	r1, [r1, #4]
 80097ca:	0849      	lsrs	r1, r1, #1
 80097cc:	2000      	movs	r0, #0
 80097ce:	4688      	mov	r8, r1
 80097d0:	4681      	mov	r9, r0
 80097d2:	eb12 0a08 	adds.w	sl, r2, r8
 80097d6:	eb43 0b09 	adc.w	fp, r3, r9
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	603b      	str	r3, [r7, #0]
 80097e2:	607a      	str	r2, [r7, #4]
 80097e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097e8:	4650      	mov	r0, sl
 80097ea:	4659      	mov	r1, fp
 80097ec:	f7f6 fd40 	bl	8000270 <__aeabi_uldivmod>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4613      	mov	r3, r2
 80097f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80097fe:	d308      	bcc.n	8009812 <UART_SetConfig+0x3de>
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009806:	d204      	bcs.n	8009812 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	69ba      	ldr	r2, [r7, #24]
 800980e:	60da      	str	r2, [r3, #12]
 8009810:	e0b6      	b.n	8009980 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009818:	e0b2      	b.n	8009980 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	69db      	ldr	r3, [r3, #28]
 800981e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009822:	d15e      	bne.n	80098e2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009824:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009828:	2b08      	cmp	r3, #8
 800982a:	d828      	bhi.n	800987e <UART_SetConfig+0x44a>
 800982c:	a201      	add	r2, pc, #4	; (adr r2, 8009834 <UART_SetConfig+0x400>)
 800982e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009832:	bf00      	nop
 8009834:	08009859 	.word	0x08009859
 8009838:	08009861 	.word	0x08009861
 800983c:	08009869 	.word	0x08009869
 8009840:	0800987f 	.word	0x0800987f
 8009844:	0800986f 	.word	0x0800986f
 8009848:	0800987f 	.word	0x0800987f
 800984c:	0800987f 	.word	0x0800987f
 8009850:	0800987f 	.word	0x0800987f
 8009854:	08009877 	.word	0x08009877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009858:	f7fd ff0e 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 800985c:	61f8      	str	r0, [r7, #28]
        break;
 800985e:	e014      	b.n	800988a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009860:	f7fd ff20 	bl	80076a4 <HAL_RCC_GetPCLK2Freq>
 8009864:	61f8      	str	r0, [r7, #28]
        break;
 8009866:	e010      	b.n	800988a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009868:	4b4d      	ldr	r3, [pc, #308]	; (80099a0 <UART_SetConfig+0x56c>)
 800986a:	61fb      	str	r3, [r7, #28]
        break;
 800986c:	e00d      	b.n	800988a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800986e:	f7fd fe6b 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8009872:	61f8      	str	r0, [r7, #28]
        break;
 8009874:	e009      	b.n	800988a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800987a:	61fb      	str	r3, [r7, #28]
        break;
 800987c:	e005      	b.n	800988a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800987e:	2300      	movs	r3, #0
 8009880:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009888:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800988a:	69fb      	ldr	r3, [r7, #28]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d077      	beq.n	8009980 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	005a      	lsls	r2, r3, #1
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	085b      	lsrs	r3, r3, #1
 800989a:	441a      	add	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80098a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	2b0f      	cmp	r3, #15
 80098aa:	d916      	bls.n	80098da <UART_SetConfig+0x4a6>
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098b2:	d212      	bcs.n	80098da <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098b4:	69bb      	ldr	r3, [r7, #24]
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	f023 030f 	bic.w	r3, r3, #15
 80098bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	085b      	lsrs	r3, r3, #1
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	f003 0307 	and.w	r3, r3, #7
 80098c8:	b29a      	uxth	r2, r3
 80098ca:	8afb      	ldrh	r3, [r7, #22]
 80098cc:	4313      	orrs	r3, r2
 80098ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	8afa      	ldrh	r2, [r7, #22]
 80098d6:	60da      	str	r2, [r3, #12]
 80098d8:	e052      	b.n	8009980 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80098e0:	e04e      	b.n	8009980 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80098e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80098e6:	2b08      	cmp	r3, #8
 80098e8:	d827      	bhi.n	800993a <UART_SetConfig+0x506>
 80098ea:	a201      	add	r2, pc, #4	; (adr r2, 80098f0 <UART_SetConfig+0x4bc>)
 80098ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f0:	08009915 	.word	0x08009915
 80098f4:	0800991d 	.word	0x0800991d
 80098f8:	08009925 	.word	0x08009925
 80098fc:	0800993b 	.word	0x0800993b
 8009900:	0800992b 	.word	0x0800992b
 8009904:	0800993b 	.word	0x0800993b
 8009908:	0800993b 	.word	0x0800993b
 800990c:	0800993b 	.word	0x0800993b
 8009910:	08009933 	.word	0x08009933
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009914:	f7fd feb0 	bl	8007678 <HAL_RCC_GetPCLK1Freq>
 8009918:	61f8      	str	r0, [r7, #28]
        break;
 800991a:	e014      	b.n	8009946 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800991c:	f7fd fec2 	bl	80076a4 <HAL_RCC_GetPCLK2Freq>
 8009920:	61f8      	str	r0, [r7, #28]
        break;
 8009922:	e010      	b.n	8009946 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009924:	4b1e      	ldr	r3, [pc, #120]	; (80099a0 <UART_SetConfig+0x56c>)
 8009926:	61fb      	str	r3, [r7, #28]
        break;
 8009928:	e00d      	b.n	8009946 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800992a:	f7fd fe0d 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 800992e:	61f8      	str	r0, [r7, #28]
        break;
 8009930:	e009      	b.n	8009946 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009936:	61fb      	str	r3, [r7, #28]
        break;
 8009938:	e005      	b.n	8009946 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009944:	bf00      	nop
    }

    if (pclk != 0U)
 8009946:	69fb      	ldr	r3, [r7, #28]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d019      	beq.n	8009980 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	085a      	lsrs	r2, r3, #1
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	441a      	add	r2, r3
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	fbb2 f3f3 	udiv	r3, r2, r3
 800995e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	2b0f      	cmp	r3, #15
 8009964:	d909      	bls.n	800997a <UART_SetConfig+0x546>
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800996c:	d205      	bcs.n	800997a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	b29a      	uxth	r2, r3
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	60da      	str	r2, [r3, #12]
 8009978:	e002      	b.n	8009980 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2200      	movs	r2, #0
 8009984:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2200      	movs	r2, #0
 800998a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800998c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009990:	4618      	mov	r0, r3
 8009992:	3728      	adds	r7, #40	; 0x28
 8009994:	46bd      	mov	sp, r7
 8009996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800999a:	bf00      	nop
 800999c:	40008000 	.word	0x40008000
 80099a0:	00f42400 	.word	0x00f42400

080099a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b0:	f003 0308 	and.w	r3, r3, #8
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d00a      	beq.n	80099ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	430a      	orrs	r2, r1
 80099cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d2:	f003 0301 	and.w	r3, r3, #1
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d00a      	beq.n	80099f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	430a      	orrs	r2, r1
 80099ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f4:	f003 0302 	and.w	r3, r3, #2
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d00a      	beq.n	8009a12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	430a      	orrs	r2, r1
 8009a10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a16:	f003 0304 	and.w	r3, r3, #4
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d00a      	beq.n	8009a34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	430a      	orrs	r2, r1
 8009a32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a38:	f003 0310 	and.w	r3, r3, #16
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00a      	beq.n	8009a56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	430a      	orrs	r2, r1
 8009a54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5a:	f003 0320 	and.w	r3, r3, #32
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00a      	beq.n	8009a78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	430a      	orrs	r2, r1
 8009a76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d01a      	beq.n	8009aba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	430a      	orrs	r2, r1
 8009a98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009aa2:	d10a      	bne.n	8009aba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	430a      	orrs	r2, r1
 8009ab8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00a      	beq.n	8009adc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	605a      	str	r2, [r3, #4]
  }
}
 8009adc:	bf00      	nop
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b098      	sub	sp, #96	; 0x60
 8009aec:	af02      	add	r7, sp, #8
 8009aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009af8:	f7f8 fdae 	bl	8002658 <HAL_GetTick>
 8009afc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 0308 	and.w	r3, r3, #8
 8009b08:	2b08      	cmp	r3, #8
 8009b0a:	d12e      	bne.n	8009b6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b14:	2200      	movs	r2, #0
 8009b16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 f88c 	bl	8009c38 <UART_WaitOnFlagUntilTimeout>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d021      	beq.n	8009b6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2e:	e853 3f00 	ldrex	r3, [r3]
 8009b32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b3a:	653b      	str	r3, [r7, #80]	; 0x50
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	461a      	mov	r2, r3
 8009b42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b44:	647b      	str	r3, [r7, #68]	; 0x44
 8009b46:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b4c:	e841 2300 	strex	r3, r2, [r1]
 8009b50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e6      	bne.n	8009b26 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e062      	b.n	8009c30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f003 0304 	and.w	r3, r3, #4
 8009b74:	2b04      	cmp	r3, #4
 8009b76:	d149      	bne.n	8009c0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b80:	2200      	movs	r2, #0
 8009b82:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f856 	bl	8009c38 <UART_WaitOnFlagUntilTimeout>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d03c      	beq.n	8009c0c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b9a:	e853 3f00 	ldrex	r3, [r3]
 8009b9e:	623b      	str	r3, [r7, #32]
   return(result);
 8009ba0:	6a3b      	ldr	r3, [r7, #32]
 8009ba2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	461a      	mov	r2, r3
 8009bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bb0:	633b      	str	r3, [r7, #48]	; 0x30
 8009bb2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009bb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bb8:	e841 2300 	strex	r3, r2, [r1]
 8009bbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1e6      	bne.n	8009b92 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	3308      	adds	r3, #8
 8009bca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	e853 3f00 	ldrex	r3, [r3]
 8009bd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f023 0301 	bic.w	r3, r3, #1
 8009bda:	64bb      	str	r3, [r7, #72]	; 0x48
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	3308      	adds	r3, #8
 8009be2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009be4:	61fa      	str	r2, [r7, #28]
 8009be6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be8:	69b9      	ldr	r1, [r7, #24]
 8009bea:	69fa      	ldr	r2, [r7, #28]
 8009bec:	e841 2300 	strex	r3, r2, [r1]
 8009bf0:	617b      	str	r3, [r7, #20]
   return(result);
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e5      	bne.n	8009bc4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2220      	movs	r2, #32
 8009bfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c08:	2303      	movs	r3, #3
 8009c0a:	e011      	b.n	8009c30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2220      	movs	r2, #32
 8009c10:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2220      	movs	r2, #32
 8009c16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3758      	adds	r7, #88	; 0x58
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	60b9      	str	r1, [r7, #8]
 8009c42:	603b      	str	r3, [r7, #0]
 8009c44:	4613      	mov	r3, r2
 8009c46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c48:	e049      	b.n	8009cde <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c4a:	69bb      	ldr	r3, [r7, #24]
 8009c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c50:	d045      	beq.n	8009cde <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c52:	f7f8 fd01 	bl	8002658 <HAL_GetTick>
 8009c56:	4602      	mov	r2, r0
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	1ad3      	subs	r3, r2, r3
 8009c5c:	69ba      	ldr	r2, [r7, #24]
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d302      	bcc.n	8009c68 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c62:	69bb      	ldr	r3, [r7, #24]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d101      	bne.n	8009c6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c68:	2303      	movs	r3, #3
 8009c6a:	e048      	b.n	8009cfe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 0304 	and.w	r3, r3, #4
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d031      	beq.n	8009cde <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	69db      	ldr	r3, [r3, #28]
 8009c80:	f003 0308 	and.w	r3, r3, #8
 8009c84:	2b08      	cmp	r3, #8
 8009c86:	d110      	bne.n	8009caa <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2208      	movs	r2, #8
 8009c8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f000 f838 	bl	8009d06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2208      	movs	r2, #8
 8009c9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e029      	b.n	8009cfe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	69db      	ldr	r3, [r3, #28]
 8009cb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cb8:	d111      	bne.n	8009cde <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f000 f81e 	bl	8009d06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2220      	movs	r2, #32
 8009cce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8009cda:	2303      	movs	r3, #3
 8009cdc:	e00f      	b.n	8009cfe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	69da      	ldr	r2, [r3, #28]
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	4013      	ands	r3, r2
 8009ce8:	68ba      	ldr	r2, [r7, #8]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	bf0c      	ite	eq
 8009cee:	2301      	moveq	r3, #1
 8009cf0:	2300      	movne	r3, #0
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	79fb      	ldrb	r3, [r7, #7]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d0a6      	beq.n	8009c4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cfc:	2300      	movs	r3, #0
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d06:	b480      	push	{r7}
 8009d08:	b095      	sub	sp, #84	; 0x54
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d16:	e853 3f00 	ldrex	r3, [r3]
 8009d1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	461a      	mov	r2, r3
 8009d2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d2c:	643b      	str	r3, [r7, #64]	; 0x40
 8009d2e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009d34:	e841 2300 	strex	r3, r2, [r1]
 8009d38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1e6      	bne.n	8009d0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	3308      	adds	r3, #8
 8009d46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d48:	6a3b      	ldr	r3, [r7, #32]
 8009d4a:	e853 3f00 	ldrex	r3, [r3]
 8009d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	f023 0301 	bic.w	r3, r3, #1
 8009d56:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	3308      	adds	r3, #8
 8009d5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d68:	e841 2300 	strex	r3, r2, [r1]
 8009d6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1e5      	bne.n	8009d40 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d118      	bne.n	8009dae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	e853 3f00 	ldrex	r3, [r3]
 8009d88:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	f023 0310 	bic.w	r3, r3, #16
 8009d90:	647b      	str	r3, [r7, #68]	; 0x44
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	461a      	mov	r2, r3
 8009d98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d9a:	61bb      	str	r3, [r7, #24]
 8009d9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	6979      	ldr	r1, [r7, #20]
 8009da0:	69ba      	ldr	r2, [r7, #24]
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	613b      	str	r3, [r7, #16]
   return(result);
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e6      	bne.n	8009d7c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2220      	movs	r2, #32
 8009db2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009dc2:	bf00      	nop
 8009dc4:	3754      	adds	r7, #84	; 0x54
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dcc:	4770      	bx	lr

08009dce <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009dce:	b084      	sub	sp, #16
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b084      	sub	sp, #16
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	f107 001c 	add.w	r0, r7, #28
 8009ddc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 f9c1 	bl	800a174 <USB_CoreReset>
 8009df2:	4603      	mov	r3, r0
 8009df4:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8009df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d106      	bne.n	8009e0a <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e00:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	639a      	str	r2, [r3, #56]	; 0x38
 8009e08:	e005      	b.n	8009e16 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e0e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8009e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3710      	adds	r7, #16
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e22:	b004      	add	sp, #16
 8009e24:	4770      	bx	lr

08009e26 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e26:	b480      	push	{r7}
 8009e28:	b083      	sub	sp, #12
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	f043 0201 	orr.w	r2, r3, #1
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	689b      	ldr	r3, [r3, #8]
 8009e54:	f023 0201 	bic.w	r2, r3, #1
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e5c:	2300      	movs	r3, #0
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	370c      	adds	r7, #12
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr

08009e6a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b084      	sub	sp, #16
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
 8009e72:	460b      	mov	r3, r1
 8009e74:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009e76:	2300      	movs	r3, #0
 8009e78:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e86:	78fb      	ldrb	r3, [r7, #3]
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d115      	bne.n	8009eb8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009e98:	2001      	movs	r0, #1
 8009e9a:	f7f8 fbe9 	bl	8002670 <HAL_Delay>
      ms++;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 f957 	bl	800a158 <USB_GetMode>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d01e      	beq.n	8009eee <USB_SetCurrentMode+0x84>
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2b31      	cmp	r3, #49	; 0x31
 8009eb4:	d9f0      	bls.n	8009e98 <USB_SetCurrentMode+0x2e>
 8009eb6:	e01a      	b.n	8009eee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009eb8:	78fb      	ldrb	r3, [r7, #3]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d115      	bne.n	8009eea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	68db      	ldr	r3, [r3, #12]
 8009ec2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009eca:	2001      	movs	r0, #1
 8009ecc:	f7f8 fbd0 	bl	8002670 <HAL_Delay>
      ms++;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 f93e 	bl	800a158 <USB_GetMode>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d005      	beq.n	8009eee <USB_SetCurrentMode+0x84>
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2b31      	cmp	r3, #49	; 0x31
 8009ee6:	d9f0      	bls.n	8009eca <USB_SetCurrentMode+0x60>
 8009ee8:	e001      	b.n	8009eee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009eea:	2301      	movs	r3, #1
 8009eec:	e005      	b.n	8009efa <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2b32      	cmp	r3, #50	; 0x32
 8009ef2:	d101      	bne.n	8009ef8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e000      	b.n	8009efa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3710      	adds	r7, #16
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
	...

08009f04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	3301      	adds	r3, #1
 8009f16:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	4a13      	ldr	r2, [pc, #76]	; (8009f68 <USB_FlushTxFifo+0x64>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d901      	bls.n	8009f24 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e01b      	b.n	8009f5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	691b      	ldr	r3, [r3, #16]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	daf2      	bge.n	8009f12 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	019b      	lsls	r3, r3, #6
 8009f34:	f043 0220 	orr.w	r2, r3, #32
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	4a08      	ldr	r2, [pc, #32]	; (8009f68 <USB_FlushTxFifo+0x64>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d901      	bls.n	8009f4e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009f4a:	2303      	movs	r3, #3
 8009f4c:	e006      	b.n	8009f5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	691b      	ldr	r3, [r3, #16]
 8009f52:	f003 0320 	and.w	r3, r3, #32
 8009f56:	2b20      	cmp	r3, #32
 8009f58:	d0f0      	beq.n	8009f3c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3714      	adds	r7, #20
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr
 8009f68:	00030d40 	.word	0x00030d40

08009f6c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f74:	2300      	movs	r3, #0
 8009f76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	4a11      	ldr	r2, [pc, #68]	; (8009fc8 <USB_FlushRxFifo+0x5c>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d901      	bls.n	8009f8a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009f86:	2303      	movs	r3, #3
 8009f88:	e018      	b.n	8009fbc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	691b      	ldr	r3, [r3, #16]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	daf2      	bge.n	8009f78 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009f92:	2300      	movs	r3, #0
 8009f94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2210      	movs	r2, #16
 8009f9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4a08      	ldr	r2, [pc, #32]	; (8009fc8 <USB_FlushRxFifo+0x5c>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d901      	bls.n	8009fae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009faa:	2303      	movs	r3, #3
 8009fac:	e006      	b.n	8009fbc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	f003 0310 	and.w	r3, r3, #16
 8009fb6:	2b10      	cmp	r3, #16
 8009fb8:	d0f0      	beq.n	8009f9c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3714      	adds	r7, #20
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr
 8009fc8:	00030d40 	.word	0x00030d40

08009fcc <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b089      	sub	sp, #36	; 0x24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	60b9      	str	r1, [r7, #8]
 8009fd6:	4611      	mov	r1, r2
 8009fd8:	461a      	mov	r2, r3
 8009fda:	460b      	mov	r3, r1
 8009fdc:	71fb      	strb	r3, [r7, #7]
 8009fde:	4613      	mov	r3, r2
 8009fe0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009fea:	88bb      	ldrh	r3, [r7, #4]
 8009fec:	3303      	adds	r3, #3
 8009fee:	089b      	lsrs	r3, r3, #2
 8009ff0:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	61bb      	str	r3, [r7, #24]
 8009ff6:	e018      	b.n	800a02a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009ff8:	79fb      	ldrb	r3, [r7, #7]
 8009ffa:	031a      	lsls	r2, r3, #12
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	4413      	add	r3, r2
 800a000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a004:	461a      	mov	r2, r3
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	3301      	adds	r3, #1
 800a010:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	3301      	adds	r3, #1
 800a016:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a018:	69fb      	ldr	r3, [r7, #28]
 800a01a:	3301      	adds	r3, #1
 800a01c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	3301      	adds	r3, #1
 800a022:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	3301      	adds	r3, #1
 800a028:	61bb      	str	r3, [r7, #24]
 800a02a:	69ba      	ldr	r2, [r7, #24]
 800a02c:	693b      	ldr	r3, [r7, #16]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d3e2      	bcc.n	8009ff8 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3724      	adds	r7, #36	; 0x24
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a040:	b480      	push	{r7}
 800a042:	b08b      	sub	sp, #44	; 0x2c
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	4613      	mov	r3, r2
 800a04c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a056:	88fb      	ldrh	r3, [r7, #6]
 800a058:	089b      	lsrs	r3, r3, #2
 800a05a:	b29b      	uxth	r3, r3
 800a05c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a05e:	88fb      	ldrh	r3, [r7, #6]
 800a060:	f003 0303 	and.w	r3, r3, #3
 800a064:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a066:	2300      	movs	r3, #0
 800a068:	623b      	str	r3, [r7, #32]
 800a06a:	e014      	b.n	800a096 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a06c:	69bb      	ldr	r3, [r7, #24]
 800a06e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a076:	601a      	str	r2, [r3, #0]
    pDest++;
 800a078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a07a:	3301      	adds	r3, #1
 800a07c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a080:	3301      	adds	r3, #1
 800a082:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a086:	3301      	adds	r3, #1
 800a088:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08c:	3301      	adds	r3, #1
 800a08e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	3301      	adds	r3, #1
 800a094:	623b      	str	r3, [r7, #32]
 800a096:	6a3a      	ldr	r2, [r7, #32]
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d3e6      	bcc.n	800a06c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a09e:	8bfb      	ldrh	r3, [r7, #30]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d01e      	beq.n	800a0e2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	f107 0310 	add.w	r3, r7, #16
 800a0b4:	6812      	ldr	r2, [r2, #0]
 800a0b6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	00db      	lsls	r3, r3, #3
 800a0c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0c4:	b2da      	uxtb	r2, r3
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c8:	701a      	strb	r2, [r3, #0]
      i++;
 800a0ca:	6a3b      	ldr	r3, [r7, #32]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	623b      	str	r3, [r7, #32]
      pDest++;
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a0d6:	8bfb      	ldrh	r3, [r7, #30]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a0dc:	8bfb      	ldrh	r3, [r7, #30]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1ea      	bne.n	800a0b8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	372c      	adds	r7, #44	; 0x2c
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	695b      	ldr	r3, [r3, #20]
 800a0fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	4013      	ands	r3, r2
 800a106:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a108:	68fb      	ldr	r3, [r7, #12]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3714      	adds	r7, #20
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr

0800a116 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a116:	b480      	push	{r7}
 800a118:	b085      	sub	sp, #20
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
 800a11e:	460b      	mov	r3, r1
 800a120:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a126:	78fb      	ldrb	r3, [r7, #3]
 800a128:	015a      	lsls	r2, r3, #5
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	4413      	add	r3, r2
 800a12e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a136:	78fb      	ldrb	r3, [r7, #3]
 800a138:	015a      	lsls	r2, r3, #5
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	4413      	add	r3, r2
 800a13e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a142:	68db      	ldr	r3, [r3, #12]
 800a144:	68ba      	ldr	r2, [r7, #8]
 800a146:	4013      	ands	r3, r2
 800a148:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a14a:	68bb      	ldr	r3, [r7, #8]
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3714      	adds	r7, #20
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a158:	b480      	push	{r7}
 800a15a:	b083      	sub	sp, #12
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	695b      	ldr	r3, [r3, #20]
 800a164:	f003 0301 	and.w	r3, r3, #1
}
 800a168:	4618      	mov	r0, r3
 800a16a:	370c      	adds	r7, #12
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a17c:	2300      	movs	r3, #0
 800a17e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	3301      	adds	r3, #1
 800a184:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	4a13      	ldr	r2, [pc, #76]	; (800a1d8 <USB_CoreReset+0x64>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d901      	bls.n	800a192 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a18e:	2303      	movs	r3, #3
 800a190:	e01b      	b.n	800a1ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	691b      	ldr	r3, [r3, #16]
 800a196:	2b00      	cmp	r3, #0
 800a198:	daf2      	bge.n	800a180 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a19a:	2300      	movs	r3, #0
 800a19c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	f043 0201 	orr.w	r2, r3, #1
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	4a09      	ldr	r2, [pc, #36]	; (800a1d8 <USB_CoreReset+0x64>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d901      	bls.n	800a1bc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a1b8:	2303      	movs	r3, #3
 800a1ba:	e006      	b.n	800a1ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	691b      	ldr	r3, [r3, #16]
 800a1c0:	f003 0301 	and.w	r3, r3, #1
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d0f0      	beq.n	800a1aa <USB_CoreReset+0x36>

  return HAL_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3714      	adds	r7, #20
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	00030d40 	.word	0x00030d40

0800a1dc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1dc:	b084      	sub	sp, #16
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b086      	sub	sp, #24
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a1ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a1fc:	461a      	mov	r2, r3
 800a1fe:	2300      	movs	r3, #0
 800a200:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a206:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a212:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	68fa      	ldr	r2, [r7, #12]
 800a224:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a228:	f023 0304 	bic.w	r3, r3, #4
 800a22c:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a22e:	2110      	movs	r1, #16
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f7ff fe67 	bl	8009f04 <USB_FlushTxFifo>
 800a236:	4603      	mov	r3, r0
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d001      	beq.n	800a240 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f7ff fe93 	bl	8009f6c <USB_FlushRxFifo>
 800a246:	4603      	mov	r3, r0
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d001      	beq.n	800a250 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a250:	2300      	movs	r3, #0
 800a252:	613b      	str	r3, [r7, #16]
 800a254:	e015      	b.n	800a282 <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	015a      	lsls	r2, r3, #5
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	4413      	add	r3, r2
 800a25e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a262:	461a      	mov	r2, r3
 800a264:	f04f 33ff 	mov.w	r3, #4294967295
 800a268:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	015a      	lsls	r2, r3, #5
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	4413      	add	r3, r2
 800a272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a276:	461a      	mov	r2, r3
 800a278:	2300      	movs	r3, #0
 800a27a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	3301      	adds	r3, #1
 800a280:	613b      	str	r3, [r7, #16]
 800a282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a284:	693a      	ldr	r2, [r7, #16]
 800a286:	429a      	cmp	r2, r3
 800a288:	d3e5      	bcc.n	800a256 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2200      	movs	r2, #0
 800a28e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f04f 32ff 	mov.w	r2, #4294967295
 800a296:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2280      	movs	r2, #128	; 0x80
 800a29c:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a0c      	ldr	r2, [pc, #48]	; (800a2d4 <USB_HostInit+0xf8>)
 800a2a2:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a0c      	ldr	r2, [pc, #48]	; (800a2d8 <USB_HostInit+0xfc>)
 800a2a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	f043 0210 	orr.w	r2, r3, #16
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	699a      	ldr	r2, [r3, #24]
 800a2bc:	4b07      	ldr	r3, [pc, #28]	; (800a2dc <USB_HostInit+0x100>)
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a2c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3718      	adds	r7, #24
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a2d0:	b004      	add	sp, #16
 800a2d2:	4770      	bx	lr
 800a2d4:	00600080 	.word	0x00600080
 800a2d8:	004000e0 	.word	0x004000e0
 800a2dc:	a3200008 	.word	0xa3200008

0800a2e0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2fe:	f023 0303 	bic.w	r3, r3, #3
 800a302:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	78fb      	ldrb	r3, [r7, #3]
 800a30e:	f003 0303 	and.w	r3, r3, #3
 800a312:	68f9      	ldr	r1, [r7, #12]
 800a314:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a318:	4313      	orrs	r3, r2
 800a31a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a31c:	78fb      	ldrb	r3, [r7, #3]
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d107      	bne.n	800a332 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a328:	461a      	mov	r2, r3
 800a32a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a32e:	6053      	str	r3, [r2, #4]
 800a330:	e00c      	b.n	800a34c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a332:	78fb      	ldrb	r3, [r7, #3]
 800a334:	2b02      	cmp	r3, #2
 800a336:	d107      	bne.n	800a348 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a33e:	461a      	mov	r2, r3
 800a340:	f241 7370 	movw	r3, #6000	; 0x1770
 800a344:	6053      	str	r3, [r2, #4]
 800a346:	e001      	b.n	800a34c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a348:	2301      	movs	r3, #1
 800a34a:	e000      	b.n	800a34e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3714      	adds	r7, #20
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr

0800a35a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a35a:	b580      	push	{r7, lr}
 800a35c:	b084      	sub	sp, #16
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a366:	2300      	movs	r3, #0
 800a368:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a37a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	68fa      	ldr	r2, [r7, #12]
 800a380:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a388:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a38a:	2064      	movs	r0, #100	; 0x64
 800a38c:	f7f8 f970 	bl	8002670 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	68fa      	ldr	r2, [r7, #12]
 800a394:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a39c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a39e:	200a      	movs	r0, #10
 800a3a0:	f7f8 f966 	bl	8002670 <HAL_Delay>

  return HAL_OK;
 800a3a4:	2300      	movs	r3, #0
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}

0800a3ae <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a3ae:	b480      	push	{r7}
 800a3b0:	b085      	sub	sp, #20
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a3d2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d109      	bne.n	800a3f2 <USB_DriveVbus+0x44>
 800a3de:	78fb      	ldrb	r3, [r7, #3]
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d106      	bne.n	800a3f2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	68fa      	ldr	r2, [r7, #12]
 800a3e8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a3ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a3f0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3fc:	d109      	bne.n	800a412 <USB_DriveVbus+0x64>
 800a3fe:	78fb      	ldrb	r3, [r7, #3]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d106      	bne.n	800a412 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	68fa      	ldr	r2, [r7, #12]
 800a408:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a40c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a410:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a420:	b480      	push	{r7}
 800a422:	b085      	sub	sp, #20
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a42c:	2300      	movs	r3, #0
 800a42e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	0c5b      	lsrs	r3, r3, #17
 800a43e:	f003 0303 	and.w	r3, r3, #3
}
 800a442:	4618      	mov	r0, r3
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a44e:	b480      	push	{r7}
 800a450:	b085      	sub	sp, #20
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	b29b      	uxth	r3, r3
}
 800a464:	4618      	mov	r0, r3
 800a466:	3714      	adds	r7, #20
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b088      	sub	sp, #32
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	4608      	mov	r0, r1
 800a47a:	4611      	mov	r1, r2
 800a47c:	461a      	mov	r2, r3
 800a47e:	4603      	mov	r3, r0
 800a480:	70fb      	strb	r3, [r7, #3]
 800a482:	460b      	mov	r3, r1
 800a484:	70bb      	strb	r3, [r7, #2]
 800a486:	4613      	mov	r3, r2
 800a488:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a48a:	2300      	movs	r3, #0
 800a48c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a492:	78fb      	ldrb	r3, [r7, #3]
 800a494:	015a      	lsls	r2, r3, #5
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	4413      	add	r3, r2
 800a49a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a49e:	461a      	mov	r2, r3
 800a4a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4a4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a4a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a4aa:	2b03      	cmp	r3, #3
 800a4ac:	d867      	bhi.n	800a57e <USB_HC_Init+0x10e>
 800a4ae:	a201      	add	r2, pc, #4	; (adr r2, 800a4b4 <USB_HC_Init+0x44>)
 800a4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b4:	0800a4c5 	.word	0x0800a4c5
 800a4b8:	0800a541 	.word	0x0800a541
 800a4bc:	0800a4c5 	.word	0x0800a4c5
 800a4c0:	0800a503 	.word	0x0800a503
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a4c4:	78fb      	ldrb	r3, [r7, #3]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	f240 439d 	movw	r3, #1181	; 0x49d
 800a4d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a4d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	da51      	bge.n	800a584 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a4e0:	78fb      	ldrb	r3, [r7, #3]
 800a4e2:	015a      	lsls	r2, r3, #5
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4ec:	68db      	ldr	r3, [r3, #12]
 800a4ee:	78fa      	ldrb	r2, [r7, #3]
 800a4f0:	0151      	lsls	r1, r2, #5
 800a4f2:	693a      	ldr	r2, [r7, #16]
 800a4f4:	440a      	add	r2, r1
 800a4f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4fe:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a500:	e040      	b.n	800a584 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a502:	78fb      	ldrb	r3, [r7, #3]
 800a504:	015a      	lsls	r2, r3, #5
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	4413      	add	r3, r2
 800a50a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a50e:	461a      	mov	r2, r3
 800a510:	f240 639d 	movw	r3, #1693	; 0x69d
 800a514:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a516:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	da34      	bge.n	800a588 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a51e:	78fb      	ldrb	r3, [r7, #3]
 800a520:	015a      	lsls	r2, r3, #5
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	4413      	add	r3, r2
 800a526:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a52a:	68db      	ldr	r3, [r3, #12]
 800a52c:	78fa      	ldrb	r2, [r7, #3]
 800a52e:	0151      	lsls	r1, r2, #5
 800a530:	693a      	ldr	r2, [r7, #16]
 800a532:	440a      	add	r2, r1
 800a534:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a53c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a53e:	e023      	b.n	800a588 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a540:	78fb      	ldrb	r3, [r7, #3]
 800a542:	015a      	lsls	r2, r3, #5
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	4413      	add	r3, r2
 800a548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a54c:	461a      	mov	r2, r3
 800a54e:	f240 2325 	movw	r3, #549	; 0x225
 800a552:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a554:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	da17      	bge.n	800a58c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a55c:	78fb      	ldrb	r3, [r7, #3]
 800a55e:	015a      	lsls	r2, r3, #5
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	4413      	add	r3, r2
 800a564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	78fa      	ldrb	r2, [r7, #3]
 800a56c:	0151      	lsls	r1, r2, #5
 800a56e:	693a      	ldr	r2, [r7, #16]
 800a570:	440a      	add	r2, r1
 800a572:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a576:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a57a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a57c:	e006      	b.n	800a58c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a57e:	2301      	movs	r3, #1
 800a580:	77fb      	strb	r3, [r7, #31]
      break;
 800a582:	e004      	b.n	800a58e <USB_HC_Init+0x11e>
      break;
 800a584:	bf00      	nop
 800a586:	e002      	b.n	800a58e <USB_HC_Init+0x11e>
      break;
 800a588:	bf00      	nop
 800a58a:	e000      	b.n	800a58e <USB_HC_Init+0x11e>
      break;
 800a58c:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a58e:	78fb      	ldrb	r3, [r7, #3]
 800a590:	015a      	lsls	r2, r3, #5
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	4413      	add	r3, r2
 800a596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a59a:	68db      	ldr	r3, [r3, #12]
 800a59c:	78fa      	ldrb	r2, [r7, #3]
 800a59e:	0151      	lsls	r1, r2, #5
 800a5a0:	693a      	ldr	r2, [r7, #16]
 800a5a2:	440a      	add	r2, r1
 800a5a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5a8:	f043 0302 	orr.w	r3, r3, #2
 800a5ac:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5b4:	699a      	ldr	r2, [r3, #24]
 800a5b6:	78fb      	ldrb	r3, [r7, #3]
 800a5b8:	f003 030f 	and.w	r3, r3, #15
 800a5bc:	2101      	movs	r1, #1
 800a5be:	fa01 f303 	lsl.w	r3, r1, r3
 800a5c2:	6939      	ldr	r1, [r7, #16]
 800a5c4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	699b      	ldr	r3, [r3, #24]
 800a5d0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a5d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	da03      	bge.n	800a5e8 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a5e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a5e4:	61bb      	str	r3, [r7, #24]
 800a5e6:	e001      	b.n	800a5ec <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f7ff ff17 	bl	800a420 <USB_GetHostSpeed>
 800a5f2:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a5f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	d106      	bne.n	800a60a <USB_HC_Init+0x19a>
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	d003      	beq.n	800a60a <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a602:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a606:	617b      	str	r3, [r7, #20]
 800a608:	e001      	b.n	800a60e <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a60e:	787b      	ldrb	r3, [r7, #1]
 800a610:	059b      	lsls	r3, r3, #22
 800a612:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a616:	78bb      	ldrb	r3, [r7, #2]
 800a618:	02db      	lsls	r3, r3, #11
 800a61a:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a61e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a620:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a624:	049b      	lsls	r3, r3, #18
 800a626:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a62a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a62c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800a62e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a632:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a634:	69bb      	ldr	r3, [r7, #24]
 800a636:	431a      	orrs	r2, r3
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a63c:	78fa      	ldrb	r2, [r7, #3]
 800a63e:	0151      	lsls	r1, r2, #5
 800a640:	693a      	ldr	r2, [r7, #16]
 800a642:	440a      	add	r2, r1
 800a644:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a64c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a64e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a652:	2b03      	cmp	r3, #3
 800a654:	d003      	beq.n	800a65e <USB_HC_Init+0x1ee>
 800a656:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a65a:	2b01      	cmp	r3, #1
 800a65c:	d10f      	bne.n	800a67e <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a65e:	78fb      	ldrb	r3, [r7, #3]
 800a660:	015a      	lsls	r2, r3, #5
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	4413      	add	r3, r2
 800a666:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	78fa      	ldrb	r2, [r7, #3]
 800a66e:	0151      	lsls	r1, r2, #5
 800a670:	693a      	ldr	r2, [r7, #16]
 800a672:	440a      	add	r2, r1
 800a674:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a678:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a67c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a67e:	7ffb      	ldrb	r3, [r7, #31]
}
 800a680:	4618      	mov	r0, r3
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b088      	sub	sp, #32
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	785b      	ldrb	r3, [r3, #1]
 800a69a:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a69c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a6a0:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d018      	beq.n	800a6dc <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	699b      	ldr	r3, [r3, #24]
 800a6ae:	683a      	ldr	r2, [r7, #0]
 800a6b0:	8952      	ldrh	r2, [r2, #10]
 800a6b2:	4413      	add	r3, r2
 800a6b4:	3b01      	subs	r3, #1
 800a6b6:	683a      	ldr	r2, [r7, #0]
 800a6b8:	8952      	ldrh	r2, [r2, #10]
 800a6ba:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6be:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800a6c0:	8bfa      	ldrh	r2, [r7, #30]
 800a6c2:	8a7b      	ldrh	r3, [r7, #18]
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d90b      	bls.n	800a6e0 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800a6c8:	8a7b      	ldrh	r3, [r7, #18]
 800a6ca:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a6cc:	8bfb      	ldrh	r3, [r7, #30]
 800a6ce:	683a      	ldr	r2, [r7, #0]
 800a6d0:	8952      	ldrh	r2, [r2, #10]
 800a6d2:	fb03 f202 	mul.w	r2, r3, r2
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	615a      	str	r2, [r3, #20]
 800a6da:	e001      	b.n	800a6e0 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	78db      	ldrb	r3, [r3, #3]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d007      	beq.n	800a6f8 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a6e8:	8bfb      	ldrh	r3, [r7, #30]
 800a6ea:	683a      	ldr	r2, [r7, #0]
 800a6ec:	8952      	ldrh	r2, [r2, #10]
 800a6ee:	fb03 f202 	mul.w	r2, r3, r2
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	615a      	str	r2, [r3, #20]
 800a6f6:	e003      	b.n	800a700 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	699a      	ldr	r2, [r3, #24]
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	695b      	ldr	r3, [r3, #20]
 800a704:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a708:	8bfb      	ldrh	r3, [r7, #30]
 800a70a:	04d9      	lsls	r1, r3, #19
 800a70c:	4b59      	ldr	r3, [pc, #356]	; (800a874 <USB_HC_StartXfer+0x1ec>)
 800a70e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a710:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	7b1b      	ldrb	r3, [r3, #12]
 800a716:	075b      	lsls	r3, r3, #29
 800a718:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a71c:	6979      	ldr	r1, [r7, #20]
 800a71e:	0148      	lsls	r0, r1, #5
 800a720:	69b9      	ldr	r1, [r7, #24]
 800a722:	4401      	add	r1, r0
 800a724:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a728:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a72a:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	f003 0301 	and.w	r3, r3, #1
 800a738:	2b00      	cmp	r3, #0
 800a73a:	bf0c      	ite	eq
 800a73c:	2301      	moveq	r3, #1
 800a73e:	2300      	movne	r3, #0
 800a740:	b2db      	uxtb	r3, r3
 800a742:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	015a      	lsls	r2, r3, #5
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	4413      	add	r3, r2
 800a74c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	697a      	ldr	r2, [r7, #20]
 800a754:	0151      	lsls	r1, r2, #5
 800a756:	69ba      	ldr	r2, [r7, #24]
 800a758:	440a      	add	r2, r1
 800a75a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a75e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a762:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	015a      	lsls	r2, r3, #5
 800a768:	69bb      	ldr	r3, [r7, #24]
 800a76a:	4413      	add	r3, r2
 800a76c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a770:	681a      	ldr	r2, [r3, #0]
 800a772:	7c7b      	ldrb	r3, [r7, #17]
 800a774:	075b      	lsls	r3, r3, #29
 800a776:	6979      	ldr	r1, [r7, #20]
 800a778:	0148      	lsls	r0, r1, #5
 800a77a:	69b9      	ldr	r1, [r7, #24]
 800a77c:	4401      	add	r1, r0
 800a77e:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a782:	4313      	orrs	r3, r2
 800a784:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	015a      	lsls	r2, r3, #5
 800a78a:	69bb      	ldr	r3, [r7, #24]
 800a78c:	4413      	add	r3, r2
 800a78e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a79c:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	78db      	ldrb	r3, [r3, #3]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d004      	beq.n	800a7b0 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7ac:	60bb      	str	r3, [r7, #8]
 800a7ae:	e003      	b.n	800a7b8 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a7b6:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a7be:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	015a      	lsls	r2, r3, #5
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	78db      	ldrb	r3, [r3, #3]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d147      	bne.n	800a86a <USB_HC_StartXfer+0x1e2>
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	699b      	ldr	r3, [r3, #24]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d043      	beq.n	800a86a <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	7a1b      	ldrb	r3, [r3, #8]
 800a7e6:	2b03      	cmp	r3, #3
 800a7e8:	d830      	bhi.n	800a84c <USB_HC_StartXfer+0x1c4>
 800a7ea:	a201      	add	r2, pc, #4	; (adr r2, 800a7f0 <USB_HC_StartXfer+0x168>)
 800a7ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f0:	0800a801 	.word	0x0800a801
 800a7f4:	0800a825 	.word	0x0800a825
 800a7f8:	0800a801 	.word	0x0800a801
 800a7fc:	0800a825 	.word	0x0800a825
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	699b      	ldr	r3, [r3, #24]
 800a804:	3303      	adds	r3, #3
 800a806:	089b      	lsrs	r3, r3, #2
 800a808:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a80a:	89fa      	ldrh	r2, [r7, #14]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a810:	b29b      	uxth	r3, r3
 800a812:	429a      	cmp	r2, r3
 800a814:	d91c      	bls.n	800a850 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	699b      	ldr	r3, [r3, #24]
 800a81a:	f043 0220 	orr.w	r2, r3, #32
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	619a      	str	r2, [r3, #24]
        }
        break;
 800a822:	e015      	b.n	800a850 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	699b      	ldr	r3, [r3, #24]
 800a828:	3303      	adds	r3, #3
 800a82a:	089b      	lsrs	r3, r3, #2
 800a82c:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a82e:	89fa      	ldrh	r2, [r7, #14]
 800a830:	69bb      	ldr	r3, [r7, #24]
 800a832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a836:	691b      	ldr	r3, [r3, #16]
 800a838:	b29b      	uxth	r3, r3
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d90a      	bls.n	800a854 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	699b      	ldr	r3, [r3, #24]
 800a842:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	619a      	str	r2, [r3, #24]
        }
        break;
 800a84a:	e003      	b.n	800a854 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 800a84c:	bf00      	nop
 800a84e:	e002      	b.n	800a856 <USB_HC_StartXfer+0x1ce>
        break;
 800a850:	bf00      	nop
 800a852:	e000      	b.n	800a856 <USB_HC_StartXfer+0x1ce>
        break;
 800a854:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	6919      	ldr	r1, [r3, #16]
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	785a      	ldrb	r2, [r3, #1]
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	699b      	ldr	r3, [r3, #24]
 800a862:	b29b      	uxth	r3, r3
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7ff fbb1 	bl	8009fcc <USB_WritePacket>
  }

  return HAL_OK;
 800a86a:	2300      	movs	r3, #0
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3720      	adds	r7, #32
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	1ff80000 	.word	0x1ff80000

0800a878 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a878:	b480      	push	{r7}
 800a87a:	b085      	sub	sp, #20
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a88a:	695b      	ldr	r3, [r3, #20]
 800a88c:	b29b      	uxth	r3, r3
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3714      	adds	r7, #20
 800a892:	46bd      	mov	sp, r7
 800a894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a898:	4770      	bx	lr

0800a89a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a89a:	b480      	push	{r7}
 800a89c:	b089      	sub	sp, #36	; 0x24
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a8aa:	78fb      	ldrb	r3, [r7, #3]
 800a8ac:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	015a      	lsls	r2, r3, #5
 800a8b6:	69fb      	ldr	r3, [r7, #28]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	0c9b      	lsrs	r3, r3, #18
 800a8c2:	f003 0303 	and.w	r3, r3, #3
 800a8c6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a8c8:	69bb      	ldr	r3, [r7, #24]
 800a8ca:	015a      	lsls	r2, r3, #5
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	0fdb      	lsrs	r3, r3, #31
 800a8d8:	f003 0301 	and.w	r3, r3, #1
 800a8dc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a8de:	69bb      	ldr	r3, [r7, #24]
 800a8e0:	015a      	lsls	r2, r3, #5
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	0fdb      	lsrs	r3, r3, #31
 800a8ee:	f003 0301 	and.w	r3, r3, #1
 800a8f2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	f003 0320 	and.w	r3, r3, #32
 800a8fc:	2b20      	cmp	r3, #32
 800a8fe:	d10d      	bne.n	800a91c <USB_HC_Halt+0x82>
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d10a      	bne.n	800a91c <USB_HC_Halt+0x82>
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d005      	beq.n	800a918 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d002      	beq.n	800a918 <USB_HC_Halt+0x7e>
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	2b03      	cmp	r3, #3
 800a916:	d101      	bne.n	800a91c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a918:	2300      	movs	r3, #0
 800a91a:	e0d8      	b.n	800aace <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d002      	beq.n	800a928 <USB_HC_Halt+0x8e>
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	2b02      	cmp	r3, #2
 800a926:	d173      	bne.n	800aa10 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	015a      	lsls	r2, r3, #5
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	4413      	add	r3, r2
 800a930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	69ba      	ldr	r2, [r7, #24]
 800a938:	0151      	lsls	r1, r2, #5
 800a93a:	69fa      	ldr	r2, [r7, #28]
 800a93c:	440a      	add	r2, r1
 800a93e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a942:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a946:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	689b      	ldr	r3, [r3, #8]
 800a94c:	f003 0320 	and.w	r3, r3, #32
 800a950:	2b00      	cmp	r3, #0
 800a952:	d14a      	bne.n	800a9ea <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a958:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d133      	bne.n	800a9c8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a960:	69bb      	ldr	r3, [r7, #24]
 800a962:	015a      	lsls	r2, r3, #5
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	4413      	add	r3, r2
 800a968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	69ba      	ldr	r2, [r7, #24]
 800a970:	0151      	lsls	r1, r2, #5
 800a972:	69fa      	ldr	r2, [r7, #28]
 800a974:	440a      	add	r2, r1
 800a976:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a97a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a97e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	015a      	lsls	r2, r3, #5
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	4413      	add	r3, r2
 800a988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	69ba      	ldr	r2, [r7, #24]
 800a990:	0151      	lsls	r1, r2, #5
 800a992:	69fa      	ldr	r2, [r7, #28]
 800a994:	440a      	add	r2, r1
 800a996:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a99a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a99e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	3301      	adds	r3, #1
 800a9a4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a9ac:	d82e      	bhi.n	800aa0c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a9ae:	69bb      	ldr	r3, [r7, #24]
 800a9b0:	015a      	lsls	r2, r3, #5
 800a9b2:	69fb      	ldr	r3, [r7, #28]
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a9c4:	d0ec      	beq.n	800a9a0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a9c6:	e081      	b.n	800aacc <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	015a      	lsls	r2, r3, #5
 800a9cc:	69fb      	ldr	r3, [r7, #28]
 800a9ce:	4413      	add	r3, r2
 800a9d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	69ba      	ldr	r2, [r7, #24]
 800a9d8:	0151      	lsls	r1, r2, #5
 800a9da:	69fa      	ldr	r2, [r7, #28]
 800a9dc:	440a      	add	r2, r1
 800a9de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a9e6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a9e8:	e070      	b.n	800aacc <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	015a      	lsls	r2, r3, #5
 800a9ee:	69fb      	ldr	r3, [r7, #28]
 800a9f0:	4413      	add	r3, r2
 800a9f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	69ba      	ldr	r2, [r7, #24]
 800a9fa:	0151      	lsls	r1, r2, #5
 800a9fc:	69fa      	ldr	r2, [r7, #28]
 800a9fe:	440a      	add	r2, r1
 800aa00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa08:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aa0a:	e05f      	b.n	800aacc <USB_HC_Halt+0x232>
            break;
 800aa0c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aa0e:	e05d      	b.n	800aacc <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aa10:	69bb      	ldr	r3, [r7, #24]
 800aa12:	015a      	lsls	r2, r3, #5
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	69ba      	ldr	r2, [r7, #24]
 800aa20:	0151      	lsls	r1, r2, #5
 800aa22:	69fa      	ldr	r2, [r7, #28]
 800aa24:	440a      	add	r2, r1
 800aa26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa2e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa36:	691b      	ldr	r3, [r3, #16]
 800aa38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d133      	bne.n	800aaa8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aa40:	69bb      	ldr	r3, [r7, #24]
 800aa42:	015a      	lsls	r2, r3, #5
 800aa44:	69fb      	ldr	r3, [r7, #28]
 800aa46:	4413      	add	r3, r2
 800aa48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	69ba      	ldr	r2, [r7, #24]
 800aa50:	0151      	lsls	r1, r2, #5
 800aa52:	69fa      	ldr	r2, [r7, #28]
 800aa54:	440a      	add	r2, r1
 800aa56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa5e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa60:	69bb      	ldr	r3, [r7, #24]
 800aa62:	015a      	lsls	r2, r3, #5
 800aa64:	69fb      	ldr	r3, [r7, #28]
 800aa66:	4413      	add	r3, r2
 800aa68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	69ba      	ldr	r2, [r7, #24]
 800aa70:	0151      	lsls	r1, r2, #5
 800aa72:	69fa      	ldr	r2, [r7, #28]
 800aa74:	440a      	add	r2, r1
 800aa76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa7e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	3301      	adds	r3, #1
 800aa84:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa8c:	d81d      	bhi.n	800aaca <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aa8e:	69bb      	ldr	r3, [r7, #24]
 800aa90:	015a      	lsls	r2, r3, #5
 800aa92:	69fb      	ldr	r3, [r7, #28]
 800aa94:	4413      	add	r3, r2
 800aa96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aaa0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aaa4:	d0ec      	beq.n	800aa80 <USB_HC_Halt+0x1e6>
 800aaa6:	e011      	b.n	800aacc <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	015a      	lsls	r2, r3, #5
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	4413      	add	r3, r2
 800aab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69ba      	ldr	r2, [r7, #24]
 800aab8:	0151      	lsls	r1, r2, #5
 800aaba:	69fa      	ldr	r2, [r7, #28]
 800aabc:	440a      	add	r2, r1
 800aabe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aac6:	6013      	str	r3, [r2, #0]
 800aac8:	e000      	b.n	800aacc <USB_HC_Halt+0x232>
          break;
 800aaca:	bf00      	nop
    }
  }

  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3724      	adds	r7, #36	; 0x24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr

0800aada <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b088      	sub	sp, #32
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800aae2:	2300      	movs	r3, #0
 800aae4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800aaea:	2300      	movs	r3, #0
 800aaec:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f7ff f9aa 	bl	8009e48 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800aaf4:	2110      	movs	r1, #16
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f7ff fa04 	bl	8009f04 <USB_FlushTxFifo>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d001      	beq.n	800ab06 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800ab02:	2301      	movs	r3, #1
 800ab04:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f7ff fa30 	bl	8009f6c <USB_FlushRxFifo>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d001      	beq.n	800ab16 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800ab12:	2301      	movs	r3, #1
 800ab14:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ab16:	2300      	movs	r3, #0
 800ab18:	61bb      	str	r3, [r7, #24]
 800ab1a:	e01f      	b.n	800ab5c <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	015a      	lsls	r2, r3, #5
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab32:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab3a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ab3c:	693b      	ldr	r3, [r7, #16]
 800ab3e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab42:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ab44:	69bb      	ldr	r3, [r7, #24]
 800ab46:	015a      	lsls	r2, r3, #5
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	4413      	add	r3, r2
 800ab4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab50:	461a      	mov	r2, r3
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	61bb      	str	r3, [r7, #24]
 800ab5c:	69bb      	ldr	r3, [r7, #24]
 800ab5e:	2b0f      	cmp	r3, #15
 800ab60:	d9dc      	bls.n	800ab1c <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ab62:	2300      	movs	r3, #0
 800ab64:	61bb      	str	r3, [r7, #24]
 800ab66:	e034      	b.n	800abd2 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800ab68:	69bb      	ldr	r3, [r7, #24]
 800ab6a:	015a      	lsls	r2, r3, #5
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	4413      	add	r3, r2
 800ab70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab7e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab86:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab8e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	015a      	lsls	r2, r3, #5
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	4413      	add	r3, r2
 800ab98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	3301      	adds	r3, #1
 800aba6:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800abae:	d80c      	bhi.n	800abca <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800abb0:	69bb      	ldr	r3, [r7, #24]
 800abb2:	015a      	lsls	r2, r3, #5
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	4413      	add	r3, r2
 800abb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800abc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800abc6:	d0ec      	beq.n	800aba2 <USB_StopHost+0xc8>
 800abc8:	e000      	b.n	800abcc <USB_StopHost+0xf2>
        break;
 800abca:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	3301      	adds	r3, #1
 800abd0:	61bb      	str	r3, [r7, #24]
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	2b0f      	cmp	r3, #15
 800abd6:	d9c7      	bls.n	800ab68 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abde:	461a      	mov	r2, r3
 800abe0:	f04f 33ff 	mov.w	r3, #4294967295
 800abe4:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f04f 32ff 	mov.w	r2, #4294967295
 800abec:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff f919 	bl	8009e26 <USB_EnableGlobalInt>

  return ret;
 800abf4:	7ffb      	ldrb	r3, [r7, #31]
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3720      	adds	r7, #32
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}

0800abfe <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800abfe:	b590      	push	{r4, r7, lr}
 800ac00:	b089      	sub	sp, #36	; 0x24
 800ac02:	af04      	add	r7, sp, #16
 800ac04:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800ac06:	2301      	movs	r3, #1
 800ac08:	2202      	movs	r2, #2
 800ac0a:	2102      	movs	r1, #2
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f000 fc86 	bl	800b51e <USBH_FindInterface>
 800ac12:	4603      	mov	r3, r0
 800ac14:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800ac16:	7bfb      	ldrb	r3, [r7, #15]
 800ac18:	2bff      	cmp	r3, #255	; 0xff
 800ac1a:	d002      	beq.n	800ac22 <USBH_CDC_InterfaceInit+0x24>
 800ac1c:	7bfb      	ldrb	r3, [r7, #15]
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	d901      	bls.n	800ac26 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800ac22:	2302      	movs	r3, #2
 800ac24:	e13d      	b.n	800aea2 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800ac26:	7bfb      	ldrb	r3, [r7, #15]
 800ac28:	4619      	mov	r1, r3
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f000 fc5b 	bl	800b4e6 <USBH_SelectInterface>
 800ac30:	4603      	mov	r3, r0
 800ac32:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800ac34:	7bbb      	ldrb	r3, [r7, #14]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d001      	beq.n	800ac3e <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800ac3a:	2302      	movs	r3, #2
 800ac3c:	e131      	b.n	800aea2 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800ac44:	2050      	movs	r0, #80	; 0x50
 800ac46:	f002 fb79 	bl	800d33c <malloc>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac54:	69db      	ldr	r3, [r3, #28]
 800ac56:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d101      	bne.n	800ac62 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800ac5e:	2302      	movs	r3, #2
 800ac60:	e11f      	b.n	800aea2 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800ac62:	2250      	movs	r2, #80	; 0x50
 800ac64:	2100      	movs	r1, #0
 800ac66:	68b8      	ldr	r0, [r7, #8]
 800ac68:	f002 fd3b 	bl	800d6e2 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800ac6c:	7bfb      	ldrb	r3, [r7, #15]
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	211a      	movs	r1, #26
 800ac72:	fb01 f303 	mul.w	r3, r1, r3
 800ac76:	4413      	add	r3, r2
 800ac78:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ac7c:	781b      	ldrb	r3, [r3, #0]
 800ac7e:	b25b      	sxtb	r3, r3
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	da15      	bge.n	800acb0 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ac84:	7bfb      	ldrb	r3, [r7, #15]
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	211a      	movs	r1, #26
 800ac8a:	fb01 f303 	mul.w	r3, r1, r3
 800ac8e:	4413      	add	r3, r2
 800ac90:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ac94:	781a      	ldrb	r2, [r3, #0]
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ac9a:	7bfb      	ldrb	r3, [r7, #15]
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	211a      	movs	r1, #26
 800aca0:	fb01 f303 	mul.w	r3, r1, r3
 800aca4:	4413      	add	r3, r2
 800aca6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800acaa:	881a      	ldrh	r2, [r3, #0]
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	785b      	ldrb	r3, [r3, #1]
 800acb4:	4619      	mov	r1, r3
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f001 ffcf 	bl	800cc5a <USBH_AllocPipe>
 800acbc:	4603      	mov	r3, r0
 800acbe:	461a      	mov	r2, r3
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	7819      	ldrb	r1, [r3, #0]
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	7858      	ldrb	r0, [r3, #1]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	8952      	ldrh	r2, [r2, #10]
 800acdc:	9202      	str	r2, [sp, #8]
 800acde:	2203      	movs	r2, #3
 800ace0:	9201      	str	r2, [sp, #4]
 800ace2:	9300      	str	r3, [sp, #0]
 800ace4:	4623      	mov	r3, r4
 800ace6:	4602      	mov	r2, r0
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f001 ff87 	bl	800cbfc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	2200      	movs	r2, #0
 800acf4:	4619      	mov	r1, r3
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f002 fa9a 	bl	800d230 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800acfc:	2300      	movs	r3, #0
 800acfe:	2200      	movs	r2, #0
 800ad00:	210a      	movs	r1, #10
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fc0b 	bl	800b51e <USBH_FindInterface>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800ad0c:	7bfb      	ldrb	r3, [r7, #15]
 800ad0e:	2bff      	cmp	r3, #255	; 0xff
 800ad10:	d002      	beq.n	800ad18 <USBH_CDC_InterfaceInit+0x11a>
 800ad12:	7bfb      	ldrb	r3, [r7, #15]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d901      	bls.n	800ad1c <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800ad18:	2302      	movs	r3, #2
 800ad1a:	e0c2      	b.n	800aea2 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800ad1c:	7bfb      	ldrb	r3, [r7, #15]
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	211a      	movs	r1, #26
 800ad22:	fb01 f303 	mul.w	r3, r1, r3
 800ad26:	4413      	add	r3, r2
 800ad28:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ad2c:	781b      	ldrb	r3, [r3, #0]
 800ad2e:	b25b      	sxtb	r3, r3
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	da16      	bge.n	800ad62 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ad34:	7bfb      	ldrb	r3, [r7, #15]
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	211a      	movs	r1, #26
 800ad3a:	fb01 f303 	mul.w	r3, r1, r3
 800ad3e:	4413      	add	r3, r2
 800ad40:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ad44:	781a      	ldrb	r2, [r3, #0]
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad4a:	7bfb      	ldrb	r3, [r7, #15]
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	211a      	movs	r1, #26
 800ad50:	fb01 f303 	mul.w	r3, r1, r3
 800ad54:	4413      	add	r3, r2
 800ad56:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800ad5a:	881a      	ldrh	r2, [r3, #0]
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	835a      	strh	r2, [r3, #26]
 800ad60:	e015      	b.n	800ad8e <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ad62:	7bfb      	ldrb	r3, [r7, #15]
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	211a      	movs	r1, #26
 800ad68:	fb01 f303 	mul.w	r3, r1, r3
 800ad6c:	4413      	add	r3, r2
 800ad6e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ad72:	781a      	ldrb	r2, [r3, #0]
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad78:	7bfb      	ldrb	r3, [r7, #15]
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	211a      	movs	r1, #26
 800ad7e:	fb01 f303 	mul.w	r3, r1, r3
 800ad82:	4413      	add	r3, r2
 800ad84:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800ad88:	881a      	ldrh	r2, [r3, #0]
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800ad8e:	7bfb      	ldrb	r3, [r7, #15]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	211a      	movs	r1, #26
 800ad94:	fb01 f303 	mul.w	r3, r1, r3
 800ad98:	4413      	add	r3, r2
 800ad9a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	b25b      	sxtb	r3, r3
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	da16      	bge.n	800add4 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ada6:	7bfb      	ldrb	r3, [r7, #15]
 800ada8:	687a      	ldr	r2, [r7, #4]
 800adaa:	211a      	movs	r1, #26
 800adac:	fb01 f303 	mul.w	r3, r1, r3
 800adb0:	4413      	add	r3, r2
 800adb2:	f203 3356 	addw	r3, r3, #854	; 0x356
 800adb6:	781a      	ldrb	r2, [r3, #0]
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800adbc:	7bfb      	ldrb	r3, [r7, #15]
 800adbe:	687a      	ldr	r2, [r7, #4]
 800adc0:	211a      	movs	r1, #26
 800adc2:	fb01 f303 	mul.w	r3, r1, r3
 800adc6:	4413      	add	r3, r2
 800adc8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800adcc:	881a      	ldrh	r2, [r3, #0]
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	835a      	strh	r2, [r3, #26]
 800add2:	e015      	b.n	800ae00 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800add4:	7bfb      	ldrb	r3, [r7, #15]
 800add6:	687a      	ldr	r2, [r7, #4]
 800add8:	211a      	movs	r1, #26
 800adda:	fb01 f303 	mul.w	r3, r1, r3
 800adde:	4413      	add	r3, r2
 800ade0:	f203 3356 	addw	r3, r3, #854	; 0x356
 800ade4:	781a      	ldrb	r2, [r3, #0]
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800adea:	7bfb      	ldrb	r3, [r7, #15]
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	211a      	movs	r1, #26
 800adf0:	fb01 f303 	mul.w	r3, r1, r3
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800adfa:	881a      	ldrh	r2, [r3, #0]
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	7b9b      	ldrb	r3, [r3, #14]
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f001 ff27 	bl	800cc5a <USBH_AllocPipe>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	461a      	mov	r2, r3
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	7bdb      	ldrb	r3, [r3, #15]
 800ae18:	4619      	mov	r1, r3
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f001 ff1d 	bl	800cc5a <USBH_AllocPipe>
 800ae20:	4603      	mov	r3, r0
 800ae22:	461a      	mov	r2, r3
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	7b59      	ldrb	r1, [r3, #13]
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	7b98      	ldrb	r0, [r3, #14]
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae3c:	68ba      	ldr	r2, [r7, #8]
 800ae3e:	8b12      	ldrh	r2, [r2, #24]
 800ae40:	9202      	str	r2, [sp, #8]
 800ae42:	2202      	movs	r2, #2
 800ae44:	9201      	str	r2, [sp, #4]
 800ae46:	9300      	str	r3, [sp, #0]
 800ae48:	4623      	mov	r3, r4
 800ae4a:	4602      	mov	r2, r0
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f001 fed5 	bl	800cbfc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	7b19      	ldrb	r1, [r3, #12]
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	7bd8      	ldrb	r0, [r3, #15]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae66:	68ba      	ldr	r2, [r7, #8]
 800ae68:	8b52      	ldrh	r2, [r2, #26]
 800ae6a:	9202      	str	r2, [sp, #8]
 800ae6c:	2202      	movs	r2, #2
 800ae6e:	9201      	str	r2, [sp, #4]
 800ae70:	9300      	str	r3, [sp, #0]
 800ae72:	4623      	mov	r3, r4
 800ae74:	4602      	mov	r2, r0
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f001 fec0 	bl	800cbfc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	7b5b      	ldrb	r3, [r3, #13]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f002 f9cf 	bl	800d230 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	7b1b      	ldrb	r3, [r3, #12]
 800ae96:	2200      	movs	r2, #0
 800ae98:	4619      	mov	r1, r3
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f002 f9c8 	bl	800d230 <USBH_LL_SetToggle>

  return USBH_OK;
 800aea0:	2300      	movs	r3, #0
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3714      	adds	r7, #20
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd90      	pop	{r4, r7, pc}

0800aeaa <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800aeaa:	b580      	push	{r7, lr}
 800aeac:	b084      	sub	sp, #16
 800aeae:	af00      	add	r7, sp, #0
 800aeb0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aeb8:	69db      	ldr	r3, [r3, #28]
 800aeba:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d00e      	beq.n	800aee2 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	781b      	ldrb	r3, [r3, #0]
 800aec8:	4619      	mov	r1, r3
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f001 feb5 	bl	800cc3a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	4619      	mov	r1, r3
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f001 fee0 	bl	800cc9c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	2200      	movs	r2, #0
 800aee0:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	7b1b      	ldrb	r3, [r3, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00e      	beq.n	800af08 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	7b1b      	ldrb	r3, [r3, #12]
 800aeee:	4619      	mov	r1, r3
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f001 fea2 	bl	800cc3a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	7b1b      	ldrb	r3, [r3, #12]
 800aefa:	4619      	mov	r1, r3
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f001 fecd 	bl	800cc9c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	7b5b      	ldrb	r3, [r3, #13]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d00e      	beq.n	800af2e <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	7b5b      	ldrb	r3, [r3, #13]
 800af14:	4619      	mov	r1, r3
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f001 fe8f 	bl	800cc3a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	7b5b      	ldrb	r3, [r3, #13]
 800af20:	4619      	mov	r1, r3
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f001 feba 	bl	800cc9c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2200      	movs	r2, #0
 800af2c:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af34:	69db      	ldr	r3, [r3, #28]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d00b      	beq.n	800af52 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af40:	69db      	ldr	r3, [r3, #28]
 800af42:	4618      	mov	r0, r3
 800af44:	f002 fa02 	bl	800d34c <free>
    phost->pActiveClass->pData = 0U;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af4e:	2200      	movs	r2, #0
 800af50:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800af52:	2300      	movs	r3, #0
}
 800af54:	4618      	mov	r0, r3
 800af56:	3710      	adds	r7, #16
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af6a:	69db      	ldr	r3, [r3, #28]
 800af6c:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	3340      	adds	r3, #64	; 0x40
 800af72:	4619      	mov	r1, r3
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f8b2 	bl	800b0de <GetLineCoding>
 800af7a:	4603      	mov	r3, r0
 800af7c:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800af7e:	7afb      	ldrb	r3, [r7, #11]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d105      	bne.n	800af90 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800af8a:	2102      	movs	r1, #2
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800af90:	7afb      	ldrb	r3, [r7, #11]
}
 800af92:	4618      	mov	r0, r3
 800af94:	3710      	adds	r7, #16
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
	...

0800af9c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800afa4:	2301      	movs	r3, #1
 800afa6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800afb2:	69db      	ldr	r3, [r3, #28]
 800afb4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800afbc:	2b04      	cmp	r3, #4
 800afbe:	d877      	bhi.n	800b0b0 <USBH_CDC_Process+0x114>
 800afc0:	a201      	add	r2, pc, #4	; (adr r2, 800afc8 <USBH_CDC_Process+0x2c>)
 800afc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc6:	bf00      	nop
 800afc8:	0800afdd 	.word	0x0800afdd
 800afcc:	0800afe3 	.word	0x0800afe3
 800afd0:	0800b013 	.word	0x0800b013
 800afd4:	0800b087 	.word	0x0800b087
 800afd8:	0800b095 	.word	0x0800b095
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800afdc:	2300      	movs	r3, #0
 800afde:	73fb      	strb	r3, [r7, #15]
      break;
 800afe0:	e06d      	b.n	800b0be <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afe6:	4619      	mov	r1, r3
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 f897 	bl	800b11c <SetLineCoding>
 800afee:	4603      	mov	r3, r0
 800aff0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800aff2:	7bbb      	ldrb	r3, [r7, #14]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d104      	bne.n	800b002 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	2202      	movs	r2, #2
 800affc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b000:	e058      	b.n	800b0b4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b002:	7bbb      	ldrb	r3, [r7, #14]
 800b004:	2b01      	cmp	r3, #1
 800b006:	d055      	beq.n	800b0b4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	2204      	movs	r2, #4
 800b00c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b010:	e050      	b.n	800b0b4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	3340      	adds	r3, #64	; 0x40
 800b016:	4619      	mov	r1, r3
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 f860 	bl	800b0de <GetLineCoding>
 800b01e:	4603      	mov	r3, r0
 800b020:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b022:	7bbb      	ldrb	r3, [r7, #14]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d126      	bne.n	800b076 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	2200      	movs	r2, #0
 800b02c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b03a:	791b      	ldrb	r3, [r3, #4]
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d13b      	bne.n	800b0b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b04a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d133      	bne.n	800b0b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b05a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b05c:	429a      	cmp	r2, r3
 800b05e:	d12b      	bne.n	800b0b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b068:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d124      	bne.n	800b0b8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 f958 	bl	800b324 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b074:	e020      	b.n	800b0b8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b076:	7bbb      	ldrb	r3, [r7, #14]
 800b078:	2b01      	cmp	r3, #1
 800b07a:	d01d      	beq.n	800b0b8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	2204      	movs	r2, #4
 800b080:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b084:	e018      	b.n	800b0b8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f867 	bl	800b15a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 f8da 	bl	800b246 <CDC_ProcessReception>
      break;
 800b092:	e014      	b.n	800b0be <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b094:	2100      	movs	r1, #0
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f001 f822 	bl	800c0e0 <USBH_ClrFeature>
 800b09c:	4603      	mov	r3, r0
 800b09e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b0a0:	7bbb      	ldrb	r3, [r7, #14]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d10a      	bne.n	800b0bc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800b0ae:	e005      	b.n	800b0bc <USBH_CDC_Process+0x120>

    default:
      break;
 800b0b0:	bf00      	nop
 800b0b2:	e004      	b.n	800b0be <USBH_CDC_Process+0x122>
      break;
 800b0b4:	bf00      	nop
 800b0b6:	e002      	b.n	800b0be <USBH_CDC_Process+0x122>
      break;
 800b0b8:	bf00      	nop
 800b0ba:	e000      	b.n	800b0be <USBH_CDC_Process+0x122>
      break;
 800b0bc:	bf00      	nop

  }

  return status;
 800b0be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	3710      	adds	r7, #16
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}

0800b0c8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b0d0:	2300      	movs	r3, #0
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	370c      	adds	r7, #12
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0dc:	4770      	bx	lr

0800b0de <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b0de:	b580      	push	{r7, lr}
 800b0e0:	b082      	sub	sp, #8
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	22a1      	movs	r2, #161	; 0xa1
 800b0ec:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2221      	movs	r2, #33	; 0x21
 800b0f2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2207      	movs	r2, #7
 800b104:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	2207      	movs	r2, #7
 800b10a:	4619      	mov	r1, r3
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f001 fb23 	bl	800c758 <USBH_CtlReq>
 800b112:	4603      	mov	r3, r0
}
 800b114:	4618      	mov	r0, r3
 800b116:	3708      	adds	r7, #8
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b082      	sub	sp, #8
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2221      	movs	r2, #33	; 0x21
 800b12a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2220      	movs	r2, #32
 800b130:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2200      	movs	r2, #0
 800b136:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2200      	movs	r2, #0
 800b13c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2207      	movs	r2, #7
 800b142:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	2207      	movs	r2, #7
 800b148:	4619      	mov	r1, r3
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f001 fb04 	bl	800c758 <USBH_CtlReq>
 800b150:	4603      	mov	r3, r0
}
 800b152:	4618      	mov	r0, r3
 800b154:	3708      	adds	r7, #8
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}

0800b15a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b15a:	b580      	push	{r7, lr}
 800b15c:	b086      	sub	sp, #24
 800b15e:	af02      	add	r7, sp, #8
 800b160:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b168:	69db      	ldr	r3, [r3, #28]
 800b16a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b16c:	2300      	movs	r3, #0
 800b16e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b176:	2b01      	cmp	r3, #1
 800b178:	d002      	beq.n	800b180 <CDC_ProcessTransmission+0x26>
 800b17a:	2b02      	cmp	r3, #2
 800b17c:	d023      	beq.n	800b1c6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800b17e:	e05e      	b.n	800b23e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	8b12      	ldrh	r2, [r2, #24]
 800b188:	4293      	cmp	r3, r2
 800b18a:	d90b      	bls.n	800b1a4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	69d9      	ldr	r1, [r3, #28]
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	8b1a      	ldrh	r2, [r3, #24]
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	7b5b      	ldrb	r3, [r3, #13]
 800b198:	2001      	movs	r0, #1
 800b19a:	9000      	str	r0, [sp, #0]
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f001 fcea 	bl	800cb76 <USBH_BulkSendData>
 800b1a2:	e00b      	b.n	800b1bc <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	7b5b      	ldrb	r3, [r3, #13]
 800b1b2:	2001      	movs	r0, #1
 800b1b4:	9000      	str	r0, [sp, #0]
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f001 fcdd 	bl	800cb76 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2202      	movs	r2, #2
 800b1c0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b1c4:	e03b      	b.n	800b23e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	7b5b      	ldrb	r3, [r3, #13]
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f002 f805 	bl	800d1dc <USBH_LL_GetURBState>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b1d6:	7afb      	ldrb	r3, [r7, #11]
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d128      	bne.n	800b22e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	8b12      	ldrh	r2, [r2, #24]
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d90e      	bls.n	800b206 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1ec:	68fa      	ldr	r2, [r7, #12]
 800b1ee:	8b12      	ldrh	r2, [r2, #24]
 800b1f0:	1a9a      	subs	r2, r3, r2
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	69db      	ldr	r3, [r3, #28]
 800b1fa:	68fa      	ldr	r2, [r7, #12]
 800b1fc:	8b12      	ldrh	r2, [r2, #24]
 800b1fe:	441a      	add	r2, r3
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	61da      	str	r2, [r3, #28]
 800b204:	e002      	b.n	800b20c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2200      	movs	r2, #0
 800b20a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b210:	2b00      	cmp	r3, #0
 800b212:	d004      	beq.n	800b21e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2201      	movs	r2, #1
 800b218:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b21c:	e00e      	b.n	800b23c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	2200      	movs	r2, #0
 800b222:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 f868 	bl	800b2fc <USBH_CDC_TransmitCallback>
      break;
 800b22c:	e006      	b.n	800b23c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800b22e:	7afb      	ldrb	r3, [r7, #11]
 800b230:	2b02      	cmp	r3, #2
 800b232:	d103      	bne.n	800b23c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	2201      	movs	r2, #1
 800b238:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b23c:	bf00      	nop
  }
}
 800b23e:	bf00      	nop
 800b240:	3710      	adds	r7, #16
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}

0800b246 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b246:	b580      	push	{r7, lr}
 800b248:	b086      	sub	sp, #24
 800b24a:	af00      	add	r7, sp, #0
 800b24c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b254:	69db      	ldr	r3, [r3, #28]
 800b256:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b258:	2300      	movs	r3, #0
 800b25a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b262:	2b03      	cmp	r3, #3
 800b264:	d002      	beq.n	800b26c <CDC_ProcessReception+0x26>
 800b266:	2b04      	cmp	r3, #4
 800b268:	d00e      	beq.n	800b288 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800b26a:	e043      	b.n	800b2f4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	6a19      	ldr	r1, [r3, #32]
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	8b5a      	ldrh	r2, [r3, #26]
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	7b1b      	ldrb	r3, [r3, #12]
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f001 fca1 	bl	800cbc0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	2204      	movs	r2, #4
 800b282:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b286:	e035      	b.n	800b2f4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	7b1b      	ldrb	r3, [r3, #12]
 800b28c:	4619      	mov	r1, r3
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f001 ffa4 	bl	800d1dc <USBH_LL_GetURBState>
 800b294:	4603      	mov	r3, r0
 800b296:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b298:	7cfb      	ldrb	r3, [r7, #19]
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d129      	bne.n	800b2f2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	7b1b      	ldrb	r3, [r3, #12]
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f001 ff07 	bl	800d0b8 <USBH_LL_GetLastXferSize>
 800b2aa:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2b0:	68fa      	ldr	r2, [r7, #12]
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d016      	beq.n	800b2e4 <CDC_ProcessReception+0x9e>
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	8b5b      	ldrh	r3, [r3, #26]
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d910      	bls.n	800b2e4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	1ad2      	subs	r2, r2, r3
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	6a1a      	ldr	r2, [r3, #32]
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	441a      	add	r2, r3
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	2203      	movs	r2, #3
 800b2de:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b2e2:	e006      	b.n	800b2f2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b2ec:	6878      	ldr	r0, [r7, #4]
 800b2ee:	f000 f80f 	bl	800b310 <USBH_CDC_ReceiveCallback>
      break;
 800b2f2:	bf00      	nop
  }
}
 800b2f4:	bf00      	nop
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b083      	sub	sp, #12
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b304:	bf00      	nop
 800b306:	370c      	adds	r7, #12
 800b308:	46bd      	mov	sp, r7
 800b30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30e:	4770      	bx	lr

0800b310 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b310:	b480      	push	{r7}
 800b312:	b083      	sub	sp, #12
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b318:	bf00      	nop
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b324:	b480      	push	{r7}
 800b326:	b083      	sub	sp, #12
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b32c:	bf00      	nop
 800b32e:	370c      	adds	r7, #12
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr

0800b338 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b084      	sub	sp, #16
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	4613      	mov	r3, r2
 800b344:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d101      	bne.n	800b350 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b34c:	2302      	movs	r3, #2
 800b34e:	e029      	b.n	800b3a4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	79fa      	ldrb	r2, [r7, #7]
 800b354:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2200      	movs	r2, #0
 800b35c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2200      	movs	r2, #0
 800b364:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b368:	68f8      	ldr	r0, [r7, #12]
 800b36a:	f000 f81f 	bl	800b3ac <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	2200      	movs	r2, #0
 800b37a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	2200      	movs	r2, #0
 800b382:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2200      	movs	r2, #0
 800b38a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d003      	beq.n	800b39c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f001 fdd7 	bl	800cf50 <USBH_LL_Init>

  return USBH_OK;
 800b3a2:	2300      	movs	r3, #0
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3710      	adds	r7, #16
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	60fb      	str	r3, [r7, #12]
 800b3bc:	e009      	b.n	800b3d2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	33e0      	adds	r3, #224	; 0xe0
 800b3c4:	009b      	lsls	r3, r3, #2
 800b3c6:	4413      	add	r3, r2
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	3301      	adds	r3, #1
 800b3d0:	60fb      	str	r3, [r7, #12]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2b0f      	cmp	r3, #15
 800b3d6:	d9f2      	bls.n	800b3be <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b3d8:	2300      	movs	r3, #0
 800b3da:	60fb      	str	r3, [r7, #12]
 800b3dc:	e009      	b.n	800b3f2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	4413      	add	r3, r2
 800b3e4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	60fb      	str	r3, [r7, #12]
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3f8:	d3f1      	bcc.n	800b3de <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2201      	movs	r2, #1
 800b40a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2201      	movs	r2, #1
 800b418:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2240      	movs	r2, #64	; 0x40
 800b41e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2200      	movs	r2, #0
 800b424:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2200      	movs	r2, #0
 800b42a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2200      	movs	r2, #0
 800b442:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	331c      	adds	r3, #28
 800b44a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b44e:	2100      	movs	r1, #0
 800b450:	4618      	mov	r0, r3
 800b452:	f002 f946 	bl	800d6e2 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b45c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b460:	2100      	movs	r1, #0
 800b462:	4618      	mov	r0, r3
 800b464:	f002 f93d 	bl	800d6e2 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f203 3326 	addw	r3, r3, #806	; 0x326
 800b46e:	2212      	movs	r2, #18
 800b470:	2100      	movs	r1, #0
 800b472:	4618      	mov	r0, r3
 800b474:	f002 f935 	bl	800d6e2 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b47e:	223e      	movs	r2, #62	; 0x3e
 800b480:	2100      	movs	r1, #0
 800b482:	4618      	mov	r0, r3
 800b484:	f002 f92d 	bl	800d6e2 <memset>

  return USBH_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3710      	adds	r7, #16
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}

0800b492 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b492:	b480      	push	{r7}
 800b494:	b085      	sub	sp, #20
 800b496:	af00      	add	r7, sp, #0
 800b498:	6078      	str	r0, [r7, #4]
 800b49a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b49c:	2300      	movs	r3, #0
 800b49e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d016      	beq.n	800b4d4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d10e      	bne.n	800b4ce <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b4b6:	1c59      	adds	r1, r3, #1
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	33de      	adds	r3, #222	; 0xde
 800b4c2:	6839      	ldr	r1, [r7, #0]
 800b4c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	73fb      	strb	r3, [r7, #15]
 800b4cc:	e004      	b.n	800b4d8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b4ce:	2302      	movs	r3, #2
 800b4d0:	73fb      	strb	r3, [r7, #15]
 800b4d2:	e001      	b.n	800b4d8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b4d4:	2302      	movs	r3, #2
 800b4d6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b4d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3714      	adds	r7, #20
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e4:	4770      	bx	lr

0800b4e6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b4e6:	b480      	push	{r7}
 800b4e8:	b085      	sub	sp, #20
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	6078      	str	r0, [r7, #4]
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b4fc:	78fa      	ldrb	r2, [r7, #3]
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d204      	bcs.n	800b50c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	78fa      	ldrb	r2, [r7, #3]
 800b506:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b50a:	e001      	b.n	800b510 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b50c:	2302      	movs	r3, #2
 800b50e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b510:	7bfb      	ldrb	r3, [r7, #15]
}
 800b512:	4618      	mov	r0, r3
 800b514:	3714      	adds	r7, #20
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr

0800b51e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b51e:	b480      	push	{r7}
 800b520:	b087      	sub	sp, #28
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
 800b526:	4608      	mov	r0, r1
 800b528:	4611      	mov	r1, r2
 800b52a:	461a      	mov	r2, r3
 800b52c:	4603      	mov	r3, r0
 800b52e:	70fb      	strb	r3, [r7, #3]
 800b530:	460b      	mov	r3, r1
 800b532:	70bb      	strb	r3, [r7, #2]
 800b534:	4613      	mov	r3, r2
 800b536:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b538:	2300      	movs	r3, #0
 800b53a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b53c:	2300      	movs	r3, #0
 800b53e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b546:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b548:	e025      	b.n	800b596 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b54a:	7dfb      	ldrb	r3, [r7, #23]
 800b54c:	221a      	movs	r2, #26
 800b54e:	fb02 f303 	mul.w	r3, r2, r3
 800b552:	3308      	adds	r3, #8
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	4413      	add	r3, r2
 800b558:	3302      	adds	r3, #2
 800b55a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	795b      	ldrb	r3, [r3, #5]
 800b560:	78fa      	ldrb	r2, [r7, #3]
 800b562:	429a      	cmp	r2, r3
 800b564:	d002      	beq.n	800b56c <USBH_FindInterface+0x4e>
 800b566:	78fb      	ldrb	r3, [r7, #3]
 800b568:	2bff      	cmp	r3, #255	; 0xff
 800b56a:	d111      	bne.n	800b590 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b570:	78ba      	ldrb	r2, [r7, #2]
 800b572:	429a      	cmp	r2, r3
 800b574:	d002      	beq.n	800b57c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b576:	78bb      	ldrb	r3, [r7, #2]
 800b578:	2bff      	cmp	r3, #255	; 0xff
 800b57a:	d109      	bne.n	800b590 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b580:	787a      	ldrb	r2, [r7, #1]
 800b582:	429a      	cmp	r2, r3
 800b584:	d002      	beq.n	800b58c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b586:	787b      	ldrb	r3, [r7, #1]
 800b588:	2bff      	cmp	r3, #255	; 0xff
 800b58a:	d101      	bne.n	800b590 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b58c:	7dfb      	ldrb	r3, [r7, #23]
 800b58e:	e006      	b.n	800b59e <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b590:	7dfb      	ldrb	r3, [r7, #23]
 800b592:	3301      	adds	r3, #1
 800b594:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b596:	7dfb      	ldrb	r3, [r7, #23]
 800b598:	2b01      	cmp	r3, #1
 800b59a:	d9d6      	bls.n	800b54a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b59c:	23ff      	movs	r3, #255	; 0xff
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	371c      	adds	r7, #28
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a8:	4770      	bx	lr

0800b5aa <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800b5aa:	b580      	push	{r7, lr}
 800b5ac:	b082      	sub	sp, #8
 800b5ae:	af00      	add	r7, sp, #0
 800b5b0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f001 fd08 	bl	800cfc8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b5b8:	2101      	movs	r1, #1
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f001 fe21 	bl	800d202 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b5c0:	2300      	movs	r3, #0
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3708      	adds	r7, #8
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
	...

0800b5cc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b088      	sub	sp, #32
 800b5d0:	af04      	add	r7, sp, #16
 800b5d2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b5d4:	2302      	movs	r3, #2
 800b5d6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d102      	bne.n	800b5ee <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2203      	movs	r2, #3
 800b5ec:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	b2db      	uxtb	r3, r3
 800b5f4:	2b0b      	cmp	r3, #11
 800b5f6:	f200 81be 	bhi.w	800b976 <USBH_Process+0x3aa>
 800b5fa:	a201      	add	r2, pc, #4	; (adr r2, 800b600 <USBH_Process+0x34>)
 800b5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b600:	0800b631 	.word	0x0800b631
 800b604:	0800b663 	.word	0x0800b663
 800b608:	0800b6cb 	.word	0x0800b6cb
 800b60c:	0800b911 	.word	0x0800b911
 800b610:	0800b977 	.word	0x0800b977
 800b614:	0800b76f 	.word	0x0800b76f
 800b618:	0800b8b7 	.word	0x0800b8b7
 800b61c:	0800b7a5 	.word	0x0800b7a5
 800b620:	0800b7c5 	.word	0x0800b7c5
 800b624:	0800b7e5 	.word	0x0800b7e5
 800b628:	0800b829 	.word	0x0800b829
 800b62c:	0800b8f9 	.word	0x0800b8f9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b636:	b2db      	uxtb	r3, r3
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f000 819e 	beq.w	800b97a <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2201      	movs	r2, #1
 800b642:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b644:	20c8      	movs	r0, #200	; 0xc8
 800b646:	f001 fe26 	bl	800d296 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f001 fd19 	bl	800d082 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b660:	e18b      	b.n	800b97a <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d107      	bne.n	800b67c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2202      	movs	r2, #2
 800b678:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b67a:	e18d      	b.n	800b998 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b682:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b686:	d914      	bls.n	800b6b2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b68e:	3301      	adds	r3, #1
 800b690:	b2da      	uxtb	r2, r3
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b69e:	2b03      	cmp	r3, #3
 800b6a0:	d903      	bls.n	800b6aa <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	220d      	movs	r2, #13
 800b6a6:	701a      	strb	r2, [r3, #0]
      break;
 800b6a8:	e176      	b.n	800b998 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	701a      	strb	r2, [r3, #0]
      break;
 800b6b0:	e172      	b.n	800b998 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6b8:	f103 020a 	add.w	r2, r3, #10
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b6c2:	200a      	movs	r0, #10
 800b6c4:	f001 fde7 	bl	800d296 <USBH_Delay>
      break;
 800b6c8:	e166      	b.n	800b998 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d005      	beq.n	800b6e0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b6da:	2104      	movs	r1, #4
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b6e0:	2064      	movs	r0, #100	; 0x64
 800b6e2:	f001 fdd8 	bl	800d296 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f001 fca4 	bl	800d034 <USBH_LL_GetSpeed>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2205      	movs	r2, #5
 800b6fa:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f001 faab 	bl	800cc5a <USBH_AllocPipe>
 800b704:	4603      	mov	r3, r0
 800b706:	461a      	mov	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b70c:	2180      	movs	r1, #128	; 0x80
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f001 faa3 	bl	800cc5a <USBH_AllocPipe>
 800b714:	4603      	mov	r3, r0
 800b716:	461a      	mov	r2, r3
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	7919      	ldrb	r1, [r3, #4]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b730:	b292      	uxth	r2, r2
 800b732:	9202      	str	r2, [sp, #8]
 800b734:	2200      	movs	r2, #0
 800b736:	9201      	str	r2, [sp, #4]
 800b738:	9300      	str	r3, [sp, #0]
 800b73a:	4603      	mov	r3, r0
 800b73c:	2280      	movs	r2, #128	; 0x80
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f001 fa5c 	bl	800cbfc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	7959      	ldrb	r1, [r3, #5]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b758:	b292      	uxth	r2, r2
 800b75a:	9202      	str	r2, [sp, #8]
 800b75c:	2200      	movs	r2, #0
 800b75e:	9201      	str	r2, [sp, #4]
 800b760:	9300      	str	r3, [sp, #0]
 800b762:	4603      	mov	r3, r0
 800b764:	2200      	movs	r2, #0
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f001 fa48 	bl	800cbfc <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b76c:	e114      	b.n	800b998 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f918 	bl	800b9a4 <USBH_HandleEnum>
 800b774:	4603      	mov	r3, r0
 800b776:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b778:	7bbb      	ldrb	r3, [r7, #14]
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	f040 80fe 	bne.w	800b97e <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2200      	movs	r2, #0
 800b786:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800b790:	2b01      	cmp	r3, #1
 800b792:	d103      	bne.n	800b79c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2208      	movs	r2, #8
 800b798:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b79a:	e0f0      	b.n	800b97e <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2207      	movs	r2, #7
 800b7a0:	701a      	strb	r2, [r3, #0]
      break;
 800b7a2:	e0ec      	b.n	800b97e <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	f000 80e9 	beq.w	800b982 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b7b6:	2101      	movs	r1, #1
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2208      	movs	r2, #8
 800b7c0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800b7c2:	e0de      	b.n	800b982 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800b7ca:	b29b      	uxth	r3, r3
 800b7cc:	4619      	mov	r1, r3
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f000 fc3f 	bl	800c052 <USBH_SetCfg>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	f040 80d5 	bne.w	800b986 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2209      	movs	r2, #9
 800b7e0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b7e2:	e0d0      	b.n	800b986 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800b7ea:	f003 0320 	and.w	r3, r3, #32
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d016      	beq.n	800b820 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b7f2:	2101      	movs	r1, #1
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f000 fc4f 	bl	800c098 <USBH_SetFeature>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b7fe:	7bbb      	ldrb	r3, [r7, #14]
 800b800:	b2db      	uxtb	r3, r3
 800b802:	2b00      	cmp	r3, #0
 800b804:	d103      	bne.n	800b80e <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	220a      	movs	r2, #10
 800b80a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b80c:	e0bd      	b.n	800b98a <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800b80e:	7bbb      	ldrb	r3, [r7, #14]
 800b810:	b2db      	uxtb	r3, r3
 800b812:	2b03      	cmp	r3, #3
 800b814:	f040 80b9 	bne.w	800b98a <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	220a      	movs	r2, #10
 800b81c:	701a      	strb	r2, [r3, #0]
      break;
 800b81e:	e0b4      	b.n	800b98a <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	220a      	movs	r2, #10
 800b824:	701a      	strb	r2, [r3, #0]
      break;
 800b826:	e0b0      	b.n	800b98a <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b82e:	2b00      	cmp	r3, #0
 800b830:	f000 80ad 	beq.w	800b98e <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b83c:	2300      	movs	r3, #0
 800b83e:	73fb      	strb	r3, [r7, #15]
 800b840:	e016      	b.n	800b870 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b842:	7bfa      	ldrb	r2, [r7, #15]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	32de      	adds	r2, #222	; 0xde
 800b848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b84c:	791a      	ldrb	r2, [r3, #4]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800b854:	429a      	cmp	r2, r3
 800b856:	d108      	bne.n	800b86a <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b858:	7bfa      	ldrb	r2, [r7, #15]
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	32de      	adds	r2, #222	; 0xde
 800b85e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800b868:	e005      	b.n	800b876 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b86a:	7bfb      	ldrb	r3, [r7, #15]
 800b86c:	3301      	adds	r3, #1
 800b86e:	73fb      	strb	r3, [r7, #15]
 800b870:	7bfb      	ldrb	r3, [r7, #15]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d0e5      	beq.n	800b842 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d016      	beq.n	800b8ae <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b886:	689b      	ldr	r3, [r3, #8]
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	4798      	blx	r3
 800b88c:	4603      	mov	r3, r0
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d109      	bne.n	800b8a6 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2206      	movs	r2, #6
 800b896:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b89e:	2103      	movs	r1, #3
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b8a4:	e073      	b.n	800b98e <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	220d      	movs	r2, #13
 800b8aa:	701a      	strb	r2, [r3, #0]
      break;
 800b8ac:	e06f      	b.n	800b98e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	220d      	movs	r2, #13
 800b8b2:	701a      	strb	r2, [r3, #0]
      break;
 800b8b4:	e06b      	b.n	800b98e <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d017      	beq.n	800b8f0 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8c6:	691b      	ldr	r3, [r3, #16]
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	4798      	blx	r3
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b8d0:	7bbb      	ldrb	r3, [r7, #14]
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d103      	bne.n	800b8e0 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	220b      	movs	r2, #11
 800b8dc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b8de:	e058      	b.n	800b992 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800b8e0:	7bbb      	ldrb	r3, [r7, #14]
 800b8e2:	b2db      	uxtb	r3, r3
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	d154      	bne.n	800b992 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	220d      	movs	r2, #13
 800b8ec:	701a      	strb	r2, [r3, #0]
      break;
 800b8ee:	e050      	b.n	800b992 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	220d      	movs	r2, #13
 800b8f4:	701a      	strb	r2, [r3, #0]
      break;
 800b8f6:	e04c      	b.n	800b992 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d049      	beq.n	800b996 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b908:	695b      	ldr	r3, [r3, #20]
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	4798      	blx	r3
      }
      break;
 800b90e:	e042      	b.n	800b996 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2200      	movs	r2, #0
 800b914:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f7ff fd47 	bl	800b3ac <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b924:	2b00      	cmp	r3, #0
 800b926:	d009      	beq.n	800b93c <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b92e:	68db      	ldr	r3, [r3, #12]
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2200      	movs	r2, #0
 800b938:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b942:	2b00      	cmp	r3, #0
 800b944:	d005      	beq.n	800b952 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b94c:	2105      	movs	r1, #5
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800b958:	b2db      	uxtb	r3, r3
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d107      	bne.n	800b96e <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2200      	movs	r2, #0
 800b962:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f7ff fe1f 	bl	800b5aa <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b96c:	e014      	b.n	800b998 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f001 fb2a 	bl	800cfc8 <USBH_LL_Start>
      break;
 800b974:	e010      	b.n	800b998 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800b976:	bf00      	nop
 800b978:	e00e      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b97a:	bf00      	nop
 800b97c:	e00c      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b97e:	bf00      	nop
 800b980:	e00a      	b.n	800b998 <USBH_Process+0x3cc>
    break;
 800b982:	bf00      	nop
 800b984:	e008      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b986:	bf00      	nop
 800b988:	e006      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b98a:	bf00      	nop
 800b98c:	e004      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b98e:	bf00      	nop
 800b990:	e002      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b992:	bf00      	nop
 800b994:	e000      	b.n	800b998 <USBH_Process+0x3cc>
      break;
 800b996:	bf00      	nop
  }
  return USBH_OK;
 800b998:	2300      	movs	r3, #0
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	3710      	adds	r7, #16
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	bf00      	nop

0800b9a4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b088      	sub	sp, #32
 800b9a8:	af04      	add	r7, sp, #16
 800b9aa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	785b      	ldrb	r3, [r3, #1]
 800b9b8:	2b07      	cmp	r3, #7
 800b9ba:	f200 81c1 	bhi.w	800bd40 <USBH_HandleEnum+0x39c>
 800b9be:	a201      	add	r2, pc, #4	; (adr r2, 800b9c4 <USBH_HandleEnum+0x20>)
 800b9c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9c4:	0800b9e5 	.word	0x0800b9e5
 800b9c8:	0800baa3 	.word	0x0800baa3
 800b9cc:	0800bb0d 	.word	0x0800bb0d
 800b9d0:	0800bb9b 	.word	0x0800bb9b
 800b9d4:	0800bc05 	.word	0x0800bc05
 800b9d8:	0800bc75 	.word	0x0800bc75
 800b9dc:	0800bcbb 	.word	0x0800bcbb
 800b9e0:	0800bd01 	.word	0x0800bd01
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b9e4:	2108      	movs	r1, #8
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f000 fa50 	bl	800be8c <USBH_Get_DevDesc>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b9f0:	7bbb      	ldrb	r3, [r7, #14]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d130      	bne.n	800ba58 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2201      	movs	r2, #1
 800ba04:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	7919      	ldrb	r1, [r3, #4]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ba1a:	b292      	uxth	r2, r2
 800ba1c:	9202      	str	r2, [sp, #8]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	9201      	str	r2, [sp, #4]
 800ba22:	9300      	str	r3, [sp, #0]
 800ba24:	4603      	mov	r3, r0
 800ba26:	2280      	movs	r2, #128	; 0x80
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f001 f8e7 	bl	800cbfc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	7959      	ldrb	r1, [r3, #5]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ba3e:	687a      	ldr	r2, [r7, #4]
 800ba40:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ba42:	b292      	uxth	r2, r2
 800ba44:	9202      	str	r2, [sp, #8]
 800ba46:	2200      	movs	r2, #0
 800ba48:	9201      	str	r2, [sp, #4]
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2200      	movs	r2, #0
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f001 f8d3 	bl	800cbfc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ba56:	e175      	b.n	800bd44 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ba58:	7bbb      	ldrb	r3, [r7, #14]
 800ba5a:	2b03      	cmp	r3, #3
 800ba5c:	f040 8172 	bne.w	800bd44 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ba66:	3301      	adds	r3, #1
 800ba68:	b2da      	uxtb	r2, r3
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ba76:	2b03      	cmp	r3, #3
 800ba78:	d903      	bls.n	800ba82 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	220d      	movs	r2, #13
 800ba7e:	701a      	strb	r2, [r3, #0]
      break;
 800ba80:	e160      	b.n	800bd44 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	795b      	ldrb	r3, [r3, #5]
 800ba86:	4619      	mov	r1, r3
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f001 f907 	bl	800cc9c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	791b      	ldrb	r3, [r3, #4]
 800ba92:	4619      	mov	r1, r3
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f001 f901 	bl	800cc9c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	701a      	strb	r2, [r3, #0]
      break;
 800baa0:	e150      	b.n	800bd44 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800baa2:	2112      	movs	r1, #18
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 f9f1 	bl	800be8c <USBH_Get_DevDesc>
 800baaa:	4603      	mov	r3, r0
 800baac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800baae:	7bbb      	ldrb	r3, [r7, #14]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d103      	bne.n	800babc <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2202      	movs	r2, #2
 800bab8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800baba:	e145      	b.n	800bd48 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800babc:	7bbb      	ldrb	r3, [r7, #14]
 800babe:	2b03      	cmp	r3, #3
 800bac0:	f040 8142 	bne.w	800bd48 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800baca:	3301      	adds	r3, #1
 800bacc:	b2da      	uxtb	r2, r3
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bada:	2b03      	cmp	r3, #3
 800badc:	d903      	bls.n	800bae6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	220d      	movs	r2, #13
 800bae2:	701a      	strb	r2, [r3, #0]
      break;
 800bae4:	e130      	b.n	800bd48 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	795b      	ldrb	r3, [r3, #5]
 800baea:	4619      	mov	r1, r3
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f001 f8d5 	bl	800cc9c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	791b      	ldrb	r3, [r3, #4]
 800baf6:	4619      	mov	r1, r3
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f001 f8cf 	bl	800cc9c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2200      	movs	r2, #0
 800bb02:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	701a      	strb	r2, [r3, #0]
      break;
 800bb0a:	e11d      	b.n	800bd48 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800bb0c:	2101      	movs	r1, #1
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f000 fa7b 	bl	800c00a <USBH_SetAddress>
 800bb14:	4603      	mov	r3, r0
 800bb16:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bb18:	7bbb      	ldrb	r3, [r7, #14]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d132      	bne.n	800bb84 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800bb1e:	2002      	movs	r0, #2
 800bb20:	f001 fbb9 	bl	800d296 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2201      	movs	r2, #1
 800bb28:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2203      	movs	r2, #3
 800bb30:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	7919      	ldrb	r1, [r3, #4]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bb42:	687a      	ldr	r2, [r7, #4]
 800bb44:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bb46:	b292      	uxth	r2, r2
 800bb48:	9202      	str	r2, [sp, #8]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	9201      	str	r2, [sp, #4]
 800bb4e:	9300      	str	r3, [sp, #0]
 800bb50:	4603      	mov	r3, r0
 800bb52:	2280      	movs	r2, #128	; 0x80
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f001 f851 	bl	800cbfc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	7959      	ldrb	r1, [r3, #5]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bb6a:	687a      	ldr	r2, [r7, #4]
 800bb6c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bb6e:	b292      	uxth	r2, r2
 800bb70:	9202      	str	r2, [sp, #8]
 800bb72:	2200      	movs	r2, #0
 800bb74:	9201      	str	r2, [sp, #4]
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	4603      	mov	r3, r0
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f001 f83d 	bl	800cbfc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bb82:	e0e3      	b.n	800bd4c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bb84:	7bbb      	ldrb	r3, [r7, #14]
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	f040 80e0 	bne.w	800bd4c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	220d      	movs	r2, #13
 800bb90:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2200      	movs	r2, #0
 800bb96:	705a      	strb	r2, [r3, #1]
      break;
 800bb98:	e0d8      	b.n	800bd4c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800bb9a:	2109      	movs	r1, #9
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 f9a1 	bl	800bee4 <USBH_Get_CfgDesc>
 800bba2:	4603      	mov	r3, r0
 800bba4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bba6:	7bbb      	ldrb	r3, [r7, #14]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d103      	bne.n	800bbb4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2204      	movs	r2, #4
 800bbb0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bbb2:	e0cd      	b.n	800bd50 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bbb4:	7bbb      	ldrb	r3, [r7, #14]
 800bbb6:	2b03      	cmp	r3, #3
 800bbb8:	f040 80ca 	bne.w	800bd50 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	b2da      	uxtb	r2, r3
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bbd2:	2b03      	cmp	r3, #3
 800bbd4:	d903      	bls.n	800bbde <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	220d      	movs	r2, #13
 800bbda:	701a      	strb	r2, [r3, #0]
      break;
 800bbdc:	e0b8      	b.n	800bd50 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	795b      	ldrb	r3, [r3, #5]
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f001 f859 	bl	800cc9c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	791b      	ldrb	r3, [r3, #4]
 800bbee:	4619      	mov	r1, r3
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f001 f853 	bl	800cc9c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	701a      	strb	r2, [r3, #0]
      break;
 800bc02:	e0a5      	b.n	800bd50 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800bc0a:	4619      	mov	r1, r3
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f000 f969 	bl	800bee4 <USBH_Get_CfgDesc>
 800bc12:	4603      	mov	r3, r0
 800bc14:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bc16:	7bbb      	ldrb	r3, [r7, #14]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d103      	bne.n	800bc24 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2205      	movs	r2, #5
 800bc20:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bc22:	e097      	b.n	800bd54 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bc24:	7bbb      	ldrb	r3, [r7, #14]
 800bc26:	2b03      	cmp	r3, #3
 800bc28:	f040 8094 	bne.w	800bd54 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc32:	3301      	adds	r3, #1
 800bc34:	b2da      	uxtb	r2, r3
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc42:	2b03      	cmp	r3, #3
 800bc44:	d903      	bls.n	800bc4e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	220d      	movs	r2, #13
 800bc4a:	701a      	strb	r2, [r3, #0]
      break;
 800bc4c:	e082      	b.n	800bd54 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	795b      	ldrb	r3, [r3, #5]
 800bc52:	4619      	mov	r1, r3
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f001 f821 	bl	800cc9c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	791b      	ldrb	r3, [r3, #4]
 800bc5e:	4619      	mov	r1, r3
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f001 f81b 	bl	800cc9c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	701a      	strb	r2, [r3, #0]
      break;
 800bc72:	e06f      	b.n	800bd54 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d019      	beq.n	800bcb2 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bc8a:	23ff      	movs	r3, #255	; 0xff
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 f953 	bl	800bf38 <USBH_Get_StringDesc>
 800bc92:	4603      	mov	r3, r0
 800bc94:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bc96:	7bbb      	ldrb	r3, [r7, #14]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d103      	bne.n	800bca4 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2206      	movs	r2, #6
 800bca0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bca2:	e059      	b.n	800bd58 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bca4:	7bbb      	ldrb	r3, [r7, #14]
 800bca6:	2b03      	cmp	r3, #3
 800bca8:	d156      	bne.n	800bd58 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2206      	movs	r2, #6
 800bcae:	705a      	strb	r2, [r3, #1]
      break;
 800bcb0:	e052      	b.n	800bd58 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2206      	movs	r2, #6
 800bcb6:	705a      	strb	r2, [r3, #1]
      break;
 800bcb8:	e04e      	b.n	800bd58 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d019      	beq.n	800bcf8 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bcd0:	23ff      	movs	r3, #255	; 0xff
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f000 f930 	bl	800bf38 <USBH_Get_StringDesc>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bcdc:	7bbb      	ldrb	r3, [r7, #14]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d103      	bne.n	800bcea <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2207      	movs	r2, #7
 800bce6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bce8:	e038      	b.n	800bd5c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bcea:	7bbb      	ldrb	r3, [r7, #14]
 800bcec:	2b03      	cmp	r3, #3
 800bcee:	d135      	bne.n	800bd5c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2207      	movs	r2, #7
 800bcf4:	705a      	strb	r2, [r3, #1]
      break;
 800bcf6:	e031      	b.n	800bd5c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2207      	movs	r2, #7
 800bcfc:	705a      	strb	r2, [r3, #1]
      break;
 800bcfe:	e02d      	b.n	800bd5c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d017      	beq.n	800bd3a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bd16:	23ff      	movs	r3, #255	; 0xff
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 f90d 	bl	800bf38 <USBH_Get_StringDesc>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bd22:	7bbb      	ldrb	r3, [r7, #14]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d102      	bne.n	800bd2e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800bd2c:	e018      	b.n	800bd60 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd2e:	7bbb      	ldrb	r3, [r7, #14]
 800bd30:	2b03      	cmp	r3, #3
 800bd32:	d115      	bne.n	800bd60 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800bd34:	2300      	movs	r3, #0
 800bd36:	73fb      	strb	r3, [r7, #15]
      break;
 800bd38:	e012      	b.n	800bd60 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	73fb      	strb	r3, [r7, #15]
      break;
 800bd3e:	e00f      	b.n	800bd60 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800bd40:	bf00      	nop
 800bd42:	e00e      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd44:	bf00      	nop
 800bd46:	e00c      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd48:	bf00      	nop
 800bd4a:	e00a      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd4c:	bf00      	nop
 800bd4e:	e008      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd50:	bf00      	nop
 800bd52:	e006      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd54:	bf00      	nop
 800bd56:	e004      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd58:	bf00      	nop
 800bd5a:	e002      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd5c:	bf00      	nop
 800bd5e:	e000      	b.n	800bd62 <USBH_HandleEnum+0x3be>
      break;
 800bd60:	bf00      	nop
  }
  return Status;
 800bd62:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3710      	adds	r7, #16
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bd6c:	b480      	push	{r7}
 800bd6e:	b083      	sub	sp, #12
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	683a      	ldr	r2, [r7, #0]
 800bd7a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800bd7e:	bf00      	nop
 800bd80:	370c      	adds	r7, #12
 800bd82:	46bd      	mov	sp, r7
 800bd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd88:	4770      	bx	lr

0800bd8a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b082      	sub	sp, #8
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bd98:	1c5a      	adds	r2, r3, #1
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f000 f804 	bl	800bdae <USBH_HandleSof>
}
 800bda6:	bf00      	nop
 800bda8:	3708      	adds	r7, #8
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	b082      	sub	sp, #8
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	781b      	ldrb	r3, [r3, #0]
 800bdba:	b2db      	uxtb	r3, r3
 800bdbc:	2b0b      	cmp	r3, #11
 800bdbe:	d10a      	bne.n	800bdd6 <USBH_HandleSof+0x28>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d005      	beq.n	800bdd6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bdd0:	699b      	ldr	r3, [r3, #24]
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	4798      	blx	r3
  }
}
 800bdd6:	bf00      	nop
 800bdd8:	3708      	adds	r7, #8
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}

0800bdde <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800bdde:	b480      	push	{r7}
 800bde0:	b083      	sub	sp, #12
 800bde2:	af00      	add	r7, sp, #0
 800bde4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2201      	movs	r2, #1
 800bdea:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800bdee:	bf00      	nop
}
 800bdf0:	370c      	adds	r7, #12
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf8:	4770      	bx	lr

0800bdfa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800bdfa:	b480      	push	{r7}
 800bdfc:	b083      	sub	sp, #12
 800bdfe:	af00      	add	r7, sp, #0
 800be00:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2200      	movs	r2, #0
 800be06:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800be0a:	bf00      	nop
}
 800be0c:	370c      	adds	r7, #12
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr

0800be16 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800be16:	b480      	push	{r7}
 800be18:	b083      	sub	sp, #12
 800be1a:	af00      	add	r7, sp, #0
 800be1c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2201      	movs	r2, #1
 800be22:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2200      	movs	r2, #0
 800be2a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2200      	movs	r2, #0
 800be32:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800be36:	2300      	movs	r3, #0
}
 800be38:	4618      	mov	r0, r3
 800be3a:	370c      	adds	r7, #12
 800be3c:	46bd      	mov	sp, r7
 800be3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be42:	4770      	bx	lr

0800be44 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2201      	movs	r2, #1
 800be50:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2200      	movs	r2, #0
 800be60:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f001 f8ca 	bl	800cffe <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	791b      	ldrb	r3, [r3, #4]
 800be6e:	4619      	mov	r1, r3
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 ff13 	bl	800cc9c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	795b      	ldrb	r3, [r3, #5]
 800be7a:	4619      	mov	r1, r3
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f000 ff0d 	bl	800cc9c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800be82:	2300      	movs	r3, #0
}
 800be84:	4618      	mov	r0, r3
 800be86:	3708      	adds	r7, #8
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af02      	add	r7, sp, #8
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	460b      	mov	r3, r1
 800be96:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800be98:	887b      	ldrh	r3, [r7, #2]
 800be9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be9e:	d901      	bls.n	800bea4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bea0:	2303      	movs	r3, #3
 800bea2:	e01b      	b.n	800bedc <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800beaa:	887b      	ldrh	r3, [r7, #2]
 800beac:	9300      	str	r3, [sp, #0]
 800beae:	4613      	mov	r3, r2
 800beb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800beb4:	2100      	movs	r1, #0
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f872 	bl	800bfa0 <USBH_GetDescriptor>
 800bebc:	4603      	mov	r3, r0
 800bebe:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800bec0:	7bfb      	ldrb	r3, [r7, #15]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d109      	bne.n	800beda <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800becc:	887a      	ldrh	r2, [r7, #2]
 800bece:	4619      	mov	r1, r3
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f000 f929 	bl	800c128 <USBH_ParseDevDesc>
 800bed6:	4603      	mov	r3, r0
 800bed8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800beda:	7bfb      	ldrb	r3, [r7, #15]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3710      	adds	r7, #16
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b086      	sub	sp, #24
 800bee8:	af02      	add	r7, sp, #8
 800beea:	6078      	str	r0, [r7, #4]
 800beec:	460b      	mov	r3, r1
 800beee:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	331c      	adds	r3, #28
 800bef4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800bef6:	887b      	ldrh	r3, [r7, #2]
 800bef8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800befc:	d901      	bls.n	800bf02 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800befe:	2303      	movs	r3, #3
 800bf00:	e016      	b.n	800bf30 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800bf02:	887b      	ldrh	r3, [r7, #2]
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f000 f846 	bl	800bfa0 <USBH_GetDescriptor>
 800bf14:	4603      	mov	r3, r0
 800bf16:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800bf18:	7bfb      	ldrb	r3, [r7, #15]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d107      	bne.n	800bf2e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800bf1e:	887b      	ldrh	r3, [r7, #2]
 800bf20:	461a      	mov	r2, r3
 800bf22:	68b9      	ldr	r1, [r7, #8]
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 f9b3 	bl	800c290 <USBH_ParseCfgDesc>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bf2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3710      	adds	r7, #16
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}

0800bf38 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b088      	sub	sp, #32
 800bf3c:	af02      	add	r7, sp, #8
 800bf3e:	60f8      	str	r0, [r7, #12]
 800bf40:	607a      	str	r2, [r7, #4]
 800bf42:	461a      	mov	r2, r3
 800bf44:	460b      	mov	r3, r1
 800bf46:	72fb      	strb	r3, [r7, #11]
 800bf48:	4613      	mov	r3, r2
 800bf4a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800bf4c:	893b      	ldrh	r3, [r7, #8]
 800bf4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf52:	d802      	bhi.n	800bf5a <USBH_Get_StringDesc+0x22>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d101      	bne.n	800bf5e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bf5a:	2303      	movs	r3, #3
 800bf5c:	e01c      	b.n	800bf98 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800bf5e:	7afb      	ldrb	r3, [r7, #11]
 800bf60:	b29b      	uxth	r3, r3
 800bf62:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800bf66:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800bf6e:	893b      	ldrh	r3, [r7, #8]
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	460b      	mov	r3, r1
 800bf74:	2100      	movs	r1, #0
 800bf76:	68f8      	ldr	r0, [r7, #12]
 800bf78:	f000 f812 	bl	800bfa0 <USBH_GetDescriptor>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800bf80:	7dfb      	ldrb	r3, [r7, #23]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d107      	bne.n	800bf96 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800bf8c:	893a      	ldrh	r2, [r7, #8]
 800bf8e:	6879      	ldr	r1, [r7, #4]
 800bf90:	4618      	mov	r0, r3
 800bf92:	f000 fb93 	bl	800c6bc <USBH_ParseStringDesc>
  }

  return status;
 800bf96:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3718      	adds	r7, #24
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	60f8      	str	r0, [r7, #12]
 800bfa8:	607b      	str	r3, [r7, #4]
 800bfaa:	460b      	mov	r3, r1
 800bfac:	72fb      	strb	r3, [r7, #11]
 800bfae:	4613      	mov	r3, r2
 800bfb0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	789b      	ldrb	r3, [r3, #2]
 800bfb6:	2b01      	cmp	r3, #1
 800bfb8:	d11c      	bne.n	800bff4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800bfba:	7afb      	ldrb	r3, [r7, #11]
 800bfbc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bfc0:	b2da      	uxtb	r2, r3
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2206      	movs	r2, #6
 800bfca:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	893a      	ldrh	r2, [r7, #8]
 800bfd0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800bfd2:	893b      	ldrh	r3, [r7, #8]
 800bfd4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bfd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bfdc:	d104      	bne.n	800bfe8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f240 4209 	movw	r2, #1033	; 0x409
 800bfe4:	829a      	strh	r2, [r3, #20]
 800bfe6:	e002      	b.n	800bfee <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2200      	movs	r2, #0
 800bfec:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	8b3a      	ldrh	r2, [r7, #24]
 800bff2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800bff4:	8b3b      	ldrh	r3, [r7, #24]
 800bff6:	461a      	mov	r2, r3
 800bff8:	6879      	ldr	r1, [r7, #4]
 800bffa:	68f8      	ldr	r0, [r7, #12]
 800bffc:	f000 fbac 	bl	800c758 <USBH_CtlReq>
 800c000:	4603      	mov	r3, r0
}
 800c002:	4618      	mov	r0, r3
 800c004:	3710      	adds	r7, #16
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}

0800c00a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c00a:	b580      	push	{r7, lr}
 800c00c:	b082      	sub	sp, #8
 800c00e:	af00      	add	r7, sp, #0
 800c010:	6078      	str	r0, [r7, #4]
 800c012:	460b      	mov	r3, r1
 800c014:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	789b      	ldrb	r3, [r3, #2]
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d10f      	bne.n	800c03e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2200      	movs	r2, #0
 800c022:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2205      	movs	r2, #5
 800c028:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c02a:	78fb      	ldrb	r3, [r7, #3]
 800c02c:	b29a      	uxth	r2, r3
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	2200      	movs	r2, #0
 800c036:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c03e:	2200      	movs	r2, #0
 800c040:	2100      	movs	r1, #0
 800c042:	6878      	ldr	r0, [r7, #4]
 800c044:	f000 fb88 	bl	800c758 <USBH_CtlReq>
 800c048:	4603      	mov	r3, r0
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}

0800c052 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b082      	sub	sp, #8
 800c056:	af00      	add	r7, sp, #0
 800c058:	6078      	str	r0, [r7, #4]
 800c05a:	460b      	mov	r3, r1
 800c05c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	789b      	ldrb	r3, [r3, #2]
 800c062:	2b01      	cmp	r3, #1
 800c064:	d10e      	bne.n	800c084 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2200      	movs	r2, #0
 800c06a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2209      	movs	r2, #9
 800c070:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	887a      	ldrh	r2, [r7, #2]
 800c076:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2200      	movs	r2, #0
 800c07c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2200      	movs	r2, #0
 800c082:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c084:	2200      	movs	r2, #0
 800c086:	2100      	movs	r1, #0
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f000 fb65 	bl	800c758 <USBH_CtlReq>
 800c08e:	4603      	mov	r3, r0
}
 800c090:	4618      	mov	r0, r3
 800c092:	3708      	adds	r7, #8
 800c094:	46bd      	mov	sp, r7
 800c096:	bd80      	pop	{r7, pc}

0800c098 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b082      	sub	sp, #8
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	789b      	ldrb	r3, [r3, #2]
 800c0a8:	2b01      	cmp	r3, #1
 800c0aa:	d10f      	bne.n	800c0cc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2203      	movs	r2, #3
 800c0b6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c0b8:	78fb      	ldrb	r3, [r7, #3]
 800c0ba:	b29a      	uxth	r2, r3
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	2100      	movs	r1, #0
 800c0d0:	6878      	ldr	r0, [r7, #4]
 800c0d2:	f000 fb41 	bl	800c758 <USBH_CtlReq>
 800c0d6:	4603      	mov	r3, r0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	789b      	ldrb	r3, [r3, #2]
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d10f      	bne.n	800c114 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2202      	movs	r2, #2
 800c0f8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	2201      	movs	r2, #1
 800c0fe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2200      	movs	r2, #0
 800c104:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c106:	78fb      	ldrb	r3, [r7, #3]
 800c108:	b29a      	uxth	r2, r3
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2200      	movs	r2, #0
 800c112:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c114:	2200      	movs	r2, #0
 800c116:	2100      	movs	r1, #0
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f000 fb1d 	bl	800c758 <USBH_CtlReq>
 800c11e:	4603      	mov	r3, r0
}
 800c120:	4618      	mov	r0, r3
 800c122:	3708      	adds	r7, #8
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c128:	b480      	push	{r7}
 800c12a:	b087      	sub	sp, #28
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60f8      	str	r0, [r7, #12]
 800c130:	60b9      	str	r1, [r7, #8]
 800c132:	4613      	mov	r3, r2
 800c134:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f203 3326 	addw	r3, r3, #806	; 0x326
 800c13c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800c13e:	2300      	movs	r3, #0
 800c140:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d101      	bne.n	800c14c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800c148:	2302      	movs	r3, #2
 800c14a:	e098      	b.n	800c27e <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	781a      	ldrb	r2, [r3, #0]
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	785a      	ldrb	r2, [r3, #1]
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	3302      	adds	r3, #2
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	b29a      	uxth	r2, r3
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	3303      	adds	r3, #3
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	b29b      	uxth	r3, r3
 800c16c:	021b      	lsls	r3, r3, #8
 800c16e:	b29b      	uxth	r3, r3
 800c170:	4313      	orrs	r3, r2
 800c172:	b29a      	uxth	r2, r3
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	791a      	ldrb	r2, [r3, #4]
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	795a      	ldrb	r2, [r3, #5]
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	799a      	ldrb	r2, [r3, #6]
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	79da      	ldrb	r2, [r3, #7]
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d004      	beq.n	800c1ac <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d11b      	bne.n	800c1e4 <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800c1ac:	693b      	ldr	r3, [r7, #16]
 800c1ae:	79db      	ldrb	r3, [r3, #7]
 800c1b0:	2b20      	cmp	r3, #32
 800c1b2:	dc0f      	bgt.n	800c1d4 <USBH_ParseDevDesc+0xac>
 800c1b4:	2b08      	cmp	r3, #8
 800c1b6:	db0f      	blt.n	800c1d8 <USBH_ParseDevDesc+0xb0>
 800c1b8:	3b08      	subs	r3, #8
 800c1ba:	4a34      	ldr	r2, [pc, #208]	; (800c28c <USBH_ParseDevDesc+0x164>)
 800c1bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c1c0:	f003 0301 	and.w	r3, r3, #1
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	bf14      	ite	ne
 800c1c8:	2301      	movne	r3, #1
 800c1ca:	2300      	moveq	r3, #0
 800c1cc:	b2db      	uxtb	r3, r3
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d106      	bne.n	800c1e0 <USBH_ParseDevDesc+0xb8>
 800c1d2:	e001      	b.n	800c1d8 <USBH_ParseDevDesc+0xb0>
 800c1d4:	2b40      	cmp	r3, #64	; 0x40
 800c1d6:	d003      	beq.n	800c1e0 <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	2208      	movs	r2, #8
 800c1dc:	71da      	strb	r2, [r3, #7]
        break;
 800c1de:	e000      	b.n	800c1e2 <USBH_ParseDevDesc+0xba>
        break;
 800c1e0:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800c1e2:	e00e      	b.n	800c202 <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c1ea:	2b02      	cmp	r3, #2
 800c1ec:	d107      	bne.n	800c1fe <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	79db      	ldrb	r3, [r3, #7]
 800c1f2:	2b08      	cmp	r3, #8
 800c1f4:	d005      	beq.n	800c202 <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	2208      	movs	r2, #8
 800c1fa:	71da      	strb	r2, [r3, #7]
 800c1fc:	e001      	b.n	800c202 <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c1fe:	2303      	movs	r3, #3
 800c200:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800c202:	88fb      	ldrh	r3, [r7, #6]
 800c204:	2b08      	cmp	r3, #8
 800c206:	d939      	bls.n	800c27c <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	3308      	adds	r3, #8
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	b29a      	uxth	r2, r3
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	3309      	adds	r3, #9
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	b29b      	uxth	r3, r3
 800c218:	021b      	lsls	r3, r3, #8
 800c21a:	b29b      	uxth	r3, r3
 800c21c:	4313      	orrs	r3, r2
 800c21e:	b29a      	uxth	r2, r3
 800c220:	693b      	ldr	r3, [r7, #16]
 800c222:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	330a      	adds	r3, #10
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	b29a      	uxth	r2, r3
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	330b      	adds	r3, #11
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	b29b      	uxth	r3, r3
 800c234:	021b      	lsls	r3, r3, #8
 800c236:	b29b      	uxth	r3, r3
 800c238:	4313      	orrs	r3, r2
 800c23a:	b29a      	uxth	r2, r3
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	330c      	adds	r3, #12
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	b29a      	uxth	r2, r3
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	330d      	adds	r3, #13
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	b29b      	uxth	r3, r3
 800c250:	021b      	lsls	r3, r3, #8
 800c252:	b29b      	uxth	r3, r3
 800c254:	4313      	orrs	r3, r2
 800c256:	b29a      	uxth	r2, r3
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	7b9a      	ldrb	r2, [r3, #14]
 800c260:	693b      	ldr	r3, [r7, #16]
 800c262:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	7bda      	ldrb	r2, [r3, #15]
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	7c1a      	ldrb	r2, [r3, #16]
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	7c5a      	ldrb	r2, [r3, #17]
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800c27c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c27e:	4618      	mov	r0, r3
 800c280:	371c      	adds	r7, #28
 800c282:	46bd      	mov	sp, r7
 800c284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c288:	4770      	bx	lr
 800c28a:	bf00      	nop
 800c28c:	01000101 	.word	0x01000101

0800c290 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b08c      	sub	sp, #48	; 0x30
 800c294:	af00      	add	r7, sp, #0
 800c296:	60f8      	str	r0, [r7, #12]
 800c298:	60b9      	str	r1, [r7, #8]
 800c29a:	4613      	mov	r3, r2
 800c29c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c2a4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d101      	bne.n	800c2c2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800c2be:	2302      	movs	r3, #2
 800c2c0:	e0db      	b.n	800c47a <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c2c2:	68bb      	ldr	r3, [r7, #8]
 800c2c4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	781a      	ldrb	r2, [r3, #0]
 800c2ca:	6a3b      	ldr	r3, [r7, #32]
 800c2cc:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	785a      	ldrb	r2, [r3, #1]
 800c2d2:	6a3b      	ldr	r3, [r7, #32]
 800c2d4:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	3302      	adds	r3, #2
 800c2da:	781b      	ldrb	r3, [r3, #0]
 800c2dc:	b29a      	uxth	r2, r3
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	3303      	adds	r3, #3
 800c2e2:	781b      	ldrb	r3, [r3, #0]
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	021b      	lsls	r3, r3, #8
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	4313      	orrs	r3, r2
 800c2ec:	b29b      	uxth	r3, r3
 800c2ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c2f2:	bf28      	it	cs
 800c2f4:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800c2f8:	b29a      	uxth	r2, r3
 800c2fa:	6a3b      	ldr	r3, [r7, #32]
 800c2fc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	791a      	ldrb	r2, [r3, #4]
 800c302:	6a3b      	ldr	r3, [r7, #32]
 800c304:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	795a      	ldrb	r2, [r3, #5]
 800c30a:	6a3b      	ldr	r3, [r7, #32]
 800c30c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	799a      	ldrb	r2, [r3, #6]
 800c312:	6a3b      	ldr	r3, [r7, #32]
 800c314:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	79da      	ldrb	r2, [r3, #7]
 800c31a:	6a3b      	ldr	r3, [r7, #32]
 800c31c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	7a1a      	ldrb	r2, [r3, #8]
 800c322:	6a3b      	ldr	r3, [r7, #32]
 800c324:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800c326:	6a3b      	ldr	r3, [r7, #32]
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	2b09      	cmp	r3, #9
 800c32c:	d002      	beq.n	800c334 <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c32e:	6a3b      	ldr	r3, [r7, #32]
 800c330:	2209      	movs	r2, #9
 800c332:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c334:	88fb      	ldrh	r3, [r7, #6]
 800c336:	2b09      	cmp	r3, #9
 800c338:	f240 809d 	bls.w	800c476 <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 800c33c:	2309      	movs	r3, #9
 800c33e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c340:	2300      	movs	r3, #0
 800c342:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c344:	e081      	b.n	800c44a <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c346:	f107 0316 	add.w	r3, r7, #22
 800c34a:	4619      	mov	r1, r3
 800c34c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c34e:	f000 f9e8 	bl	800c722 <USBH_GetNextDesc>
 800c352:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c356:	785b      	ldrb	r3, [r3, #1]
 800c358:	2b04      	cmp	r3, #4
 800c35a:	d176      	bne.n	800c44a <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c35e:	781b      	ldrb	r3, [r3, #0]
 800c360:	2b09      	cmp	r3, #9
 800c362:	d002      	beq.n	800c36a <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c366:	2209      	movs	r2, #9
 800c368:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c36a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c36e:	221a      	movs	r2, #26
 800c370:	fb02 f303 	mul.w	r3, r2, r3
 800c374:	3308      	adds	r3, #8
 800c376:	6a3a      	ldr	r2, [r7, #32]
 800c378:	4413      	add	r3, r2
 800c37a:	3302      	adds	r3, #2
 800c37c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c37e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c380:	69f8      	ldr	r0, [r7, #28]
 800c382:	f000 f87e 	bl	800c482 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c386:	2300      	movs	r3, #0
 800c388:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c38c:	2300      	movs	r3, #0
 800c38e:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c390:	e043      	b.n	800c41a <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c392:	f107 0316 	add.w	r3, r7, #22
 800c396:	4619      	mov	r1, r3
 800c398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c39a:	f000 f9c2 	bl	800c722 <USBH_GetNextDesc>
 800c39e:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a2:	785b      	ldrb	r3, [r3, #1]
 800c3a4:	2b05      	cmp	r3, #5
 800c3a6:	d138      	bne.n	800c41a <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800c3a8:	69fb      	ldr	r3, [r7, #28]
 800c3aa:	795b      	ldrb	r3, [r3, #5]
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d113      	bne.n	800c3d8 <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c3b0:	69fb      	ldr	r3, [r7, #28]
 800c3b2:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800c3b4:	2b02      	cmp	r3, #2
 800c3b6:	d003      	beq.n	800c3c0 <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	799b      	ldrb	r3, [r3, #6]
 800c3bc:	2b03      	cmp	r3, #3
 800c3be:	d10b      	bne.n	800c3d8 <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c3c0:	69fb      	ldr	r3, [r7, #28]
 800c3c2:	79db      	ldrb	r3, [r3, #7]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d10b      	bne.n	800c3e0 <USBH_ParseCfgDesc+0x150>
 800c3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	2b09      	cmp	r3, #9
 800c3ce:	d007      	beq.n	800c3e0 <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 800c3d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3d2:	2209      	movs	r2, #9
 800c3d4:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c3d6:	e003      	b.n	800c3e0 <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3da:	2207      	movs	r2, #7
 800c3dc:	701a      	strb	r2, [r3, #0]
 800c3de:	e000      	b.n	800c3e2 <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c3e0:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c3e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c3e6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c3ea:	3201      	adds	r2, #1
 800c3ec:	00d2      	lsls	r2, r2, #3
 800c3ee:	211a      	movs	r1, #26
 800c3f0:	fb01 f303 	mul.w	r3, r1, r3
 800c3f4:	4413      	add	r3, r2
 800c3f6:	3308      	adds	r3, #8
 800c3f8:	6a3a      	ldr	r2, [r7, #32]
 800c3fa:	4413      	add	r3, r2
 800c3fc:	3304      	adds	r3, #4
 800c3fe:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c400:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c402:	69b9      	ldr	r1, [r7, #24]
 800c404:	68f8      	ldr	r0, [r7, #12]
 800c406:	f000 f870 	bl	800c4ea <USBH_ParseEPDesc>
 800c40a:	4603      	mov	r3, r0
 800c40c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800c410:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c414:	3301      	adds	r3, #1
 800c416:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c41a:	69fb      	ldr	r3, [r7, #28]
 800c41c:	791b      	ldrb	r3, [r3, #4]
 800c41e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c422:	429a      	cmp	r2, r3
 800c424:	d204      	bcs.n	800c430 <USBH_ParseCfgDesc+0x1a0>
 800c426:	6a3b      	ldr	r3, [r7, #32]
 800c428:	885a      	ldrh	r2, [r3, #2]
 800c42a:	8afb      	ldrh	r3, [r7, #22]
 800c42c:	429a      	cmp	r2, r3
 800c42e:	d8b0      	bhi.n	800c392 <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c430:	69fb      	ldr	r3, [r7, #28]
 800c432:	791b      	ldrb	r3, [r3, #4]
 800c434:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c438:	429a      	cmp	r2, r3
 800c43a:	d201      	bcs.n	800c440 <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 800c43c:	2303      	movs	r3, #3
 800c43e:	e01c      	b.n	800c47a <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 800c440:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c444:	3301      	adds	r3, #1
 800c446:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c44a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c44e:	2b01      	cmp	r3, #1
 800c450:	d805      	bhi.n	800c45e <USBH_ParseCfgDesc+0x1ce>
 800c452:	6a3b      	ldr	r3, [r7, #32]
 800c454:	885a      	ldrh	r2, [r3, #2]
 800c456:	8afb      	ldrh	r3, [r7, #22]
 800c458:	429a      	cmp	r2, r3
 800c45a:	f63f af74 	bhi.w	800c346 <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c45e:	6a3b      	ldr	r3, [r7, #32]
 800c460:	791b      	ldrb	r3, [r3, #4]
 800c462:	2b02      	cmp	r3, #2
 800c464:	bf28      	it	cs
 800c466:	2302      	movcs	r3, #2
 800c468:	b2db      	uxtb	r3, r3
 800c46a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c46e:	429a      	cmp	r2, r3
 800c470:	d201      	bcs.n	800c476 <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 800c472:	2303      	movs	r3, #3
 800c474:	e001      	b.n	800c47a <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 800c476:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	3730      	adds	r7, #48	; 0x30
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}

0800c482 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800c482:	b480      	push	{r7}
 800c484:	b083      	sub	sp, #12
 800c486:	af00      	add	r7, sp, #0
 800c488:	6078      	str	r0, [r7, #4]
 800c48a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	781a      	ldrb	r2, [r3, #0]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	785a      	ldrb	r2, [r3, #1]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	789a      	ldrb	r2, [r3, #2]
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	78da      	ldrb	r2, [r3, #3]
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	3304      	adds	r3, #4
 800c4b0:	781b      	ldrb	r3, [r3, #0]
 800c4b2:	2b02      	cmp	r3, #2
 800c4b4:	bf28      	it	cs
 800c4b6:	2302      	movcs	r3, #2
 800c4b8:	b2da      	uxtb	r2, r3
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	795a      	ldrb	r2, [r3, #5]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	799a      	ldrb	r2, [r3, #6]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	79da      	ldrb	r2, [r3, #7]
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	7a1a      	ldrb	r2, [r3, #8]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	721a      	strb	r2, [r3, #8]
}
 800c4de:	bf00      	nop
 800c4e0:	370c      	adds	r7, #12
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e8:	4770      	bx	lr

0800c4ea <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800c4ea:	b480      	push	{r7}
 800c4ec:	b087      	sub	sp, #28
 800c4ee:	af00      	add	r7, sp, #0
 800c4f0:	60f8      	str	r0, [r7, #12]
 800c4f2:	60b9      	str	r1, [r7, #8]
 800c4f4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	781a      	ldrb	r2, [r3, #0]
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	785a      	ldrb	r2, [r3, #1]
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	789a      	ldrb	r2, [r3, #2]
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	78da      	ldrb	r2, [r3, #3]
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	3304      	adds	r3, #4
 800c51e:	781b      	ldrb	r3, [r3, #0]
 800c520:	b29a      	uxth	r2, r3
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	3305      	adds	r3, #5
 800c526:	781b      	ldrb	r3, [r3, #0]
 800c528:	b29b      	uxth	r3, r3
 800c52a:	021b      	lsls	r3, r3, #8
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	4313      	orrs	r3, r2
 800c530:	b29a      	uxth	r2, r3
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	799a      	ldrb	r2, [r3, #6]
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	889b      	ldrh	r3, [r3, #4]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d009      	beq.n	800c55a <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c54a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c54e:	d804      	bhi.n	800c55a <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c554:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c558:	d901      	bls.n	800c55e <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 800c55a:	2303      	movs	r3, #3
 800c55c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c564:	2b00      	cmp	r3, #0
 800c566:	d136      	bne.n	800c5d6 <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	78db      	ldrb	r3, [r3, #3]
 800c56c:	f003 0303 	and.w	r3, r3, #3
 800c570:	2b02      	cmp	r3, #2
 800c572:	d108      	bne.n	800c586 <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	889b      	ldrh	r3, [r3, #4]
 800c578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c57c:	f240 8097 	bls.w	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c580:	2303      	movs	r3, #3
 800c582:	75fb      	strb	r3, [r7, #23]
 800c584:	e093      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	78db      	ldrb	r3, [r3, #3]
 800c58a:	f003 0303 	and.w	r3, r3, #3
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d107      	bne.n	800c5a2 <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	889b      	ldrh	r3, [r3, #4]
 800c596:	2b40      	cmp	r3, #64	; 0x40
 800c598:	f240 8089 	bls.w	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c59c:	2303      	movs	r3, #3
 800c59e:	75fb      	strb	r3, [r7, #23]
 800c5a0:	e085      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	78db      	ldrb	r3, [r3, #3]
 800c5a6:	f003 0303 	and.w	r3, r3, #3
 800c5aa:	2b01      	cmp	r3, #1
 800c5ac:	d005      	beq.n	800c5ba <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	78db      	ldrb	r3, [r3, #3]
 800c5b2:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c5b6:	2b03      	cmp	r3, #3
 800c5b8:	d10a      	bne.n	800c5d0 <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	799b      	ldrb	r3, [r3, #6]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d003      	beq.n	800c5ca <USBH_ParseEPDesc+0xe0>
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	799b      	ldrb	r3, [r3, #6]
 800c5c6:	2b10      	cmp	r3, #16
 800c5c8:	d970      	bls.n	800c6ac <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c5ca:	2303      	movs	r3, #3
 800c5cc:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c5ce:	e06d      	b.n	800c6ac <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c5d0:	2303      	movs	r3, #3
 800c5d2:	75fb      	strb	r3, [r7, #23]
 800c5d4:	e06b      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d13c      	bne.n	800c65a <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	78db      	ldrb	r3, [r3, #3]
 800c5e4:	f003 0303 	and.w	r3, r3, #3
 800c5e8:	2b02      	cmp	r3, #2
 800c5ea:	d005      	beq.n	800c5f8 <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	78db      	ldrb	r3, [r3, #3]
 800c5f0:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d106      	bne.n	800c606 <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	889b      	ldrh	r3, [r3, #4]
 800c5fc:	2b40      	cmp	r3, #64	; 0x40
 800c5fe:	d956      	bls.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c600:	2303      	movs	r3, #3
 800c602:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c604:	e053      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	78db      	ldrb	r3, [r3, #3]
 800c60a:	f003 0303 	and.w	r3, r3, #3
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d10e      	bne.n	800c630 <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	799b      	ldrb	r3, [r3, #6]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d007      	beq.n	800c62a <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800c61e:	2b10      	cmp	r3, #16
 800c620:	d803      	bhi.n	800c62a <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800c626:	2b40      	cmp	r3, #64	; 0x40
 800c628:	d941      	bls.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c62a:	2303      	movs	r3, #3
 800c62c:	75fb      	strb	r3, [r7, #23]
 800c62e:	e03e      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	78db      	ldrb	r3, [r3, #3]
 800c634:	f003 0303 	and.w	r3, r3, #3
 800c638:	2b03      	cmp	r3, #3
 800c63a:	d10b      	bne.n	800c654 <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	799b      	ldrb	r3, [r3, #6]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d004      	beq.n	800c64e <USBH_ParseEPDesc+0x164>
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	889b      	ldrh	r3, [r3, #4]
 800c648:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c64c:	d32f      	bcc.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c64e:	2303      	movs	r3, #3
 800c650:	75fb      	strb	r3, [r7, #23]
 800c652:	e02c      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c654:	2303      	movs	r3, #3
 800c656:	75fb      	strb	r3, [r7, #23]
 800c658:	e029      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c660:	2b02      	cmp	r3, #2
 800c662:	d120      	bne.n	800c6a6 <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	78db      	ldrb	r3, [r3, #3]
 800c668:	f003 0303 	and.w	r3, r3, #3
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d106      	bne.n	800c67e <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	889b      	ldrh	r3, [r3, #4]
 800c674:	2b08      	cmp	r3, #8
 800c676:	d01a      	beq.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c678:	2303      	movs	r3, #3
 800c67a:	75fb      	strb	r3, [r7, #23]
 800c67c:	e017      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	78db      	ldrb	r3, [r3, #3]
 800c682:	f003 0303 	and.w	r3, r3, #3
 800c686:	2b03      	cmp	r3, #3
 800c688:	d10a      	bne.n	800c6a0 <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	799b      	ldrb	r3, [r3, #6]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d003      	beq.n	800c69a <USBH_ParseEPDesc+0x1b0>
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	889b      	ldrh	r3, [r3, #4]
 800c696:	2b08      	cmp	r3, #8
 800c698:	d909      	bls.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c69a:	2303      	movs	r3, #3
 800c69c:	75fb      	strb	r3, [r7, #23]
 800c69e:	e006      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c6a0:	2303      	movs	r3, #3
 800c6a2:	75fb      	strb	r3, [r7, #23]
 800c6a4:	e003      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	75fb      	strb	r3, [r7, #23]
 800c6aa:	e000      	b.n	800c6ae <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c6ac:	bf00      	nop
  }

  return status;
 800c6ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	371c      	adds	r7, #28
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr

0800c6bc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b087      	sub	sp, #28
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	60b9      	str	r1, [r7, #8]
 800c6c6:	4613      	mov	r3, r2
 800c6c8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	3301      	adds	r3, #1
 800c6ce:	781b      	ldrb	r3, [r3, #0]
 800c6d0:	2b03      	cmp	r3, #3
 800c6d2:	d120      	bne.n	800c716 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	781b      	ldrb	r3, [r3, #0]
 800c6d8:	1e9a      	subs	r2, r3, #2
 800c6da:	88fb      	ldrh	r3, [r7, #6]
 800c6dc:	4293      	cmp	r3, r2
 800c6de:	bf28      	it	cs
 800c6e0:	4613      	movcs	r3, r2
 800c6e2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	3302      	adds	r3, #2
 800c6e8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	82fb      	strh	r3, [r7, #22]
 800c6ee:	e00b      	b.n	800c708 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c6f0:	8afb      	ldrh	r3, [r7, #22]
 800c6f2:	68fa      	ldr	r2, [r7, #12]
 800c6f4:	4413      	add	r3, r2
 800c6f6:	781a      	ldrb	r2, [r3, #0]
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c6fc:	68bb      	ldr	r3, [r7, #8]
 800c6fe:	3301      	adds	r3, #1
 800c700:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c702:	8afb      	ldrh	r3, [r7, #22]
 800c704:	3302      	adds	r3, #2
 800c706:	82fb      	strh	r3, [r7, #22]
 800c708:	8afa      	ldrh	r2, [r7, #22]
 800c70a:	8abb      	ldrh	r3, [r7, #20]
 800c70c:	429a      	cmp	r2, r3
 800c70e:	d3ef      	bcc.n	800c6f0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	2200      	movs	r2, #0
 800c714:	701a      	strb	r2, [r3, #0]
  }
}
 800c716:	bf00      	nop
 800c718:	371c      	adds	r7, #28
 800c71a:	46bd      	mov	sp, r7
 800c71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c720:	4770      	bx	lr

0800c722 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c722:	b480      	push	{r7}
 800c724:	b085      	sub	sp, #20
 800c726:	af00      	add	r7, sp, #0
 800c728:	6078      	str	r0, [r7, #4]
 800c72a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	881a      	ldrh	r2, [r3, #0]
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	781b      	ldrb	r3, [r3, #0]
 800c734:	b29b      	uxth	r3, r3
 800c736:	4413      	add	r3, r2
 800c738:	b29a      	uxth	r2, r3
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	4413      	add	r3, r2
 800c748:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c74a:	68fb      	ldr	r3, [r7, #12]
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	3714      	adds	r7, #20
 800c750:	46bd      	mov	sp, r7
 800c752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c756:	4770      	bx	lr

0800c758 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b086      	sub	sp, #24
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	60f8      	str	r0, [r7, #12]
 800c760:	60b9      	str	r1, [r7, #8]
 800c762:	4613      	mov	r3, r2
 800c764:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c766:	2301      	movs	r3, #1
 800c768:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	789b      	ldrb	r3, [r3, #2]
 800c76e:	2b01      	cmp	r3, #1
 800c770:	d002      	beq.n	800c778 <USBH_CtlReq+0x20>
 800c772:	2b02      	cmp	r3, #2
 800c774:	d00f      	beq.n	800c796 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800c776:	e027      	b.n	800c7c8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	68ba      	ldr	r2, [r7, #8]
 800c77c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	88fa      	ldrh	r2, [r7, #6]
 800c782:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	2201      	movs	r2, #1
 800c788:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	2202      	movs	r2, #2
 800c78e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c790:	2301      	movs	r3, #1
 800c792:	75fb      	strb	r3, [r7, #23]
      break;
 800c794:	e018      	b.n	800c7c8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c796:	68f8      	ldr	r0, [r7, #12]
 800c798:	f000 f81c 	bl	800c7d4 <USBH_HandleControl>
 800c79c:	4603      	mov	r3, r0
 800c79e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c7a0:	7dfb      	ldrb	r3, [r7, #23]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d002      	beq.n	800c7ac <USBH_CtlReq+0x54>
 800c7a6:	7dfb      	ldrb	r3, [r7, #23]
 800c7a8:	2b03      	cmp	r3, #3
 800c7aa:	d106      	bne.n	800c7ba <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	761a      	strb	r2, [r3, #24]
      break;
 800c7b8:	e005      	b.n	800c7c6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800c7ba:	7dfb      	ldrb	r3, [r7, #23]
 800c7bc:	2b02      	cmp	r3, #2
 800c7be:	d102      	bne.n	800c7c6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	709a      	strb	r2, [r3, #2]
      break;
 800c7c6:	bf00      	nop
  }
  return status;
 800c7c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3718      	adds	r7, #24
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}
	...

0800c7d4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b086      	sub	sp, #24
 800c7d8:	af02      	add	r7, sp, #8
 800c7da:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c7dc:	2301      	movs	r3, #1
 800c7de:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	7e1b      	ldrb	r3, [r3, #24]
 800c7e8:	3b01      	subs	r3, #1
 800c7ea:	2b0a      	cmp	r3, #10
 800c7ec:	f200 8156 	bhi.w	800ca9c <USBH_HandleControl+0x2c8>
 800c7f0:	a201      	add	r2, pc, #4	; (adr r2, 800c7f8 <USBH_HandleControl+0x24>)
 800c7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f6:	bf00      	nop
 800c7f8:	0800c825 	.word	0x0800c825
 800c7fc:	0800c83f 	.word	0x0800c83f
 800c800:	0800c8a9 	.word	0x0800c8a9
 800c804:	0800c8cf 	.word	0x0800c8cf
 800c808:	0800c907 	.word	0x0800c907
 800c80c:	0800c931 	.word	0x0800c931
 800c810:	0800c983 	.word	0x0800c983
 800c814:	0800c9a5 	.word	0x0800c9a5
 800c818:	0800c9e1 	.word	0x0800c9e1
 800c81c:	0800ca07 	.word	0x0800ca07
 800c820:	0800ca45 	.word	0x0800ca45
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f103 0110 	add.w	r1, r3, #16
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	795b      	ldrb	r3, [r3, #5]
 800c82e:	461a      	mov	r2, r3
 800c830:	6878      	ldr	r0, [r7, #4]
 800c832:	f000 f943 	bl	800cabc <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2202      	movs	r2, #2
 800c83a:	761a      	strb	r2, [r3, #24]
      break;
 800c83c:	e139      	b.n	800cab2 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	795b      	ldrb	r3, [r3, #5]
 800c842:	4619      	mov	r1, r3
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f000 fcc9 	bl	800d1dc <USBH_LL_GetURBState>
 800c84a:	4603      	mov	r3, r0
 800c84c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c84e:	7bbb      	ldrb	r3, [r7, #14]
 800c850:	2b01      	cmp	r3, #1
 800c852:	d11e      	bne.n	800c892 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	7c1b      	ldrb	r3, [r3, #16]
 800c858:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c85c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	8adb      	ldrh	r3, [r3, #22]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d00a      	beq.n	800c87c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c866:	7b7b      	ldrb	r3, [r7, #13]
 800c868:	2b80      	cmp	r3, #128	; 0x80
 800c86a:	d103      	bne.n	800c874 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2203      	movs	r2, #3
 800c870:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c872:	e115      	b.n	800caa0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2205      	movs	r2, #5
 800c878:	761a      	strb	r2, [r3, #24]
      break;
 800c87a:	e111      	b.n	800caa0 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800c87c:	7b7b      	ldrb	r3, [r7, #13]
 800c87e:	2b80      	cmp	r3, #128	; 0x80
 800c880:	d103      	bne.n	800c88a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2209      	movs	r2, #9
 800c886:	761a      	strb	r2, [r3, #24]
      break;
 800c888:	e10a      	b.n	800caa0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	2207      	movs	r2, #7
 800c88e:	761a      	strb	r2, [r3, #24]
      break;
 800c890:	e106      	b.n	800caa0 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c892:	7bbb      	ldrb	r3, [r7, #14]
 800c894:	2b04      	cmp	r3, #4
 800c896:	d003      	beq.n	800c8a0 <USBH_HandleControl+0xcc>
 800c898:	7bbb      	ldrb	r3, [r7, #14]
 800c89a:	2b02      	cmp	r3, #2
 800c89c:	f040 8100 	bne.w	800caa0 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	220b      	movs	r2, #11
 800c8a4:	761a      	strb	r2, [r3, #24]
      break;
 800c8a6:	e0fb      	b.n	800caa0 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c8ae:	b29a      	uxth	r2, r3
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6899      	ldr	r1, [r3, #8]
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	899a      	ldrh	r2, [r3, #12]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	791b      	ldrb	r3, [r3, #4]
 800c8c0:	6878      	ldr	r0, [r7, #4]
 800c8c2:	f000 f93a 	bl	800cb3a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2204      	movs	r2, #4
 800c8ca:	761a      	strb	r2, [r3, #24]
      break;
 800c8cc:	e0f1      	b.n	800cab2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	791b      	ldrb	r3, [r3, #4]
 800c8d2:	4619      	mov	r1, r3
 800c8d4:	6878      	ldr	r0, [r7, #4]
 800c8d6:	f000 fc81 	bl	800d1dc <USBH_LL_GetURBState>
 800c8da:	4603      	mov	r3, r0
 800c8dc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c8de:	7bbb      	ldrb	r3, [r7, #14]
 800c8e0:	2b01      	cmp	r3, #1
 800c8e2:	d102      	bne.n	800c8ea <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2209      	movs	r2, #9
 800c8e8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c8ea:	7bbb      	ldrb	r3, [r7, #14]
 800c8ec:	2b05      	cmp	r3, #5
 800c8ee:	d102      	bne.n	800c8f6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c8f0:	2303      	movs	r3, #3
 800c8f2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c8f4:	e0d6      	b.n	800caa4 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800c8f6:	7bbb      	ldrb	r3, [r7, #14]
 800c8f8:	2b04      	cmp	r3, #4
 800c8fa:	f040 80d3 	bne.w	800caa4 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	220b      	movs	r2, #11
 800c902:	761a      	strb	r2, [r3, #24]
      break;
 800c904:	e0ce      	b.n	800caa4 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6899      	ldr	r1, [r3, #8]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	899a      	ldrh	r2, [r3, #12]
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	795b      	ldrb	r3, [r3, #5]
 800c912:	2001      	movs	r0, #1
 800c914:	9000      	str	r0, [sp, #0]
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f000 f8ea 	bl	800caf0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c922:	b29a      	uxth	r2, r3
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2206      	movs	r2, #6
 800c92c:	761a      	strb	r2, [r3, #24]
      break;
 800c92e:	e0c0      	b.n	800cab2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	795b      	ldrb	r3, [r3, #5]
 800c934:	4619      	mov	r1, r3
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f000 fc50 	bl	800d1dc <USBH_LL_GetURBState>
 800c93c:	4603      	mov	r3, r0
 800c93e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c940:	7bbb      	ldrb	r3, [r7, #14]
 800c942:	2b01      	cmp	r3, #1
 800c944:	d103      	bne.n	800c94e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2207      	movs	r2, #7
 800c94a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c94c:	e0ac      	b.n	800caa8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800c94e:	7bbb      	ldrb	r3, [r7, #14]
 800c950:	2b05      	cmp	r3, #5
 800c952:	d105      	bne.n	800c960 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	220c      	movs	r2, #12
 800c958:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c95a:	2303      	movs	r3, #3
 800c95c:	73fb      	strb	r3, [r7, #15]
      break;
 800c95e:	e0a3      	b.n	800caa8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c960:	7bbb      	ldrb	r3, [r7, #14]
 800c962:	2b02      	cmp	r3, #2
 800c964:	d103      	bne.n	800c96e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2205      	movs	r2, #5
 800c96a:	761a      	strb	r2, [r3, #24]
      break;
 800c96c:	e09c      	b.n	800caa8 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800c96e:	7bbb      	ldrb	r3, [r7, #14]
 800c970:	2b04      	cmp	r3, #4
 800c972:	f040 8099 	bne.w	800caa8 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	220b      	movs	r2, #11
 800c97a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c97c:	2302      	movs	r3, #2
 800c97e:	73fb      	strb	r3, [r7, #15]
      break;
 800c980:	e092      	b.n	800caa8 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	791b      	ldrb	r3, [r3, #4]
 800c986:	2200      	movs	r2, #0
 800c988:	2100      	movs	r1, #0
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f000 f8d5 	bl	800cb3a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c996:	b29a      	uxth	r2, r3
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2208      	movs	r2, #8
 800c9a0:	761a      	strb	r2, [r3, #24]

      break;
 800c9a2:	e086      	b.n	800cab2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	791b      	ldrb	r3, [r3, #4]
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 fc16 	bl	800d1dc <USBH_LL_GetURBState>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c9b4:	7bbb      	ldrb	r3, [r7, #14]
 800c9b6:	2b01      	cmp	r3, #1
 800c9b8:	d105      	bne.n	800c9c6 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	220d      	movs	r2, #13
 800c9be:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c9c4:	e072      	b.n	800caac <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800c9c6:	7bbb      	ldrb	r3, [r7, #14]
 800c9c8:	2b04      	cmp	r3, #4
 800c9ca:	d103      	bne.n	800c9d4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	220b      	movs	r2, #11
 800c9d0:	761a      	strb	r2, [r3, #24]
      break;
 800c9d2:	e06b      	b.n	800caac <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800c9d4:	7bbb      	ldrb	r3, [r7, #14]
 800c9d6:	2b05      	cmp	r3, #5
 800c9d8:	d168      	bne.n	800caac <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800c9da:	2303      	movs	r3, #3
 800c9dc:	73fb      	strb	r3, [r7, #15]
      break;
 800c9de:	e065      	b.n	800caac <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	795b      	ldrb	r3, [r3, #5]
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	9200      	str	r2, [sp, #0]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f000 f87f 	bl	800caf0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c9f8:	b29a      	uxth	r2, r3
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	220a      	movs	r2, #10
 800ca02:	761a      	strb	r2, [r3, #24]
      break;
 800ca04:	e055      	b.n	800cab2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	795b      	ldrb	r3, [r3, #5]
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f000 fbe5 	bl	800d1dc <USBH_LL_GetURBState>
 800ca12:	4603      	mov	r3, r0
 800ca14:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ca16:	7bbb      	ldrb	r3, [r7, #14]
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	d105      	bne.n	800ca28 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	220d      	movs	r2, #13
 800ca24:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ca26:	e043      	b.n	800cab0 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ca28:	7bbb      	ldrb	r3, [r7, #14]
 800ca2a:	2b02      	cmp	r3, #2
 800ca2c:	d103      	bne.n	800ca36 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2209      	movs	r2, #9
 800ca32:	761a      	strb	r2, [r3, #24]
      break;
 800ca34:	e03c      	b.n	800cab0 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ca36:	7bbb      	ldrb	r3, [r7, #14]
 800ca38:	2b04      	cmp	r3, #4
 800ca3a:	d139      	bne.n	800cab0 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	220b      	movs	r2, #11
 800ca40:	761a      	strb	r2, [r3, #24]
      break;
 800ca42:	e035      	b.n	800cab0 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	7e5b      	ldrb	r3, [r3, #25]
 800ca48:	3301      	adds	r3, #1
 800ca4a:	b2da      	uxtb	r2, r3
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	765a      	strb	r2, [r3, #25]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	7e5b      	ldrb	r3, [r3, #25]
 800ca54:	2b02      	cmp	r3, #2
 800ca56:	d806      	bhi.n	800ca66 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2201      	movs	r2, #1
 800ca62:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ca64:	e025      	b.n	800cab2 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ca6c:	2106      	movs	r1, #6
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2200      	movs	r2, #0
 800ca76:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	795b      	ldrb	r3, [r3, #5]
 800ca7c:	4619      	mov	r1, r3
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f000 f90c 	bl	800cc9c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	791b      	ldrb	r3, [r3, #4]
 800ca88:	4619      	mov	r1, r3
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 f906 	bl	800cc9c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2200      	movs	r2, #0
 800ca94:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ca96:	2302      	movs	r3, #2
 800ca98:	73fb      	strb	r3, [r7, #15]
      break;
 800ca9a:	e00a      	b.n	800cab2 <USBH_HandleControl+0x2de>

    default:
      break;
 800ca9c:	bf00      	nop
 800ca9e:	e008      	b.n	800cab2 <USBH_HandleControl+0x2de>
      break;
 800caa0:	bf00      	nop
 800caa2:	e006      	b.n	800cab2 <USBH_HandleControl+0x2de>
      break;
 800caa4:	bf00      	nop
 800caa6:	e004      	b.n	800cab2 <USBH_HandleControl+0x2de>
      break;
 800caa8:	bf00      	nop
 800caaa:	e002      	b.n	800cab2 <USBH_HandleControl+0x2de>
      break;
 800caac:	bf00      	nop
 800caae:	e000      	b.n	800cab2 <USBH_HandleControl+0x2de>
      break;
 800cab0:	bf00      	nop
  }

  return status;
 800cab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3710      	adds	r7, #16
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd80      	pop	{r7, pc}

0800cabc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b088      	sub	sp, #32
 800cac0:	af04      	add	r7, sp, #16
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	4613      	mov	r3, r2
 800cac8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800caca:	79f9      	ldrb	r1, [r7, #7]
 800cacc:	2300      	movs	r3, #0
 800cace:	9303      	str	r3, [sp, #12]
 800cad0:	2308      	movs	r3, #8
 800cad2:	9302      	str	r3, [sp, #8]
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	9301      	str	r3, [sp, #4]
 800cad8:	2300      	movs	r3, #0
 800cada:	9300      	str	r3, [sp, #0]
 800cadc:	2300      	movs	r3, #0
 800cade:	2200      	movs	r2, #0
 800cae0:	68f8      	ldr	r0, [r7, #12]
 800cae2:	f000 fb4a 	bl	800d17a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cae6:	2300      	movs	r3, #0
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3710      	adds	r7, #16
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b088      	sub	sp, #32
 800caf4:	af04      	add	r7, sp, #16
 800caf6:	60f8      	str	r0, [r7, #12]
 800caf8:	60b9      	str	r1, [r7, #8]
 800cafa:	4611      	mov	r1, r2
 800cafc:	461a      	mov	r2, r3
 800cafe:	460b      	mov	r3, r1
 800cb00:	80fb      	strh	r3, [r7, #6]
 800cb02:	4613      	mov	r3, r2
 800cb04:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d001      	beq.n	800cb14 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cb10:	2300      	movs	r3, #0
 800cb12:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb14:	7979      	ldrb	r1, [r7, #5]
 800cb16:	7e3b      	ldrb	r3, [r7, #24]
 800cb18:	9303      	str	r3, [sp, #12]
 800cb1a:	88fb      	ldrh	r3, [r7, #6]
 800cb1c:	9302      	str	r3, [sp, #8]
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	9301      	str	r3, [sp, #4]
 800cb22:	2301      	movs	r3, #1
 800cb24:	9300      	str	r3, [sp, #0]
 800cb26:	2300      	movs	r3, #0
 800cb28:	2200      	movs	r2, #0
 800cb2a:	68f8      	ldr	r0, [r7, #12]
 800cb2c:	f000 fb25 	bl	800d17a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cb30:	2300      	movs	r3, #0
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3710      	adds	r7, #16
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}

0800cb3a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cb3a:	b580      	push	{r7, lr}
 800cb3c:	b088      	sub	sp, #32
 800cb3e:	af04      	add	r7, sp, #16
 800cb40:	60f8      	str	r0, [r7, #12]
 800cb42:	60b9      	str	r1, [r7, #8]
 800cb44:	4611      	mov	r1, r2
 800cb46:	461a      	mov	r2, r3
 800cb48:	460b      	mov	r3, r1
 800cb4a:	80fb      	strh	r3, [r7, #6]
 800cb4c:	4613      	mov	r3, r2
 800cb4e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb50:	7979      	ldrb	r1, [r7, #5]
 800cb52:	2300      	movs	r3, #0
 800cb54:	9303      	str	r3, [sp, #12]
 800cb56:	88fb      	ldrh	r3, [r7, #6]
 800cb58:	9302      	str	r3, [sp, #8]
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	9301      	str	r3, [sp, #4]
 800cb5e:	2301      	movs	r3, #1
 800cb60:	9300      	str	r3, [sp, #0]
 800cb62:	2300      	movs	r3, #0
 800cb64:	2201      	movs	r2, #1
 800cb66:	68f8      	ldr	r0, [r7, #12]
 800cb68:	f000 fb07 	bl	800d17a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cb6c:	2300      	movs	r3, #0

}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	3710      	adds	r7, #16
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}

0800cb76 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800cb76:	b580      	push	{r7, lr}
 800cb78:	b088      	sub	sp, #32
 800cb7a:	af04      	add	r7, sp, #16
 800cb7c:	60f8      	str	r0, [r7, #12]
 800cb7e:	60b9      	str	r1, [r7, #8]
 800cb80:	4611      	mov	r1, r2
 800cb82:	461a      	mov	r2, r3
 800cb84:	460b      	mov	r3, r1
 800cb86:	80fb      	strh	r3, [r7, #6]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d001      	beq.n	800cb9a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cb96:	2300      	movs	r3, #0
 800cb98:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb9a:	7979      	ldrb	r1, [r7, #5]
 800cb9c:	7e3b      	ldrb	r3, [r7, #24]
 800cb9e:	9303      	str	r3, [sp, #12]
 800cba0:	88fb      	ldrh	r3, [r7, #6]
 800cba2:	9302      	str	r3, [sp, #8]
 800cba4:	68bb      	ldr	r3, [r7, #8]
 800cba6:	9301      	str	r3, [sp, #4]
 800cba8:	2301      	movs	r3, #1
 800cbaa:	9300      	str	r3, [sp, #0]
 800cbac:	2302      	movs	r3, #2
 800cbae:	2200      	movs	r2, #0
 800cbb0:	68f8      	ldr	r0, [r7, #12]
 800cbb2:	f000 fae2 	bl	800d17a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800cbb6:	2300      	movs	r3, #0
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3710      	adds	r7, #16
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b088      	sub	sp, #32
 800cbc4:	af04      	add	r7, sp, #16
 800cbc6:	60f8      	str	r0, [r7, #12]
 800cbc8:	60b9      	str	r1, [r7, #8]
 800cbca:	4611      	mov	r1, r2
 800cbcc:	461a      	mov	r2, r3
 800cbce:	460b      	mov	r3, r1
 800cbd0:	80fb      	strh	r3, [r7, #6]
 800cbd2:	4613      	mov	r3, r2
 800cbd4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cbd6:	7979      	ldrb	r1, [r7, #5]
 800cbd8:	2300      	movs	r3, #0
 800cbda:	9303      	str	r3, [sp, #12]
 800cbdc:	88fb      	ldrh	r3, [r7, #6]
 800cbde:	9302      	str	r3, [sp, #8]
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	9301      	str	r3, [sp, #4]
 800cbe4:	2301      	movs	r3, #1
 800cbe6:	9300      	str	r3, [sp, #0]
 800cbe8:	2302      	movs	r3, #2
 800cbea:	2201      	movs	r2, #1
 800cbec:	68f8      	ldr	r0, [r7, #12]
 800cbee:	f000 fac4 	bl	800d17a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cbf2:	2300      	movs	r3, #0
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3710      	adds	r7, #16
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}

0800cbfc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b086      	sub	sp, #24
 800cc00:	af04      	add	r7, sp, #16
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	4608      	mov	r0, r1
 800cc06:	4611      	mov	r1, r2
 800cc08:	461a      	mov	r2, r3
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	70fb      	strb	r3, [r7, #3]
 800cc0e:	460b      	mov	r3, r1
 800cc10:	70bb      	strb	r3, [r7, #2]
 800cc12:	4613      	mov	r3, r2
 800cc14:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800cc16:	7878      	ldrb	r0, [r7, #1]
 800cc18:	78ba      	ldrb	r2, [r7, #2]
 800cc1a:	78f9      	ldrb	r1, [r7, #3]
 800cc1c:	8b3b      	ldrh	r3, [r7, #24]
 800cc1e:	9302      	str	r3, [sp, #8]
 800cc20:	7d3b      	ldrb	r3, [r7, #20]
 800cc22:	9301      	str	r3, [sp, #4]
 800cc24:	7c3b      	ldrb	r3, [r7, #16]
 800cc26:	9300      	str	r3, [sp, #0]
 800cc28:	4603      	mov	r3, r0
 800cc2a:	6878      	ldr	r0, [r7, #4]
 800cc2c:	f000 fa57 	bl	800d0de <USBH_LL_OpenPipe>

  return USBH_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3708      	adds	r7, #8
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}

0800cc3a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800cc3a:	b580      	push	{r7, lr}
 800cc3c:	b082      	sub	sp, #8
 800cc3e:	af00      	add	r7, sp, #0
 800cc40:	6078      	str	r0, [r7, #4]
 800cc42:	460b      	mov	r3, r1
 800cc44:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800cc46:	78fb      	ldrb	r3, [r7, #3]
 800cc48:	4619      	mov	r1, r3
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 fa76 	bl	800d13c <USBH_LL_ClosePipe>

  return USBH_OK;
 800cc50:	2300      	movs	r3, #0
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3708      	adds	r7, #8
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}

0800cc5a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800cc5a:	b580      	push	{r7, lr}
 800cc5c:	b084      	sub	sp, #16
 800cc5e:	af00      	add	r7, sp, #0
 800cc60:	6078      	str	r0, [r7, #4]
 800cc62:	460b      	mov	r3, r1
 800cc64:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f000 f836 	bl	800ccd8 <USBH_GetFreePipe>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cc70:	89fb      	ldrh	r3, [r7, #14]
 800cc72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d00a      	beq.n	800cc90 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800cc7a:	78fa      	ldrb	r2, [r7, #3]
 800cc7c:	89fb      	ldrh	r3, [r7, #14]
 800cc7e:	f003 030f 	and.w	r3, r3, #15
 800cc82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cc86:	6879      	ldr	r1, [r7, #4]
 800cc88:	33e0      	adds	r3, #224	; 0xe0
 800cc8a:	009b      	lsls	r3, r3, #2
 800cc8c:	440b      	add	r3, r1
 800cc8e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cc90:	89fb      	ldrh	r3, [r7, #14]
 800cc92:	b2db      	uxtb	r3, r3
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3710      	adds	r7, #16
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}

0800cc9c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	b083      	sub	sp, #12
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	460b      	mov	r3, r1
 800cca6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800cca8:	78fb      	ldrb	r3, [r7, #3]
 800ccaa:	2b0f      	cmp	r3, #15
 800ccac:	d80d      	bhi.n	800ccca <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ccae:	78fb      	ldrb	r3, [r7, #3]
 800ccb0:	687a      	ldr	r2, [r7, #4]
 800ccb2:	33e0      	adds	r3, #224	; 0xe0
 800ccb4:	009b      	lsls	r3, r3, #2
 800ccb6:	4413      	add	r3, r2
 800ccb8:	685a      	ldr	r2, [r3, #4]
 800ccba:	78fb      	ldrb	r3, [r7, #3]
 800ccbc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ccc0:	6879      	ldr	r1, [r7, #4]
 800ccc2:	33e0      	adds	r3, #224	; 0xe0
 800ccc4:	009b      	lsls	r3, r3, #2
 800ccc6:	440b      	add	r3, r1
 800ccc8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ccca:	2300      	movs	r3, #0
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	370c      	adds	r7, #12
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd6:	4770      	bx	lr

0800ccd8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b085      	sub	sp, #20
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cce0:	2300      	movs	r3, #0
 800cce2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cce4:	2300      	movs	r3, #0
 800cce6:	73fb      	strb	r3, [r7, #15]
 800cce8:	e00f      	b.n	800cd0a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ccea:	7bfb      	ldrb	r3, [r7, #15]
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	33e0      	adds	r3, #224	; 0xe0
 800ccf0:	009b      	lsls	r3, r3, #2
 800ccf2:	4413      	add	r3, r2
 800ccf4:	685b      	ldr	r3, [r3, #4]
 800ccf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d102      	bne.n	800cd04 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ccfe:	7bfb      	ldrb	r3, [r7, #15]
 800cd00:	b29b      	uxth	r3, r3
 800cd02:	e007      	b.n	800cd14 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cd04:	7bfb      	ldrb	r3, [r7, #15]
 800cd06:	3301      	adds	r3, #1
 800cd08:	73fb      	strb	r3, [r7, #15]
 800cd0a:	7bfb      	ldrb	r3, [r7, #15]
 800cd0c:	2b0f      	cmp	r3, #15
 800cd0e:	d9ec      	bls.n	800ccea <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cd10:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800cd14:	4618      	mov	r0, r3
 800cd16:	3714      	adds	r7, #20
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1e:	4770      	bx	lr

0800cd20 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800cd24:	2201      	movs	r2, #1
 800cd26:	490e      	ldr	r1, [pc, #56]	; (800cd60 <MX_USB_HOST_Init+0x40>)
 800cd28:	480e      	ldr	r0, [pc, #56]	; (800cd64 <MX_USB_HOST_Init+0x44>)
 800cd2a:	f7fe fb05 	bl	800b338 <USBH_Init>
 800cd2e:	4603      	mov	r3, r0
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d001      	beq.n	800cd38 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cd34:	f7f4 f976 	bl	8001024 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800cd38:	490b      	ldr	r1, [pc, #44]	; (800cd68 <MX_USB_HOST_Init+0x48>)
 800cd3a:	480a      	ldr	r0, [pc, #40]	; (800cd64 <MX_USB_HOST_Init+0x44>)
 800cd3c:	f7fe fba9 	bl	800b492 <USBH_RegisterClass>
 800cd40:	4603      	mov	r3, r0
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d001      	beq.n	800cd4a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cd46:	f7f4 f96d 	bl	8001024 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cd4a:	4806      	ldr	r0, [pc, #24]	; (800cd64 <MX_USB_HOST_Init+0x44>)
 800cd4c:	f7fe fc2d 	bl	800b5aa <USBH_Start>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d001      	beq.n	800cd5a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cd56:	f7f4 f965 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cd5a:	bf00      	nop
 800cd5c:	bd80      	pop	{r7, pc}
 800cd5e:	bf00      	nop
 800cd60:	0800cd81 	.word	0x0800cd81
 800cd64:	2000052c 	.word	0x2000052c
 800cd68:	2000000c 	.word	0x2000000c

0800cd6c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800cd70:	4802      	ldr	r0, [pc, #8]	; (800cd7c <MX_USB_HOST_Process+0x10>)
 800cd72:	f7fe fc2b 	bl	800b5cc <USBH_Process>
}
 800cd76:	bf00      	nop
 800cd78:	bd80      	pop	{r7, pc}
 800cd7a:	bf00      	nop
 800cd7c:	2000052c 	.word	0x2000052c

0800cd80 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cd80:	b480      	push	{r7}
 800cd82:	b083      	sub	sp, #12
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cd8c:	78fb      	ldrb	r3, [r7, #3]
 800cd8e:	3b01      	subs	r3, #1
 800cd90:	2b04      	cmp	r3, #4
 800cd92:	d819      	bhi.n	800cdc8 <USBH_UserProcess+0x48>
 800cd94:	a201      	add	r2, pc, #4	; (adr r2, 800cd9c <USBH_UserProcess+0x1c>)
 800cd96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd9a:	bf00      	nop
 800cd9c:	0800cdc9 	.word	0x0800cdc9
 800cda0:	0800cdb9 	.word	0x0800cdb9
 800cda4:	0800cdc9 	.word	0x0800cdc9
 800cda8:	0800cdc1 	.word	0x0800cdc1
 800cdac:	0800cdb1 	.word	0x0800cdb1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800cdb0:	4b09      	ldr	r3, [pc, #36]	; (800cdd8 <USBH_UserProcess+0x58>)
 800cdb2:	2203      	movs	r2, #3
 800cdb4:	701a      	strb	r2, [r3, #0]
  break;
 800cdb6:	e008      	b.n	800cdca <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800cdb8:	4b07      	ldr	r3, [pc, #28]	; (800cdd8 <USBH_UserProcess+0x58>)
 800cdba:	2202      	movs	r2, #2
 800cdbc:	701a      	strb	r2, [r3, #0]
  break;
 800cdbe:	e004      	b.n	800cdca <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800cdc0:	4b05      	ldr	r3, [pc, #20]	; (800cdd8 <USBH_UserProcess+0x58>)
 800cdc2:	2201      	movs	r2, #1
 800cdc4:	701a      	strb	r2, [r3, #0]
  break;
 800cdc6:	e000      	b.n	800cdca <USBH_UserProcess+0x4a>

  default:
  break;
 800cdc8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800cdca:	bf00      	nop
 800cdcc:	370c      	adds	r7, #12
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd4:	4770      	bx	lr
 800cdd6:	bf00      	nop
 800cdd8:	20000904 	.word	0x20000904

0800cddc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b08a      	sub	sp, #40	; 0x28
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cde4:	f107 0314 	add.w	r3, r7, #20
 800cde8:	2200      	movs	r2, #0
 800cdea:	601a      	str	r2, [r3, #0]
 800cdec:	605a      	str	r2, [r3, #4]
 800cdee:	609a      	str	r2, [r3, #8]
 800cdf0:	60da      	str	r2, [r3, #12]
 800cdf2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cdfc:	d14e      	bne.n	800ce9c <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cdfe:	4b29      	ldr	r3, [pc, #164]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce02:	4a28      	ldr	r2, [pc, #160]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce04:	f043 0301 	orr.w	r3, r3, #1
 800ce08:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ce0a:	4b26      	ldr	r3, [pc, #152]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce0e:	f003 0301 	and.w	r3, r3, #1
 800ce12:	613b      	str	r3, [r7, #16]
 800ce14:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ce16:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ce1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce1c:	2302      	movs	r3, #2
 800ce1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce20:	2300      	movs	r3, #0
 800ce22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce24:	2303      	movs	r3, #3
 800ce26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ce28:	230a      	movs	r3, #10
 800ce2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce2c:	f107 0314 	add.w	r3, r7, #20
 800ce30:	4619      	mov	r1, r3
 800ce32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ce36:	f7f7 fbed 	bl	8004614 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ce3a:	4b1a      	ldr	r3, [pc, #104]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce3e:	4a19      	ldr	r2, [pc, #100]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ce44:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ce46:	4b17      	ldr	r3, [pc, #92]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ce4e:	60fb      	str	r3, [r7, #12]
 800ce50:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ce52:	4b14      	ldr	r3, [pc, #80]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d114      	bne.n	800ce88 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ce5e:	4b11      	ldr	r3, [pc, #68]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce62:	4a10      	ldr	r2, [pc, #64]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ce68:	6593      	str	r3, [r2, #88]	; 0x58
 800ce6a:	4b0e      	ldr	r3, [pc, #56]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ce72:	60bb      	str	r3, [r7, #8]
 800ce74:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800ce76:	f7f9 fdbf 	bl	80069f8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800ce7a:	4b0a      	ldr	r3, [pc, #40]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce7e:	4a09      	ldr	r2, [pc, #36]	; (800cea4 <HAL_HCD_MspInit+0xc8>)
 800ce80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ce84:	6593      	str	r3, [r2, #88]	; 0x58
 800ce86:	e001      	b.n	800ce8c <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800ce88:	f7f9 fdb6 	bl	80069f8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	2100      	movs	r1, #0
 800ce90:	2043      	movs	r0, #67	; 0x43
 800ce92:	f7f7 fa20 	bl	80042d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ce96:	2043      	movs	r0, #67	; 0x43
 800ce98:	f7f7 fa39 	bl	800430e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ce9c:	bf00      	nop
 800ce9e:	3728      	adds	r7, #40	; 0x28
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}
 800cea4:	40021000 	.word	0x40021000

0800cea8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b082      	sub	sp, #8
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	f7fe ff67 	bl	800bd8a <USBH_LL_IncTimer>
}
 800cebc:	bf00      	nop
 800cebe:	3708      	adds	r7, #8
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}

0800cec4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b082      	sub	sp, #8
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ced2:	4618      	mov	r0, r3
 800ced4:	f7fe ff9f 	bl	800be16 <USBH_LL_Connect>
}
 800ced8:	bf00      	nop
 800ceda:	3708      	adds	r7, #8
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}

0800cee0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b082      	sub	sp, #8
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ceee:	4618      	mov	r0, r3
 800cef0:	f7fe ffa8 	bl	800be44 <USBH_LL_Disconnect>
}
 800cef4:	bf00      	nop
 800cef6:	3708      	adds	r7, #8
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}

0800cefc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cefc:	b480      	push	{r7}
 800cefe:	b083      	sub	sp, #12
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
 800cf04:	460b      	mov	r3, r1
 800cf06:	70fb      	strb	r3, [r7, #3]
 800cf08:	4613      	mov	r3, r2
 800cf0a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800cf0c:	bf00      	nop
 800cf0e:	370c      	adds	r7, #12
 800cf10:	46bd      	mov	sp, r7
 800cf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf16:	4770      	bx	lr

0800cf18 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b082      	sub	sp, #8
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7fe ff59 	bl	800bdde <USBH_LL_PortEnabled>
}
 800cf2c:	bf00      	nop
 800cf2e:	3708      	adds	r7, #8
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}

0800cf34 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b082      	sub	sp, #8
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cf42:	4618      	mov	r0, r3
 800cf44:	f7fe ff59 	bl	800bdfa <USBH_LL_PortDisabled>
}
 800cf48:	bf00      	nop
 800cf4a:	3708      	adds	r7, #8
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bd80      	pop	{r7, pc}

0800cf50 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b082      	sub	sp, #8
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800cf5e:	2b01      	cmp	r3, #1
 800cf60:	d12a      	bne.n	800cfb8 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800cf62:	4a18      	ldr	r2, [pc, #96]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
  phost->pData = &hhcd_USB_OTG_FS;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	4a15      	ldr	r2, [pc, #84]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf6e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cf72:	4b14      	ldr	r3, [pc, #80]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf74:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800cf78:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800cf7a:	4b12      	ldr	r3, [pc, #72]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf7c:	2208      	movs	r2, #8
 800cf7e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800cf80:	4b10      	ldr	r3, [pc, #64]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf82:	2201      	movs	r2, #1
 800cf84:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cf86:	4b0f      	ldr	r3, [pc, #60]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800cf8c:	4b0d      	ldr	r3, [pc, #52]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf8e:	2202      	movs	r2, #2
 800cf90:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cf92:	4b0c      	ldr	r3, [pc, #48]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf94:	2200      	movs	r2, #0
 800cf96:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800cf98:	480a      	ldr	r0, [pc, #40]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cf9a:	f7f7 fcfd 	bl	8004998 <HAL_HCD_Init>
 800cf9e:	4603      	mov	r3, r0
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d001      	beq.n	800cfa8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800cfa4:	f7f4 f83e 	bl	8001024 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800cfa8:	4806      	ldr	r0, [pc, #24]	; (800cfc4 <USBH_LL_Init+0x74>)
 800cfaa:	f7f8 f912 	bl	80051d2 <HAL_HCD_GetCurrentFrame>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f7fe feda 	bl	800bd6c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800cfb8:	2300      	movs	r3, #0
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3708      	adds	r7, #8
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}
 800cfc2:	bf00      	nop
 800cfc4:	20000908 	.word	0x20000908

0800cfc8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b084      	sub	sp, #16
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7f8 f87f 	bl	80050e2 <HAL_HCD_Start>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cfe8:	7bfb      	ldrb	r3, [r7, #15]
 800cfea:	4618      	mov	r0, r3
 800cfec:	f000 f95e 	bl	800d2ac <USBH_Get_USB_Status>
 800cff0:	4603      	mov	r3, r0
 800cff2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cff4:	7bbb      	ldrb	r3, [r7, #14]
}
 800cff6:	4618      	mov	r0, r3
 800cff8:	3710      	adds	r7, #16
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}

0800cffe <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800cffe:	b580      	push	{r7, lr}
 800d000:	b084      	sub	sp, #16
 800d002:	af00      	add	r7, sp, #0
 800d004:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d006:	2300      	movs	r3, #0
 800d008:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d00a:	2300      	movs	r3, #0
 800d00c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d014:	4618      	mov	r0, r3
 800d016:	f7f8 f887 	bl	8005128 <HAL_HCD_Stop>
 800d01a:	4603      	mov	r3, r0
 800d01c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d01e:	7bfb      	ldrb	r3, [r7, #15]
 800d020:	4618      	mov	r0, r3
 800d022:	f000 f943 	bl	800d2ac <USBH_Get_USB_Status>
 800d026:	4603      	mov	r3, r0
 800d028:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d02a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d02c:	4618      	mov	r0, r3
 800d02e:	3710      	adds	r7, #16
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b084      	sub	sp, #16
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d03c:	2301      	movs	r3, #1
 800d03e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d046:	4618      	mov	r0, r3
 800d048:	f7f8 f8d1 	bl	80051ee <HAL_HCD_GetCurrentSpeed>
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b02      	cmp	r3, #2
 800d050:	d00c      	beq.n	800d06c <USBH_LL_GetSpeed+0x38>
 800d052:	2b02      	cmp	r3, #2
 800d054:	d80d      	bhi.n	800d072 <USBH_LL_GetSpeed+0x3e>
 800d056:	2b00      	cmp	r3, #0
 800d058:	d002      	beq.n	800d060 <USBH_LL_GetSpeed+0x2c>
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	d003      	beq.n	800d066 <USBH_LL_GetSpeed+0x32>
 800d05e:	e008      	b.n	800d072 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d060:	2300      	movs	r3, #0
 800d062:	73fb      	strb	r3, [r7, #15]
    break;
 800d064:	e008      	b.n	800d078 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d066:	2301      	movs	r3, #1
 800d068:	73fb      	strb	r3, [r7, #15]
    break;
 800d06a:	e005      	b.n	800d078 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d06c:	2302      	movs	r3, #2
 800d06e:	73fb      	strb	r3, [r7, #15]
    break;
 800d070:	e002      	b.n	800d078 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d072:	2301      	movs	r3, #1
 800d074:	73fb      	strb	r3, [r7, #15]
    break;
 800d076:	bf00      	nop
  }
  return  speed;
 800d078:	7bfb      	ldrb	r3, [r7, #15]
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3710      	adds	r7, #16
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}

0800d082 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d082:	b580      	push	{r7, lr}
 800d084:	b084      	sub	sp, #16
 800d086:	af00      	add	r7, sp, #0
 800d088:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d08a:	2300      	movs	r3, #0
 800d08c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d08e:	2300      	movs	r3, #0
 800d090:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d098:	4618      	mov	r0, r3
 800d09a:	f7f8 f862 	bl	8005162 <HAL_HCD_ResetPort>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d0a2:	7bfb      	ldrb	r3, [r7, #15]
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	f000 f901 	bl	800d2ac <USBH_Get_USB_Status>
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d0ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3710      	adds	r7, #16
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}

0800d0b8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b082      	sub	sp, #8
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
 800d0c0:	460b      	mov	r3, r1
 800d0c2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d0ca:	78fa      	ldrb	r2, [r7, #3]
 800d0cc:	4611      	mov	r1, r2
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f7f8 f86a 	bl	80051a8 <HAL_HCD_HC_GetXferCount>
 800d0d4:	4603      	mov	r3, r0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3708      	adds	r7, #8
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}

0800d0de <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d0de:	b590      	push	{r4, r7, lr}
 800d0e0:	b089      	sub	sp, #36	; 0x24
 800d0e2:	af04      	add	r7, sp, #16
 800d0e4:	6078      	str	r0, [r7, #4]
 800d0e6:	4608      	mov	r0, r1
 800d0e8:	4611      	mov	r1, r2
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	70fb      	strb	r3, [r7, #3]
 800d0f0:	460b      	mov	r3, r1
 800d0f2:	70bb      	strb	r3, [r7, #2]
 800d0f4:	4613      	mov	r3, r2
 800d0f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d106:	787c      	ldrb	r4, [r7, #1]
 800d108:	78ba      	ldrb	r2, [r7, #2]
 800d10a:	78f9      	ldrb	r1, [r7, #3]
 800d10c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d10e:	9302      	str	r3, [sp, #8]
 800d110:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d114:	9301      	str	r3, [sp, #4]
 800d116:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d11a:	9300      	str	r3, [sp, #0]
 800d11c:	4623      	mov	r3, r4
 800d11e:	f7f7 fc9d 	bl	8004a5c <HAL_HCD_HC_Init>
 800d122:	4603      	mov	r3, r0
 800d124:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d126:	7bfb      	ldrb	r3, [r7, #15]
 800d128:	4618      	mov	r0, r3
 800d12a:	f000 f8bf 	bl	800d2ac <USBH_Get_USB_Status>
 800d12e:	4603      	mov	r3, r0
 800d130:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d132:	7bbb      	ldrb	r3, [r7, #14]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3714      	adds	r7, #20
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd90      	pop	{r4, r7, pc}

0800d13c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b084      	sub	sp, #16
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
 800d144:	460b      	mov	r3, r1
 800d146:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d148:	2300      	movs	r3, #0
 800d14a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d14c:	2300      	movs	r3, #0
 800d14e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d156:	78fa      	ldrb	r2, [r7, #3]
 800d158:	4611      	mov	r1, r2
 800d15a:	4618      	mov	r0, r3
 800d15c:	f7f7 fd20 	bl	8004ba0 <HAL_HCD_HC_Halt>
 800d160:	4603      	mov	r3, r0
 800d162:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d164:	7bfb      	ldrb	r3, [r7, #15]
 800d166:	4618      	mov	r0, r3
 800d168:	f000 f8a0 	bl	800d2ac <USBH_Get_USB_Status>
 800d16c:	4603      	mov	r3, r0
 800d16e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d170:	7bbb      	ldrb	r3, [r7, #14]
}
 800d172:	4618      	mov	r0, r3
 800d174:	3710      	adds	r7, #16
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}

0800d17a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d17a:	b590      	push	{r4, r7, lr}
 800d17c:	b089      	sub	sp, #36	; 0x24
 800d17e:	af04      	add	r7, sp, #16
 800d180:	6078      	str	r0, [r7, #4]
 800d182:	4608      	mov	r0, r1
 800d184:	4611      	mov	r1, r2
 800d186:	461a      	mov	r2, r3
 800d188:	4603      	mov	r3, r0
 800d18a:	70fb      	strb	r3, [r7, #3]
 800d18c:	460b      	mov	r3, r1
 800d18e:	70bb      	strb	r3, [r7, #2]
 800d190:	4613      	mov	r3, r2
 800d192:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d194:	2300      	movs	r3, #0
 800d196:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d198:	2300      	movs	r3, #0
 800d19a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d1a2:	787c      	ldrb	r4, [r7, #1]
 800d1a4:	78ba      	ldrb	r2, [r7, #2]
 800d1a6:	78f9      	ldrb	r1, [r7, #3]
 800d1a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d1ac:	9303      	str	r3, [sp, #12]
 800d1ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d1b0:	9302      	str	r3, [sp, #8]
 800d1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b4:	9301      	str	r3, [sp, #4]
 800d1b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1ba:	9300      	str	r3, [sp, #0]
 800d1bc:	4623      	mov	r3, r4
 800d1be:	f7f7 fd13 	bl	8004be8 <HAL_HCD_HC_SubmitRequest>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d1c6:	7bfb      	ldrb	r3, [r7, #15]
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	f000 f86f 	bl	800d2ac <USBH_Get_USB_Status>
 800d1ce:	4603      	mov	r3, r0
 800d1d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3714      	adds	r7, #20
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd90      	pop	{r4, r7, pc}

0800d1dc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d1ee:	78fa      	ldrb	r2, [r7, #3]
 800d1f0:	4611      	mov	r1, r2
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7f7 ffc3 	bl	800517e <HAL_HCD_HC_GetURBState>
 800d1f8:	4603      	mov	r3, r0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3708      	adds	r7, #8
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}

0800d202 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d202:	b580      	push	{r7, lr}
 800d204:	b082      	sub	sp, #8
 800d206:	af00      	add	r7, sp, #0
 800d208:	6078      	str	r0, [r7, #4]
 800d20a:	460b      	mov	r3, r1
 800d20c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d214:	2b01      	cmp	r3, #1
 800d216:	d103      	bne.n	800d220 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d218:	78fb      	ldrb	r3, [r7, #3]
 800d21a:	4618      	mov	r0, r3
 800d21c:	f000 f872 	bl	800d304 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d220:	20c8      	movs	r0, #200	; 0xc8
 800d222:	f7f5 fa25 	bl	8002670 <HAL_Delay>
  return USBH_OK;
 800d226:	2300      	movs	r3, #0
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3708      	adds	r7, #8
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d230:	b480      	push	{r7}
 800d232:	b085      	sub	sp, #20
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
 800d238:	460b      	mov	r3, r1
 800d23a:	70fb      	strb	r3, [r7, #3]
 800d23c:	4613      	mov	r3, r2
 800d23e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d246:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d248:	78fa      	ldrb	r2, [r7, #3]
 800d24a:	68f9      	ldr	r1, [r7, #12]
 800d24c:	4613      	mov	r3, r2
 800d24e:	005b      	lsls	r3, r3, #1
 800d250:	4413      	add	r3, r2
 800d252:	011b      	lsls	r3, r3, #4
 800d254:	440b      	add	r3, r1
 800d256:	333b      	adds	r3, #59	; 0x3b
 800d258:	781b      	ldrb	r3, [r3, #0]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d00a      	beq.n	800d274 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d25e:	78fa      	ldrb	r2, [r7, #3]
 800d260:	68f9      	ldr	r1, [r7, #12]
 800d262:	4613      	mov	r3, r2
 800d264:	005b      	lsls	r3, r3, #1
 800d266:	4413      	add	r3, r2
 800d268:	011b      	lsls	r3, r3, #4
 800d26a:	440b      	add	r3, r1
 800d26c:	3358      	adds	r3, #88	; 0x58
 800d26e:	78ba      	ldrb	r2, [r7, #2]
 800d270:	701a      	strb	r2, [r3, #0]
 800d272:	e009      	b.n	800d288 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d274:	78fa      	ldrb	r2, [r7, #3]
 800d276:	68f9      	ldr	r1, [r7, #12]
 800d278:	4613      	mov	r3, r2
 800d27a:	005b      	lsls	r3, r3, #1
 800d27c:	4413      	add	r3, r2
 800d27e:	011b      	lsls	r3, r3, #4
 800d280:	440b      	add	r3, r1
 800d282:	3359      	adds	r3, #89	; 0x59
 800d284:	78ba      	ldrb	r2, [r7, #2]
 800d286:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d288:	2300      	movs	r3, #0
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3714      	adds	r7, #20
 800d28e:	46bd      	mov	sp, r7
 800d290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d294:	4770      	bx	lr

0800d296 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d296:	b580      	push	{r7, lr}
 800d298:	b082      	sub	sp, #8
 800d29a:	af00      	add	r7, sp, #0
 800d29c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f7f5 f9e6 	bl	8002670 <HAL_Delay>
}
 800d2a4:	bf00      	nop
 800d2a6:	3708      	adds	r7, #8
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d2ba:	79fb      	ldrb	r3, [r7, #7]
 800d2bc:	2b03      	cmp	r3, #3
 800d2be:	d817      	bhi.n	800d2f0 <USBH_Get_USB_Status+0x44>
 800d2c0:	a201      	add	r2, pc, #4	; (adr r2, 800d2c8 <USBH_Get_USB_Status+0x1c>)
 800d2c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2c6:	bf00      	nop
 800d2c8:	0800d2d9 	.word	0x0800d2d9
 800d2cc:	0800d2df 	.word	0x0800d2df
 800d2d0:	0800d2e5 	.word	0x0800d2e5
 800d2d4:	0800d2eb 	.word	0x0800d2eb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	73fb      	strb	r3, [r7, #15]
    break;
 800d2dc:	e00b      	b.n	800d2f6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d2de:	2302      	movs	r3, #2
 800d2e0:	73fb      	strb	r3, [r7, #15]
    break;
 800d2e2:	e008      	b.n	800d2f6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	73fb      	strb	r3, [r7, #15]
    break;
 800d2e8:	e005      	b.n	800d2f6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d2ea:	2302      	movs	r3, #2
 800d2ec:	73fb      	strb	r3, [r7, #15]
    break;
 800d2ee:	e002      	b.n	800d2f6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d2f0:	2302      	movs	r3, #2
 800d2f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d2f4:	bf00      	nop
  }
  return usb_status;
 800d2f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3714      	adds	r7, #20
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d302:	4770      	bx	lr

0800d304 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b084      	sub	sp, #16
 800d308:	af00      	add	r7, sp, #0
 800d30a:	4603      	mov	r3, r0
 800d30c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d30e:	79fb      	ldrb	r3, [r7, #7]
 800d310:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d312:	79fb      	ldrb	r3, [r7, #7]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d102      	bne.n	800d31e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d318:	2300      	movs	r3, #0
 800d31a:	73fb      	strb	r3, [r7, #15]
 800d31c:	e001      	b.n	800d322 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d31e:	2301      	movs	r3, #1
 800d320:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800d322:	7bfb      	ldrb	r3, [r7, #15]
 800d324:	461a      	mov	r2, r3
 800d326:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d32a:	4803      	ldr	r0, [pc, #12]	; (800d338 <MX_DriverVbusFS+0x34>)
 800d32c:	f7f7 fb1c 	bl	8004968 <HAL_GPIO_WritePin>
}
 800d330:	bf00      	nop
 800d332:	3710      	adds	r7, #16
 800d334:	46bd      	mov	sp, r7
 800d336:	bd80      	pop	{r7, pc}
 800d338:	48000800 	.word	0x48000800

0800d33c <malloc>:
 800d33c:	4b02      	ldr	r3, [pc, #8]	; (800d348 <malloc+0xc>)
 800d33e:	4601      	mov	r1, r0
 800d340:	6818      	ldr	r0, [r3, #0]
 800d342:	f000 b82b 	b.w	800d39c <_malloc_r>
 800d346:	bf00      	nop
 800d348:	20000084 	.word	0x20000084

0800d34c <free>:
 800d34c:	4b02      	ldr	r3, [pc, #8]	; (800d358 <free+0xc>)
 800d34e:	4601      	mov	r1, r0
 800d350:	6818      	ldr	r0, [r3, #0]
 800d352:	f000 ba53 	b.w	800d7fc <_free_r>
 800d356:	bf00      	nop
 800d358:	20000084 	.word	0x20000084

0800d35c <sbrk_aligned>:
 800d35c:	b570      	push	{r4, r5, r6, lr}
 800d35e:	4e0e      	ldr	r6, [pc, #56]	; (800d398 <sbrk_aligned+0x3c>)
 800d360:	460c      	mov	r4, r1
 800d362:	6831      	ldr	r1, [r6, #0]
 800d364:	4605      	mov	r5, r0
 800d366:	b911      	cbnz	r1, 800d36e <sbrk_aligned+0x12>
 800d368:	f000 f9f8 	bl	800d75c <_sbrk_r>
 800d36c:	6030      	str	r0, [r6, #0]
 800d36e:	4621      	mov	r1, r4
 800d370:	4628      	mov	r0, r5
 800d372:	f000 f9f3 	bl	800d75c <_sbrk_r>
 800d376:	1c43      	adds	r3, r0, #1
 800d378:	d00a      	beq.n	800d390 <sbrk_aligned+0x34>
 800d37a:	1cc4      	adds	r4, r0, #3
 800d37c:	f024 0403 	bic.w	r4, r4, #3
 800d380:	42a0      	cmp	r0, r4
 800d382:	d007      	beq.n	800d394 <sbrk_aligned+0x38>
 800d384:	1a21      	subs	r1, r4, r0
 800d386:	4628      	mov	r0, r5
 800d388:	f000 f9e8 	bl	800d75c <_sbrk_r>
 800d38c:	3001      	adds	r0, #1
 800d38e:	d101      	bne.n	800d394 <sbrk_aligned+0x38>
 800d390:	f04f 34ff 	mov.w	r4, #4294967295
 800d394:	4620      	mov	r0, r4
 800d396:	bd70      	pop	{r4, r5, r6, pc}
 800d398:	20000c50 	.word	0x20000c50

0800d39c <_malloc_r>:
 800d39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3a0:	1ccd      	adds	r5, r1, #3
 800d3a2:	f025 0503 	bic.w	r5, r5, #3
 800d3a6:	3508      	adds	r5, #8
 800d3a8:	2d0c      	cmp	r5, #12
 800d3aa:	bf38      	it	cc
 800d3ac:	250c      	movcc	r5, #12
 800d3ae:	2d00      	cmp	r5, #0
 800d3b0:	4607      	mov	r7, r0
 800d3b2:	db01      	blt.n	800d3b8 <_malloc_r+0x1c>
 800d3b4:	42a9      	cmp	r1, r5
 800d3b6:	d905      	bls.n	800d3c4 <_malloc_r+0x28>
 800d3b8:	230c      	movs	r3, #12
 800d3ba:	603b      	str	r3, [r7, #0]
 800d3bc:	2600      	movs	r6, #0
 800d3be:	4630      	mov	r0, r6
 800d3c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d498 <_malloc_r+0xfc>
 800d3c8:	f000 f868 	bl	800d49c <__malloc_lock>
 800d3cc:	f8d8 3000 	ldr.w	r3, [r8]
 800d3d0:	461c      	mov	r4, r3
 800d3d2:	bb5c      	cbnz	r4, 800d42c <_malloc_r+0x90>
 800d3d4:	4629      	mov	r1, r5
 800d3d6:	4638      	mov	r0, r7
 800d3d8:	f7ff ffc0 	bl	800d35c <sbrk_aligned>
 800d3dc:	1c43      	adds	r3, r0, #1
 800d3de:	4604      	mov	r4, r0
 800d3e0:	d155      	bne.n	800d48e <_malloc_r+0xf2>
 800d3e2:	f8d8 4000 	ldr.w	r4, [r8]
 800d3e6:	4626      	mov	r6, r4
 800d3e8:	2e00      	cmp	r6, #0
 800d3ea:	d145      	bne.n	800d478 <_malloc_r+0xdc>
 800d3ec:	2c00      	cmp	r4, #0
 800d3ee:	d048      	beq.n	800d482 <_malloc_r+0xe6>
 800d3f0:	6823      	ldr	r3, [r4, #0]
 800d3f2:	4631      	mov	r1, r6
 800d3f4:	4638      	mov	r0, r7
 800d3f6:	eb04 0903 	add.w	r9, r4, r3
 800d3fa:	f000 f9af 	bl	800d75c <_sbrk_r>
 800d3fe:	4581      	cmp	r9, r0
 800d400:	d13f      	bne.n	800d482 <_malloc_r+0xe6>
 800d402:	6821      	ldr	r1, [r4, #0]
 800d404:	1a6d      	subs	r5, r5, r1
 800d406:	4629      	mov	r1, r5
 800d408:	4638      	mov	r0, r7
 800d40a:	f7ff ffa7 	bl	800d35c <sbrk_aligned>
 800d40e:	3001      	adds	r0, #1
 800d410:	d037      	beq.n	800d482 <_malloc_r+0xe6>
 800d412:	6823      	ldr	r3, [r4, #0]
 800d414:	442b      	add	r3, r5
 800d416:	6023      	str	r3, [r4, #0]
 800d418:	f8d8 3000 	ldr.w	r3, [r8]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d038      	beq.n	800d492 <_malloc_r+0xf6>
 800d420:	685a      	ldr	r2, [r3, #4]
 800d422:	42a2      	cmp	r2, r4
 800d424:	d12b      	bne.n	800d47e <_malloc_r+0xe2>
 800d426:	2200      	movs	r2, #0
 800d428:	605a      	str	r2, [r3, #4]
 800d42a:	e00f      	b.n	800d44c <_malloc_r+0xb0>
 800d42c:	6822      	ldr	r2, [r4, #0]
 800d42e:	1b52      	subs	r2, r2, r5
 800d430:	d41f      	bmi.n	800d472 <_malloc_r+0xd6>
 800d432:	2a0b      	cmp	r2, #11
 800d434:	d917      	bls.n	800d466 <_malloc_r+0xca>
 800d436:	1961      	adds	r1, r4, r5
 800d438:	42a3      	cmp	r3, r4
 800d43a:	6025      	str	r5, [r4, #0]
 800d43c:	bf18      	it	ne
 800d43e:	6059      	strne	r1, [r3, #4]
 800d440:	6863      	ldr	r3, [r4, #4]
 800d442:	bf08      	it	eq
 800d444:	f8c8 1000 	streq.w	r1, [r8]
 800d448:	5162      	str	r2, [r4, r5]
 800d44a:	604b      	str	r3, [r1, #4]
 800d44c:	4638      	mov	r0, r7
 800d44e:	f104 060b 	add.w	r6, r4, #11
 800d452:	f000 f829 	bl	800d4a8 <__malloc_unlock>
 800d456:	f026 0607 	bic.w	r6, r6, #7
 800d45a:	1d23      	adds	r3, r4, #4
 800d45c:	1af2      	subs	r2, r6, r3
 800d45e:	d0ae      	beq.n	800d3be <_malloc_r+0x22>
 800d460:	1b9b      	subs	r3, r3, r6
 800d462:	50a3      	str	r3, [r4, r2]
 800d464:	e7ab      	b.n	800d3be <_malloc_r+0x22>
 800d466:	42a3      	cmp	r3, r4
 800d468:	6862      	ldr	r2, [r4, #4]
 800d46a:	d1dd      	bne.n	800d428 <_malloc_r+0x8c>
 800d46c:	f8c8 2000 	str.w	r2, [r8]
 800d470:	e7ec      	b.n	800d44c <_malloc_r+0xb0>
 800d472:	4623      	mov	r3, r4
 800d474:	6864      	ldr	r4, [r4, #4]
 800d476:	e7ac      	b.n	800d3d2 <_malloc_r+0x36>
 800d478:	4634      	mov	r4, r6
 800d47a:	6876      	ldr	r6, [r6, #4]
 800d47c:	e7b4      	b.n	800d3e8 <_malloc_r+0x4c>
 800d47e:	4613      	mov	r3, r2
 800d480:	e7cc      	b.n	800d41c <_malloc_r+0x80>
 800d482:	230c      	movs	r3, #12
 800d484:	603b      	str	r3, [r7, #0]
 800d486:	4638      	mov	r0, r7
 800d488:	f000 f80e 	bl	800d4a8 <__malloc_unlock>
 800d48c:	e797      	b.n	800d3be <_malloc_r+0x22>
 800d48e:	6025      	str	r5, [r4, #0]
 800d490:	e7dc      	b.n	800d44c <_malloc_r+0xb0>
 800d492:	605b      	str	r3, [r3, #4]
 800d494:	deff      	udf	#255	; 0xff
 800d496:	bf00      	nop
 800d498:	20000c4c 	.word	0x20000c4c

0800d49c <__malloc_lock>:
 800d49c:	4801      	ldr	r0, [pc, #4]	; (800d4a4 <__malloc_lock+0x8>)
 800d49e:	f000 b9aa 	b.w	800d7f6 <__retarget_lock_acquire_recursive>
 800d4a2:	bf00      	nop
 800d4a4:	20000d94 	.word	0x20000d94

0800d4a8 <__malloc_unlock>:
 800d4a8:	4801      	ldr	r0, [pc, #4]	; (800d4b0 <__malloc_unlock+0x8>)
 800d4aa:	f000 b9a5 	b.w	800d7f8 <__retarget_lock_release_recursive>
 800d4ae:	bf00      	nop
 800d4b0:	20000d94 	.word	0x20000d94

0800d4b4 <std>:
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	b510      	push	{r4, lr}
 800d4b8:	4604      	mov	r4, r0
 800d4ba:	e9c0 3300 	strd	r3, r3, [r0]
 800d4be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d4c2:	6083      	str	r3, [r0, #8]
 800d4c4:	8181      	strh	r1, [r0, #12]
 800d4c6:	6643      	str	r3, [r0, #100]	; 0x64
 800d4c8:	81c2      	strh	r2, [r0, #14]
 800d4ca:	6183      	str	r3, [r0, #24]
 800d4cc:	4619      	mov	r1, r3
 800d4ce:	2208      	movs	r2, #8
 800d4d0:	305c      	adds	r0, #92	; 0x5c
 800d4d2:	f000 f906 	bl	800d6e2 <memset>
 800d4d6:	4b0d      	ldr	r3, [pc, #52]	; (800d50c <std+0x58>)
 800d4d8:	6263      	str	r3, [r4, #36]	; 0x24
 800d4da:	4b0d      	ldr	r3, [pc, #52]	; (800d510 <std+0x5c>)
 800d4dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800d4de:	4b0d      	ldr	r3, [pc, #52]	; (800d514 <std+0x60>)
 800d4e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d4e2:	4b0d      	ldr	r3, [pc, #52]	; (800d518 <std+0x64>)
 800d4e4:	6323      	str	r3, [r4, #48]	; 0x30
 800d4e6:	4b0d      	ldr	r3, [pc, #52]	; (800d51c <std+0x68>)
 800d4e8:	6224      	str	r4, [r4, #32]
 800d4ea:	429c      	cmp	r4, r3
 800d4ec:	d006      	beq.n	800d4fc <std+0x48>
 800d4ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d4f2:	4294      	cmp	r4, r2
 800d4f4:	d002      	beq.n	800d4fc <std+0x48>
 800d4f6:	33d0      	adds	r3, #208	; 0xd0
 800d4f8:	429c      	cmp	r4, r3
 800d4fa:	d105      	bne.n	800d508 <std+0x54>
 800d4fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d504:	f000 b976 	b.w	800d7f4 <__retarget_lock_init_recursive>
 800d508:	bd10      	pop	{r4, pc}
 800d50a:	bf00      	nop
 800d50c:	0800d65d 	.word	0x0800d65d
 800d510:	0800d67f 	.word	0x0800d67f
 800d514:	0800d6b7 	.word	0x0800d6b7
 800d518:	0800d6db 	.word	0x0800d6db
 800d51c:	20000c54 	.word	0x20000c54

0800d520 <stdio_exit_handler>:
 800d520:	4a02      	ldr	r2, [pc, #8]	; (800d52c <stdio_exit_handler+0xc>)
 800d522:	4903      	ldr	r1, [pc, #12]	; (800d530 <stdio_exit_handler+0x10>)
 800d524:	4803      	ldr	r0, [pc, #12]	; (800d534 <stdio_exit_handler+0x14>)
 800d526:	f000 b869 	b.w	800d5fc <_fwalk_sglue>
 800d52a:	bf00      	nop
 800d52c:	2000002c 	.word	0x2000002c
 800d530:	0800df49 	.word	0x0800df49
 800d534:	20000038 	.word	0x20000038

0800d538 <cleanup_stdio>:
 800d538:	6841      	ldr	r1, [r0, #4]
 800d53a:	4b0c      	ldr	r3, [pc, #48]	; (800d56c <cleanup_stdio+0x34>)
 800d53c:	4299      	cmp	r1, r3
 800d53e:	b510      	push	{r4, lr}
 800d540:	4604      	mov	r4, r0
 800d542:	d001      	beq.n	800d548 <cleanup_stdio+0x10>
 800d544:	f000 fd00 	bl	800df48 <_fflush_r>
 800d548:	68a1      	ldr	r1, [r4, #8]
 800d54a:	4b09      	ldr	r3, [pc, #36]	; (800d570 <cleanup_stdio+0x38>)
 800d54c:	4299      	cmp	r1, r3
 800d54e:	d002      	beq.n	800d556 <cleanup_stdio+0x1e>
 800d550:	4620      	mov	r0, r4
 800d552:	f000 fcf9 	bl	800df48 <_fflush_r>
 800d556:	68e1      	ldr	r1, [r4, #12]
 800d558:	4b06      	ldr	r3, [pc, #24]	; (800d574 <cleanup_stdio+0x3c>)
 800d55a:	4299      	cmp	r1, r3
 800d55c:	d004      	beq.n	800d568 <cleanup_stdio+0x30>
 800d55e:	4620      	mov	r0, r4
 800d560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d564:	f000 bcf0 	b.w	800df48 <_fflush_r>
 800d568:	bd10      	pop	{r4, pc}
 800d56a:	bf00      	nop
 800d56c:	20000c54 	.word	0x20000c54
 800d570:	20000cbc 	.word	0x20000cbc
 800d574:	20000d24 	.word	0x20000d24

0800d578 <global_stdio_init.part.0>:
 800d578:	b510      	push	{r4, lr}
 800d57a:	4b0b      	ldr	r3, [pc, #44]	; (800d5a8 <global_stdio_init.part.0+0x30>)
 800d57c:	4c0b      	ldr	r4, [pc, #44]	; (800d5ac <global_stdio_init.part.0+0x34>)
 800d57e:	4a0c      	ldr	r2, [pc, #48]	; (800d5b0 <global_stdio_init.part.0+0x38>)
 800d580:	601a      	str	r2, [r3, #0]
 800d582:	4620      	mov	r0, r4
 800d584:	2200      	movs	r2, #0
 800d586:	2104      	movs	r1, #4
 800d588:	f7ff ff94 	bl	800d4b4 <std>
 800d58c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d590:	2201      	movs	r2, #1
 800d592:	2109      	movs	r1, #9
 800d594:	f7ff ff8e 	bl	800d4b4 <std>
 800d598:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d59c:	2202      	movs	r2, #2
 800d59e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5a2:	2112      	movs	r1, #18
 800d5a4:	f7ff bf86 	b.w	800d4b4 <std>
 800d5a8:	20000d8c 	.word	0x20000d8c
 800d5ac:	20000c54 	.word	0x20000c54
 800d5b0:	0800d521 	.word	0x0800d521

0800d5b4 <__sfp_lock_acquire>:
 800d5b4:	4801      	ldr	r0, [pc, #4]	; (800d5bc <__sfp_lock_acquire+0x8>)
 800d5b6:	f000 b91e 	b.w	800d7f6 <__retarget_lock_acquire_recursive>
 800d5ba:	bf00      	nop
 800d5bc:	20000d95 	.word	0x20000d95

0800d5c0 <__sfp_lock_release>:
 800d5c0:	4801      	ldr	r0, [pc, #4]	; (800d5c8 <__sfp_lock_release+0x8>)
 800d5c2:	f000 b919 	b.w	800d7f8 <__retarget_lock_release_recursive>
 800d5c6:	bf00      	nop
 800d5c8:	20000d95 	.word	0x20000d95

0800d5cc <__sinit>:
 800d5cc:	b510      	push	{r4, lr}
 800d5ce:	4604      	mov	r4, r0
 800d5d0:	f7ff fff0 	bl	800d5b4 <__sfp_lock_acquire>
 800d5d4:	6a23      	ldr	r3, [r4, #32]
 800d5d6:	b11b      	cbz	r3, 800d5e0 <__sinit+0x14>
 800d5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5dc:	f7ff bff0 	b.w	800d5c0 <__sfp_lock_release>
 800d5e0:	4b04      	ldr	r3, [pc, #16]	; (800d5f4 <__sinit+0x28>)
 800d5e2:	6223      	str	r3, [r4, #32]
 800d5e4:	4b04      	ldr	r3, [pc, #16]	; (800d5f8 <__sinit+0x2c>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d1f5      	bne.n	800d5d8 <__sinit+0xc>
 800d5ec:	f7ff ffc4 	bl	800d578 <global_stdio_init.part.0>
 800d5f0:	e7f2      	b.n	800d5d8 <__sinit+0xc>
 800d5f2:	bf00      	nop
 800d5f4:	0800d539 	.word	0x0800d539
 800d5f8:	20000d8c 	.word	0x20000d8c

0800d5fc <_fwalk_sglue>:
 800d5fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d600:	4607      	mov	r7, r0
 800d602:	4688      	mov	r8, r1
 800d604:	4614      	mov	r4, r2
 800d606:	2600      	movs	r6, #0
 800d608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d60c:	f1b9 0901 	subs.w	r9, r9, #1
 800d610:	d505      	bpl.n	800d61e <_fwalk_sglue+0x22>
 800d612:	6824      	ldr	r4, [r4, #0]
 800d614:	2c00      	cmp	r4, #0
 800d616:	d1f7      	bne.n	800d608 <_fwalk_sglue+0xc>
 800d618:	4630      	mov	r0, r6
 800d61a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d61e:	89ab      	ldrh	r3, [r5, #12]
 800d620:	2b01      	cmp	r3, #1
 800d622:	d907      	bls.n	800d634 <_fwalk_sglue+0x38>
 800d624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d628:	3301      	adds	r3, #1
 800d62a:	d003      	beq.n	800d634 <_fwalk_sglue+0x38>
 800d62c:	4629      	mov	r1, r5
 800d62e:	4638      	mov	r0, r7
 800d630:	47c0      	blx	r8
 800d632:	4306      	orrs	r6, r0
 800d634:	3568      	adds	r5, #104	; 0x68
 800d636:	e7e9      	b.n	800d60c <_fwalk_sglue+0x10>

0800d638 <iprintf>:
 800d638:	b40f      	push	{r0, r1, r2, r3}
 800d63a:	b507      	push	{r0, r1, r2, lr}
 800d63c:	4906      	ldr	r1, [pc, #24]	; (800d658 <iprintf+0x20>)
 800d63e:	ab04      	add	r3, sp, #16
 800d640:	6808      	ldr	r0, [r1, #0]
 800d642:	f853 2b04 	ldr.w	r2, [r3], #4
 800d646:	6881      	ldr	r1, [r0, #8]
 800d648:	9301      	str	r3, [sp, #4]
 800d64a:	f000 f94d 	bl	800d8e8 <_vfiprintf_r>
 800d64e:	b003      	add	sp, #12
 800d650:	f85d eb04 	ldr.w	lr, [sp], #4
 800d654:	b004      	add	sp, #16
 800d656:	4770      	bx	lr
 800d658:	20000084 	.word	0x20000084

0800d65c <__sread>:
 800d65c:	b510      	push	{r4, lr}
 800d65e:	460c      	mov	r4, r1
 800d660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d664:	f000 f868 	bl	800d738 <_read_r>
 800d668:	2800      	cmp	r0, #0
 800d66a:	bfab      	itete	ge
 800d66c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d66e:	89a3      	ldrhlt	r3, [r4, #12]
 800d670:	181b      	addge	r3, r3, r0
 800d672:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d676:	bfac      	ite	ge
 800d678:	6563      	strge	r3, [r4, #84]	; 0x54
 800d67a:	81a3      	strhlt	r3, [r4, #12]
 800d67c:	bd10      	pop	{r4, pc}

0800d67e <__swrite>:
 800d67e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d682:	461f      	mov	r7, r3
 800d684:	898b      	ldrh	r3, [r1, #12]
 800d686:	05db      	lsls	r3, r3, #23
 800d688:	4605      	mov	r5, r0
 800d68a:	460c      	mov	r4, r1
 800d68c:	4616      	mov	r6, r2
 800d68e:	d505      	bpl.n	800d69c <__swrite+0x1e>
 800d690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d694:	2302      	movs	r3, #2
 800d696:	2200      	movs	r2, #0
 800d698:	f000 f83c 	bl	800d714 <_lseek_r>
 800d69c:	89a3      	ldrh	r3, [r4, #12]
 800d69e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d6a6:	81a3      	strh	r3, [r4, #12]
 800d6a8:	4632      	mov	r2, r6
 800d6aa:	463b      	mov	r3, r7
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6b2:	f000 b863 	b.w	800d77c <_write_r>

0800d6b6 <__sseek>:
 800d6b6:	b510      	push	{r4, lr}
 800d6b8:	460c      	mov	r4, r1
 800d6ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6be:	f000 f829 	bl	800d714 <_lseek_r>
 800d6c2:	1c43      	adds	r3, r0, #1
 800d6c4:	89a3      	ldrh	r3, [r4, #12]
 800d6c6:	bf15      	itete	ne
 800d6c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d6ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d6ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d6d2:	81a3      	strheq	r3, [r4, #12]
 800d6d4:	bf18      	it	ne
 800d6d6:	81a3      	strhne	r3, [r4, #12]
 800d6d8:	bd10      	pop	{r4, pc}

0800d6da <__sclose>:
 800d6da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6de:	f000 b809 	b.w	800d6f4 <_close_r>

0800d6e2 <memset>:
 800d6e2:	4402      	add	r2, r0
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	4293      	cmp	r3, r2
 800d6e8:	d100      	bne.n	800d6ec <memset+0xa>
 800d6ea:	4770      	bx	lr
 800d6ec:	f803 1b01 	strb.w	r1, [r3], #1
 800d6f0:	e7f9      	b.n	800d6e6 <memset+0x4>
	...

0800d6f4 <_close_r>:
 800d6f4:	b538      	push	{r3, r4, r5, lr}
 800d6f6:	4d06      	ldr	r5, [pc, #24]	; (800d710 <_close_r+0x1c>)
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	4604      	mov	r4, r0
 800d6fc:	4608      	mov	r0, r1
 800d6fe:	602b      	str	r3, [r5, #0]
 800d700:	f7f4 f88b 	bl	800181a <_close>
 800d704:	1c43      	adds	r3, r0, #1
 800d706:	d102      	bne.n	800d70e <_close_r+0x1a>
 800d708:	682b      	ldr	r3, [r5, #0]
 800d70a:	b103      	cbz	r3, 800d70e <_close_r+0x1a>
 800d70c:	6023      	str	r3, [r4, #0]
 800d70e:	bd38      	pop	{r3, r4, r5, pc}
 800d710:	20000d90 	.word	0x20000d90

0800d714 <_lseek_r>:
 800d714:	b538      	push	{r3, r4, r5, lr}
 800d716:	4d07      	ldr	r5, [pc, #28]	; (800d734 <_lseek_r+0x20>)
 800d718:	4604      	mov	r4, r0
 800d71a:	4608      	mov	r0, r1
 800d71c:	4611      	mov	r1, r2
 800d71e:	2200      	movs	r2, #0
 800d720:	602a      	str	r2, [r5, #0]
 800d722:	461a      	mov	r2, r3
 800d724:	f7f4 f8a0 	bl	8001868 <_lseek>
 800d728:	1c43      	adds	r3, r0, #1
 800d72a:	d102      	bne.n	800d732 <_lseek_r+0x1e>
 800d72c:	682b      	ldr	r3, [r5, #0]
 800d72e:	b103      	cbz	r3, 800d732 <_lseek_r+0x1e>
 800d730:	6023      	str	r3, [r4, #0]
 800d732:	bd38      	pop	{r3, r4, r5, pc}
 800d734:	20000d90 	.word	0x20000d90

0800d738 <_read_r>:
 800d738:	b538      	push	{r3, r4, r5, lr}
 800d73a:	4d07      	ldr	r5, [pc, #28]	; (800d758 <_read_r+0x20>)
 800d73c:	4604      	mov	r4, r0
 800d73e:	4608      	mov	r0, r1
 800d740:	4611      	mov	r1, r2
 800d742:	2200      	movs	r2, #0
 800d744:	602a      	str	r2, [r5, #0]
 800d746:	461a      	mov	r2, r3
 800d748:	f7f4 f84a 	bl	80017e0 <_read>
 800d74c:	1c43      	adds	r3, r0, #1
 800d74e:	d102      	bne.n	800d756 <_read_r+0x1e>
 800d750:	682b      	ldr	r3, [r5, #0]
 800d752:	b103      	cbz	r3, 800d756 <_read_r+0x1e>
 800d754:	6023      	str	r3, [r4, #0]
 800d756:	bd38      	pop	{r3, r4, r5, pc}
 800d758:	20000d90 	.word	0x20000d90

0800d75c <_sbrk_r>:
 800d75c:	b538      	push	{r3, r4, r5, lr}
 800d75e:	4d06      	ldr	r5, [pc, #24]	; (800d778 <_sbrk_r+0x1c>)
 800d760:	2300      	movs	r3, #0
 800d762:	4604      	mov	r4, r0
 800d764:	4608      	mov	r0, r1
 800d766:	602b      	str	r3, [r5, #0]
 800d768:	f7f4 f88c 	bl	8001884 <_sbrk>
 800d76c:	1c43      	adds	r3, r0, #1
 800d76e:	d102      	bne.n	800d776 <_sbrk_r+0x1a>
 800d770:	682b      	ldr	r3, [r5, #0]
 800d772:	b103      	cbz	r3, 800d776 <_sbrk_r+0x1a>
 800d774:	6023      	str	r3, [r4, #0]
 800d776:	bd38      	pop	{r3, r4, r5, pc}
 800d778:	20000d90 	.word	0x20000d90

0800d77c <_write_r>:
 800d77c:	b538      	push	{r3, r4, r5, lr}
 800d77e:	4d07      	ldr	r5, [pc, #28]	; (800d79c <_write_r+0x20>)
 800d780:	4604      	mov	r4, r0
 800d782:	4608      	mov	r0, r1
 800d784:	4611      	mov	r1, r2
 800d786:	2200      	movs	r2, #0
 800d788:	602a      	str	r2, [r5, #0]
 800d78a:	461a      	mov	r2, r3
 800d78c:	f7f3 fc34 	bl	8000ff8 <_write>
 800d790:	1c43      	adds	r3, r0, #1
 800d792:	d102      	bne.n	800d79a <_write_r+0x1e>
 800d794:	682b      	ldr	r3, [r5, #0]
 800d796:	b103      	cbz	r3, 800d79a <_write_r+0x1e>
 800d798:	6023      	str	r3, [r4, #0]
 800d79a:	bd38      	pop	{r3, r4, r5, pc}
 800d79c:	20000d90 	.word	0x20000d90

0800d7a0 <__errno>:
 800d7a0:	4b01      	ldr	r3, [pc, #4]	; (800d7a8 <__errno+0x8>)
 800d7a2:	6818      	ldr	r0, [r3, #0]
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop
 800d7a8:	20000084 	.word	0x20000084

0800d7ac <__libc_init_array>:
 800d7ac:	b570      	push	{r4, r5, r6, lr}
 800d7ae:	4d0d      	ldr	r5, [pc, #52]	; (800d7e4 <__libc_init_array+0x38>)
 800d7b0:	4c0d      	ldr	r4, [pc, #52]	; (800d7e8 <__libc_init_array+0x3c>)
 800d7b2:	1b64      	subs	r4, r4, r5
 800d7b4:	10a4      	asrs	r4, r4, #2
 800d7b6:	2600      	movs	r6, #0
 800d7b8:	42a6      	cmp	r6, r4
 800d7ba:	d109      	bne.n	800d7d0 <__libc_init_array+0x24>
 800d7bc:	4d0b      	ldr	r5, [pc, #44]	; (800d7ec <__libc_init_array+0x40>)
 800d7be:	4c0c      	ldr	r4, [pc, #48]	; (800d7f0 <__libc_init_array+0x44>)
 800d7c0:	f000 fd04 	bl	800e1cc <_init>
 800d7c4:	1b64      	subs	r4, r4, r5
 800d7c6:	10a4      	asrs	r4, r4, #2
 800d7c8:	2600      	movs	r6, #0
 800d7ca:	42a6      	cmp	r6, r4
 800d7cc:	d105      	bne.n	800d7da <__libc_init_array+0x2e>
 800d7ce:	bd70      	pop	{r4, r5, r6, pc}
 800d7d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7d4:	4798      	blx	r3
 800d7d6:	3601      	adds	r6, #1
 800d7d8:	e7ee      	b.n	800d7b8 <__libc_init_array+0xc>
 800d7da:	f855 3b04 	ldr.w	r3, [r5], #4
 800d7de:	4798      	blx	r3
 800d7e0:	3601      	adds	r6, #1
 800d7e2:	e7f2      	b.n	800d7ca <__libc_init_array+0x1e>
 800d7e4:	0800e2d8 	.word	0x0800e2d8
 800d7e8:	0800e2d8 	.word	0x0800e2d8
 800d7ec:	0800e2d8 	.word	0x0800e2d8
 800d7f0:	0800e2dc 	.word	0x0800e2dc

0800d7f4 <__retarget_lock_init_recursive>:
 800d7f4:	4770      	bx	lr

0800d7f6 <__retarget_lock_acquire_recursive>:
 800d7f6:	4770      	bx	lr

0800d7f8 <__retarget_lock_release_recursive>:
 800d7f8:	4770      	bx	lr
	...

0800d7fc <_free_r>:
 800d7fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7fe:	2900      	cmp	r1, #0
 800d800:	d044      	beq.n	800d88c <_free_r+0x90>
 800d802:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d806:	9001      	str	r0, [sp, #4]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	f1a1 0404 	sub.w	r4, r1, #4
 800d80e:	bfb8      	it	lt
 800d810:	18e4      	addlt	r4, r4, r3
 800d812:	f7ff fe43 	bl	800d49c <__malloc_lock>
 800d816:	4a1e      	ldr	r2, [pc, #120]	; (800d890 <_free_r+0x94>)
 800d818:	9801      	ldr	r0, [sp, #4]
 800d81a:	6813      	ldr	r3, [r2, #0]
 800d81c:	b933      	cbnz	r3, 800d82c <_free_r+0x30>
 800d81e:	6063      	str	r3, [r4, #4]
 800d820:	6014      	str	r4, [r2, #0]
 800d822:	b003      	add	sp, #12
 800d824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d828:	f7ff be3e 	b.w	800d4a8 <__malloc_unlock>
 800d82c:	42a3      	cmp	r3, r4
 800d82e:	d908      	bls.n	800d842 <_free_r+0x46>
 800d830:	6825      	ldr	r5, [r4, #0]
 800d832:	1961      	adds	r1, r4, r5
 800d834:	428b      	cmp	r3, r1
 800d836:	bf01      	itttt	eq
 800d838:	6819      	ldreq	r1, [r3, #0]
 800d83a:	685b      	ldreq	r3, [r3, #4]
 800d83c:	1949      	addeq	r1, r1, r5
 800d83e:	6021      	streq	r1, [r4, #0]
 800d840:	e7ed      	b.n	800d81e <_free_r+0x22>
 800d842:	461a      	mov	r2, r3
 800d844:	685b      	ldr	r3, [r3, #4]
 800d846:	b10b      	cbz	r3, 800d84c <_free_r+0x50>
 800d848:	42a3      	cmp	r3, r4
 800d84a:	d9fa      	bls.n	800d842 <_free_r+0x46>
 800d84c:	6811      	ldr	r1, [r2, #0]
 800d84e:	1855      	adds	r5, r2, r1
 800d850:	42a5      	cmp	r5, r4
 800d852:	d10b      	bne.n	800d86c <_free_r+0x70>
 800d854:	6824      	ldr	r4, [r4, #0]
 800d856:	4421      	add	r1, r4
 800d858:	1854      	adds	r4, r2, r1
 800d85a:	42a3      	cmp	r3, r4
 800d85c:	6011      	str	r1, [r2, #0]
 800d85e:	d1e0      	bne.n	800d822 <_free_r+0x26>
 800d860:	681c      	ldr	r4, [r3, #0]
 800d862:	685b      	ldr	r3, [r3, #4]
 800d864:	6053      	str	r3, [r2, #4]
 800d866:	440c      	add	r4, r1
 800d868:	6014      	str	r4, [r2, #0]
 800d86a:	e7da      	b.n	800d822 <_free_r+0x26>
 800d86c:	d902      	bls.n	800d874 <_free_r+0x78>
 800d86e:	230c      	movs	r3, #12
 800d870:	6003      	str	r3, [r0, #0]
 800d872:	e7d6      	b.n	800d822 <_free_r+0x26>
 800d874:	6825      	ldr	r5, [r4, #0]
 800d876:	1961      	adds	r1, r4, r5
 800d878:	428b      	cmp	r3, r1
 800d87a:	bf04      	itt	eq
 800d87c:	6819      	ldreq	r1, [r3, #0]
 800d87e:	685b      	ldreq	r3, [r3, #4]
 800d880:	6063      	str	r3, [r4, #4]
 800d882:	bf04      	itt	eq
 800d884:	1949      	addeq	r1, r1, r5
 800d886:	6021      	streq	r1, [r4, #0]
 800d888:	6054      	str	r4, [r2, #4]
 800d88a:	e7ca      	b.n	800d822 <_free_r+0x26>
 800d88c:	b003      	add	sp, #12
 800d88e:	bd30      	pop	{r4, r5, pc}
 800d890:	20000c4c 	.word	0x20000c4c

0800d894 <__sfputc_r>:
 800d894:	6893      	ldr	r3, [r2, #8]
 800d896:	3b01      	subs	r3, #1
 800d898:	2b00      	cmp	r3, #0
 800d89a:	b410      	push	{r4}
 800d89c:	6093      	str	r3, [r2, #8]
 800d89e:	da08      	bge.n	800d8b2 <__sfputc_r+0x1e>
 800d8a0:	6994      	ldr	r4, [r2, #24]
 800d8a2:	42a3      	cmp	r3, r4
 800d8a4:	db01      	blt.n	800d8aa <__sfputc_r+0x16>
 800d8a6:	290a      	cmp	r1, #10
 800d8a8:	d103      	bne.n	800d8b2 <__sfputc_r+0x1e>
 800d8aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8ae:	f000 bb73 	b.w	800df98 <__swbuf_r>
 800d8b2:	6813      	ldr	r3, [r2, #0]
 800d8b4:	1c58      	adds	r0, r3, #1
 800d8b6:	6010      	str	r0, [r2, #0]
 800d8b8:	7019      	strb	r1, [r3, #0]
 800d8ba:	4608      	mov	r0, r1
 800d8bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8c0:	4770      	bx	lr

0800d8c2 <__sfputs_r>:
 800d8c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8c4:	4606      	mov	r6, r0
 800d8c6:	460f      	mov	r7, r1
 800d8c8:	4614      	mov	r4, r2
 800d8ca:	18d5      	adds	r5, r2, r3
 800d8cc:	42ac      	cmp	r4, r5
 800d8ce:	d101      	bne.n	800d8d4 <__sfputs_r+0x12>
 800d8d0:	2000      	movs	r0, #0
 800d8d2:	e007      	b.n	800d8e4 <__sfputs_r+0x22>
 800d8d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8d8:	463a      	mov	r2, r7
 800d8da:	4630      	mov	r0, r6
 800d8dc:	f7ff ffda 	bl	800d894 <__sfputc_r>
 800d8e0:	1c43      	adds	r3, r0, #1
 800d8e2:	d1f3      	bne.n	800d8cc <__sfputs_r+0xa>
 800d8e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8e8 <_vfiprintf_r>:
 800d8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ec:	460d      	mov	r5, r1
 800d8ee:	b09d      	sub	sp, #116	; 0x74
 800d8f0:	4614      	mov	r4, r2
 800d8f2:	4698      	mov	r8, r3
 800d8f4:	4606      	mov	r6, r0
 800d8f6:	b118      	cbz	r0, 800d900 <_vfiprintf_r+0x18>
 800d8f8:	6a03      	ldr	r3, [r0, #32]
 800d8fa:	b90b      	cbnz	r3, 800d900 <_vfiprintf_r+0x18>
 800d8fc:	f7ff fe66 	bl	800d5cc <__sinit>
 800d900:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d902:	07d9      	lsls	r1, r3, #31
 800d904:	d405      	bmi.n	800d912 <_vfiprintf_r+0x2a>
 800d906:	89ab      	ldrh	r3, [r5, #12]
 800d908:	059a      	lsls	r2, r3, #22
 800d90a:	d402      	bmi.n	800d912 <_vfiprintf_r+0x2a>
 800d90c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d90e:	f7ff ff72 	bl	800d7f6 <__retarget_lock_acquire_recursive>
 800d912:	89ab      	ldrh	r3, [r5, #12]
 800d914:	071b      	lsls	r3, r3, #28
 800d916:	d501      	bpl.n	800d91c <_vfiprintf_r+0x34>
 800d918:	692b      	ldr	r3, [r5, #16]
 800d91a:	b99b      	cbnz	r3, 800d944 <_vfiprintf_r+0x5c>
 800d91c:	4629      	mov	r1, r5
 800d91e:	4630      	mov	r0, r6
 800d920:	f000 fb78 	bl	800e014 <__swsetup_r>
 800d924:	b170      	cbz	r0, 800d944 <_vfiprintf_r+0x5c>
 800d926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d928:	07dc      	lsls	r4, r3, #31
 800d92a:	d504      	bpl.n	800d936 <_vfiprintf_r+0x4e>
 800d92c:	f04f 30ff 	mov.w	r0, #4294967295
 800d930:	b01d      	add	sp, #116	; 0x74
 800d932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d936:	89ab      	ldrh	r3, [r5, #12]
 800d938:	0598      	lsls	r0, r3, #22
 800d93a:	d4f7      	bmi.n	800d92c <_vfiprintf_r+0x44>
 800d93c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d93e:	f7ff ff5b 	bl	800d7f8 <__retarget_lock_release_recursive>
 800d942:	e7f3      	b.n	800d92c <_vfiprintf_r+0x44>
 800d944:	2300      	movs	r3, #0
 800d946:	9309      	str	r3, [sp, #36]	; 0x24
 800d948:	2320      	movs	r3, #32
 800d94a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d94e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d952:	2330      	movs	r3, #48	; 0x30
 800d954:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800db08 <_vfiprintf_r+0x220>
 800d958:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d95c:	f04f 0901 	mov.w	r9, #1
 800d960:	4623      	mov	r3, r4
 800d962:	469a      	mov	sl, r3
 800d964:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d968:	b10a      	cbz	r2, 800d96e <_vfiprintf_r+0x86>
 800d96a:	2a25      	cmp	r2, #37	; 0x25
 800d96c:	d1f9      	bne.n	800d962 <_vfiprintf_r+0x7a>
 800d96e:	ebba 0b04 	subs.w	fp, sl, r4
 800d972:	d00b      	beq.n	800d98c <_vfiprintf_r+0xa4>
 800d974:	465b      	mov	r3, fp
 800d976:	4622      	mov	r2, r4
 800d978:	4629      	mov	r1, r5
 800d97a:	4630      	mov	r0, r6
 800d97c:	f7ff ffa1 	bl	800d8c2 <__sfputs_r>
 800d980:	3001      	adds	r0, #1
 800d982:	f000 80a9 	beq.w	800dad8 <_vfiprintf_r+0x1f0>
 800d986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d988:	445a      	add	r2, fp
 800d98a:	9209      	str	r2, [sp, #36]	; 0x24
 800d98c:	f89a 3000 	ldrb.w	r3, [sl]
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 80a1 	beq.w	800dad8 <_vfiprintf_r+0x1f0>
 800d996:	2300      	movs	r3, #0
 800d998:	f04f 32ff 	mov.w	r2, #4294967295
 800d99c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9a0:	f10a 0a01 	add.w	sl, sl, #1
 800d9a4:	9304      	str	r3, [sp, #16]
 800d9a6:	9307      	str	r3, [sp, #28]
 800d9a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d9ac:	931a      	str	r3, [sp, #104]	; 0x68
 800d9ae:	4654      	mov	r4, sl
 800d9b0:	2205      	movs	r2, #5
 800d9b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9b6:	4854      	ldr	r0, [pc, #336]	; (800db08 <_vfiprintf_r+0x220>)
 800d9b8:	f7f2 fc0a 	bl	80001d0 <memchr>
 800d9bc:	9a04      	ldr	r2, [sp, #16]
 800d9be:	b9d8      	cbnz	r0, 800d9f8 <_vfiprintf_r+0x110>
 800d9c0:	06d1      	lsls	r1, r2, #27
 800d9c2:	bf44      	itt	mi
 800d9c4:	2320      	movmi	r3, #32
 800d9c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9ca:	0713      	lsls	r3, r2, #28
 800d9cc:	bf44      	itt	mi
 800d9ce:	232b      	movmi	r3, #43	; 0x2b
 800d9d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d9d8:	2b2a      	cmp	r3, #42	; 0x2a
 800d9da:	d015      	beq.n	800da08 <_vfiprintf_r+0x120>
 800d9dc:	9a07      	ldr	r2, [sp, #28]
 800d9de:	4654      	mov	r4, sl
 800d9e0:	2000      	movs	r0, #0
 800d9e2:	f04f 0c0a 	mov.w	ip, #10
 800d9e6:	4621      	mov	r1, r4
 800d9e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9ec:	3b30      	subs	r3, #48	; 0x30
 800d9ee:	2b09      	cmp	r3, #9
 800d9f0:	d94d      	bls.n	800da8e <_vfiprintf_r+0x1a6>
 800d9f2:	b1b0      	cbz	r0, 800da22 <_vfiprintf_r+0x13a>
 800d9f4:	9207      	str	r2, [sp, #28]
 800d9f6:	e014      	b.n	800da22 <_vfiprintf_r+0x13a>
 800d9f8:	eba0 0308 	sub.w	r3, r0, r8
 800d9fc:	fa09 f303 	lsl.w	r3, r9, r3
 800da00:	4313      	orrs	r3, r2
 800da02:	9304      	str	r3, [sp, #16]
 800da04:	46a2      	mov	sl, r4
 800da06:	e7d2      	b.n	800d9ae <_vfiprintf_r+0xc6>
 800da08:	9b03      	ldr	r3, [sp, #12]
 800da0a:	1d19      	adds	r1, r3, #4
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	9103      	str	r1, [sp, #12]
 800da10:	2b00      	cmp	r3, #0
 800da12:	bfbb      	ittet	lt
 800da14:	425b      	neglt	r3, r3
 800da16:	f042 0202 	orrlt.w	r2, r2, #2
 800da1a:	9307      	strge	r3, [sp, #28]
 800da1c:	9307      	strlt	r3, [sp, #28]
 800da1e:	bfb8      	it	lt
 800da20:	9204      	strlt	r2, [sp, #16]
 800da22:	7823      	ldrb	r3, [r4, #0]
 800da24:	2b2e      	cmp	r3, #46	; 0x2e
 800da26:	d10c      	bne.n	800da42 <_vfiprintf_r+0x15a>
 800da28:	7863      	ldrb	r3, [r4, #1]
 800da2a:	2b2a      	cmp	r3, #42	; 0x2a
 800da2c:	d134      	bne.n	800da98 <_vfiprintf_r+0x1b0>
 800da2e:	9b03      	ldr	r3, [sp, #12]
 800da30:	1d1a      	adds	r2, r3, #4
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	9203      	str	r2, [sp, #12]
 800da36:	2b00      	cmp	r3, #0
 800da38:	bfb8      	it	lt
 800da3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800da3e:	3402      	adds	r4, #2
 800da40:	9305      	str	r3, [sp, #20]
 800da42:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800db18 <_vfiprintf_r+0x230>
 800da46:	7821      	ldrb	r1, [r4, #0]
 800da48:	2203      	movs	r2, #3
 800da4a:	4650      	mov	r0, sl
 800da4c:	f7f2 fbc0 	bl	80001d0 <memchr>
 800da50:	b138      	cbz	r0, 800da62 <_vfiprintf_r+0x17a>
 800da52:	9b04      	ldr	r3, [sp, #16]
 800da54:	eba0 000a 	sub.w	r0, r0, sl
 800da58:	2240      	movs	r2, #64	; 0x40
 800da5a:	4082      	lsls	r2, r0
 800da5c:	4313      	orrs	r3, r2
 800da5e:	3401      	adds	r4, #1
 800da60:	9304      	str	r3, [sp, #16]
 800da62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da66:	4829      	ldr	r0, [pc, #164]	; (800db0c <_vfiprintf_r+0x224>)
 800da68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da6c:	2206      	movs	r2, #6
 800da6e:	f7f2 fbaf 	bl	80001d0 <memchr>
 800da72:	2800      	cmp	r0, #0
 800da74:	d03f      	beq.n	800daf6 <_vfiprintf_r+0x20e>
 800da76:	4b26      	ldr	r3, [pc, #152]	; (800db10 <_vfiprintf_r+0x228>)
 800da78:	bb1b      	cbnz	r3, 800dac2 <_vfiprintf_r+0x1da>
 800da7a:	9b03      	ldr	r3, [sp, #12]
 800da7c:	3307      	adds	r3, #7
 800da7e:	f023 0307 	bic.w	r3, r3, #7
 800da82:	3308      	adds	r3, #8
 800da84:	9303      	str	r3, [sp, #12]
 800da86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da88:	443b      	add	r3, r7
 800da8a:	9309      	str	r3, [sp, #36]	; 0x24
 800da8c:	e768      	b.n	800d960 <_vfiprintf_r+0x78>
 800da8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800da92:	460c      	mov	r4, r1
 800da94:	2001      	movs	r0, #1
 800da96:	e7a6      	b.n	800d9e6 <_vfiprintf_r+0xfe>
 800da98:	2300      	movs	r3, #0
 800da9a:	3401      	adds	r4, #1
 800da9c:	9305      	str	r3, [sp, #20]
 800da9e:	4619      	mov	r1, r3
 800daa0:	f04f 0c0a 	mov.w	ip, #10
 800daa4:	4620      	mov	r0, r4
 800daa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800daaa:	3a30      	subs	r2, #48	; 0x30
 800daac:	2a09      	cmp	r2, #9
 800daae:	d903      	bls.n	800dab8 <_vfiprintf_r+0x1d0>
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d0c6      	beq.n	800da42 <_vfiprintf_r+0x15a>
 800dab4:	9105      	str	r1, [sp, #20]
 800dab6:	e7c4      	b.n	800da42 <_vfiprintf_r+0x15a>
 800dab8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dabc:	4604      	mov	r4, r0
 800dabe:	2301      	movs	r3, #1
 800dac0:	e7f0      	b.n	800daa4 <_vfiprintf_r+0x1bc>
 800dac2:	ab03      	add	r3, sp, #12
 800dac4:	9300      	str	r3, [sp, #0]
 800dac6:	462a      	mov	r2, r5
 800dac8:	4b12      	ldr	r3, [pc, #72]	; (800db14 <_vfiprintf_r+0x22c>)
 800daca:	a904      	add	r1, sp, #16
 800dacc:	4630      	mov	r0, r6
 800dace:	f3af 8000 	nop.w
 800dad2:	4607      	mov	r7, r0
 800dad4:	1c78      	adds	r0, r7, #1
 800dad6:	d1d6      	bne.n	800da86 <_vfiprintf_r+0x19e>
 800dad8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dada:	07d9      	lsls	r1, r3, #31
 800dadc:	d405      	bmi.n	800daea <_vfiprintf_r+0x202>
 800dade:	89ab      	ldrh	r3, [r5, #12]
 800dae0:	059a      	lsls	r2, r3, #22
 800dae2:	d402      	bmi.n	800daea <_vfiprintf_r+0x202>
 800dae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dae6:	f7ff fe87 	bl	800d7f8 <__retarget_lock_release_recursive>
 800daea:	89ab      	ldrh	r3, [r5, #12]
 800daec:	065b      	lsls	r3, r3, #25
 800daee:	f53f af1d 	bmi.w	800d92c <_vfiprintf_r+0x44>
 800daf2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800daf4:	e71c      	b.n	800d930 <_vfiprintf_r+0x48>
 800daf6:	ab03      	add	r3, sp, #12
 800daf8:	9300      	str	r3, [sp, #0]
 800dafa:	462a      	mov	r2, r5
 800dafc:	4b05      	ldr	r3, [pc, #20]	; (800db14 <_vfiprintf_r+0x22c>)
 800dafe:	a904      	add	r1, sp, #16
 800db00:	4630      	mov	r0, r6
 800db02:	f000 f879 	bl	800dbf8 <_printf_i>
 800db06:	e7e4      	b.n	800dad2 <_vfiprintf_r+0x1ea>
 800db08:	0800e29c 	.word	0x0800e29c
 800db0c:	0800e2a6 	.word	0x0800e2a6
 800db10:	00000000 	.word	0x00000000
 800db14:	0800d8c3 	.word	0x0800d8c3
 800db18:	0800e2a2 	.word	0x0800e2a2

0800db1c <_printf_common>:
 800db1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db20:	4616      	mov	r6, r2
 800db22:	4699      	mov	r9, r3
 800db24:	688a      	ldr	r2, [r1, #8]
 800db26:	690b      	ldr	r3, [r1, #16]
 800db28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800db2c:	4293      	cmp	r3, r2
 800db2e:	bfb8      	it	lt
 800db30:	4613      	movlt	r3, r2
 800db32:	6033      	str	r3, [r6, #0]
 800db34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800db38:	4607      	mov	r7, r0
 800db3a:	460c      	mov	r4, r1
 800db3c:	b10a      	cbz	r2, 800db42 <_printf_common+0x26>
 800db3e:	3301      	adds	r3, #1
 800db40:	6033      	str	r3, [r6, #0]
 800db42:	6823      	ldr	r3, [r4, #0]
 800db44:	0699      	lsls	r1, r3, #26
 800db46:	bf42      	ittt	mi
 800db48:	6833      	ldrmi	r3, [r6, #0]
 800db4a:	3302      	addmi	r3, #2
 800db4c:	6033      	strmi	r3, [r6, #0]
 800db4e:	6825      	ldr	r5, [r4, #0]
 800db50:	f015 0506 	ands.w	r5, r5, #6
 800db54:	d106      	bne.n	800db64 <_printf_common+0x48>
 800db56:	f104 0a19 	add.w	sl, r4, #25
 800db5a:	68e3      	ldr	r3, [r4, #12]
 800db5c:	6832      	ldr	r2, [r6, #0]
 800db5e:	1a9b      	subs	r3, r3, r2
 800db60:	42ab      	cmp	r3, r5
 800db62:	dc26      	bgt.n	800dbb2 <_printf_common+0x96>
 800db64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800db68:	1e13      	subs	r3, r2, #0
 800db6a:	6822      	ldr	r2, [r4, #0]
 800db6c:	bf18      	it	ne
 800db6e:	2301      	movne	r3, #1
 800db70:	0692      	lsls	r2, r2, #26
 800db72:	d42b      	bmi.n	800dbcc <_printf_common+0xb0>
 800db74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800db78:	4649      	mov	r1, r9
 800db7a:	4638      	mov	r0, r7
 800db7c:	47c0      	blx	r8
 800db7e:	3001      	adds	r0, #1
 800db80:	d01e      	beq.n	800dbc0 <_printf_common+0xa4>
 800db82:	6823      	ldr	r3, [r4, #0]
 800db84:	6922      	ldr	r2, [r4, #16]
 800db86:	f003 0306 	and.w	r3, r3, #6
 800db8a:	2b04      	cmp	r3, #4
 800db8c:	bf02      	ittt	eq
 800db8e:	68e5      	ldreq	r5, [r4, #12]
 800db90:	6833      	ldreq	r3, [r6, #0]
 800db92:	1aed      	subeq	r5, r5, r3
 800db94:	68a3      	ldr	r3, [r4, #8]
 800db96:	bf0c      	ite	eq
 800db98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800db9c:	2500      	movne	r5, #0
 800db9e:	4293      	cmp	r3, r2
 800dba0:	bfc4      	itt	gt
 800dba2:	1a9b      	subgt	r3, r3, r2
 800dba4:	18ed      	addgt	r5, r5, r3
 800dba6:	2600      	movs	r6, #0
 800dba8:	341a      	adds	r4, #26
 800dbaa:	42b5      	cmp	r5, r6
 800dbac:	d11a      	bne.n	800dbe4 <_printf_common+0xc8>
 800dbae:	2000      	movs	r0, #0
 800dbb0:	e008      	b.n	800dbc4 <_printf_common+0xa8>
 800dbb2:	2301      	movs	r3, #1
 800dbb4:	4652      	mov	r2, sl
 800dbb6:	4649      	mov	r1, r9
 800dbb8:	4638      	mov	r0, r7
 800dbba:	47c0      	blx	r8
 800dbbc:	3001      	adds	r0, #1
 800dbbe:	d103      	bne.n	800dbc8 <_printf_common+0xac>
 800dbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbc8:	3501      	adds	r5, #1
 800dbca:	e7c6      	b.n	800db5a <_printf_common+0x3e>
 800dbcc:	18e1      	adds	r1, r4, r3
 800dbce:	1c5a      	adds	r2, r3, #1
 800dbd0:	2030      	movs	r0, #48	; 0x30
 800dbd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dbd6:	4422      	add	r2, r4
 800dbd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dbdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dbe0:	3302      	adds	r3, #2
 800dbe2:	e7c7      	b.n	800db74 <_printf_common+0x58>
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	4622      	mov	r2, r4
 800dbe8:	4649      	mov	r1, r9
 800dbea:	4638      	mov	r0, r7
 800dbec:	47c0      	blx	r8
 800dbee:	3001      	adds	r0, #1
 800dbf0:	d0e6      	beq.n	800dbc0 <_printf_common+0xa4>
 800dbf2:	3601      	adds	r6, #1
 800dbf4:	e7d9      	b.n	800dbaa <_printf_common+0x8e>
	...

0800dbf8 <_printf_i>:
 800dbf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbfc:	7e0f      	ldrb	r7, [r1, #24]
 800dbfe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dc00:	2f78      	cmp	r7, #120	; 0x78
 800dc02:	4691      	mov	r9, r2
 800dc04:	4680      	mov	r8, r0
 800dc06:	460c      	mov	r4, r1
 800dc08:	469a      	mov	sl, r3
 800dc0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dc0e:	d807      	bhi.n	800dc20 <_printf_i+0x28>
 800dc10:	2f62      	cmp	r7, #98	; 0x62
 800dc12:	d80a      	bhi.n	800dc2a <_printf_i+0x32>
 800dc14:	2f00      	cmp	r7, #0
 800dc16:	f000 80d4 	beq.w	800ddc2 <_printf_i+0x1ca>
 800dc1a:	2f58      	cmp	r7, #88	; 0x58
 800dc1c:	f000 80c0 	beq.w	800dda0 <_printf_i+0x1a8>
 800dc20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dc24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dc28:	e03a      	b.n	800dca0 <_printf_i+0xa8>
 800dc2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dc2e:	2b15      	cmp	r3, #21
 800dc30:	d8f6      	bhi.n	800dc20 <_printf_i+0x28>
 800dc32:	a101      	add	r1, pc, #4	; (adr r1, 800dc38 <_printf_i+0x40>)
 800dc34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dc38:	0800dc91 	.word	0x0800dc91
 800dc3c:	0800dca5 	.word	0x0800dca5
 800dc40:	0800dc21 	.word	0x0800dc21
 800dc44:	0800dc21 	.word	0x0800dc21
 800dc48:	0800dc21 	.word	0x0800dc21
 800dc4c:	0800dc21 	.word	0x0800dc21
 800dc50:	0800dca5 	.word	0x0800dca5
 800dc54:	0800dc21 	.word	0x0800dc21
 800dc58:	0800dc21 	.word	0x0800dc21
 800dc5c:	0800dc21 	.word	0x0800dc21
 800dc60:	0800dc21 	.word	0x0800dc21
 800dc64:	0800dda9 	.word	0x0800dda9
 800dc68:	0800dcd1 	.word	0x0800dcd1
 800dc6c:	0800dd63 	.word	0x0800dd63
 800dc70:	0800dc21 	.word	0x0800dc21
 800dc74:	0800dc21 	.word	0x0800dc21
 800dc78:	0800ddcb 	.word	0x0800ddcb
 800dc7c:	0800dc21 	.word	0x0800dc21
 800dc80:	0800dcd1 	.word	0x0800dcd1
 800dc84:	0800dc21 	.word	0x0800dc21
 800dc88:	0800dc21 	.word	0x0800dc21
 800dc8c:	0800dd6b 	.word	0x0800dd6b
 800dc90:	682b      	ldr	r3, [r5, #0]
 800dc92:	1d1a      	adds	r2, r3, #4
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	602a      	str	r2, [r5, #0]
 800dc98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dc9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dca0:	2301      	movs	r3, #1
 800dca2:	e09f      	b.n	800dde4 <_printf_i+0x1ec>
 800dca4:	6820      	ldr	r0, [r4, #0]
 800dca6:	682b      	ldr	r3, [r5, #0]
 800dca8:	0607      	lsls	r7, r0, #24
 800dcaa:	f103 0104 	add.w	r1, r3, #4
 800dcae:	6029      	str	r1, [r5, #0]
 800dcb0:	d501      	bpl.n	800dcb6 <_printf_i+0xbe>
 800dcb2:	681e      	ldr	r6, [r3, #0]
 800dcb4:	e003      	b.n	800dcbe <_printf_i+0xc6>
 800dcb6:	0646      	lsls	r6, r0, #25
 800dcb8:	d5fb      	bpl.n	800dcb2 <_printf_i+0xba>
 800dcba:	f9b3 6000 	ldrsh.w	r6, [r3]
 800dcbe:	2e00      	cmp	r6, #0
 800dcc0:	da03      	bge.n	800dcca <_printf_i+0xd2>
 800dcc2:	232d      	movs	r3, #45	; 0x2d
 800dcc4:	4276      	negs	r6, r6
 800dcc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcca:	485a      	ldr	r0, [pc, #360]	; (800de34 <_printf_i+0x23c>)
 800dccc:	230a      	movs	r3, #10
 800dcce:	e012      	b.n	800dcf6 <_printf_i+0xfe>
 800dcd0:	682b      	ldr	r3, [r5, #0]
 800dcd2:	6820      	ldr	r0, [r4, #0]
 800dcd4:	1d19      	adds	r1, r3, #4
 800dcd6:	6029      	str	r1, [r5, #0]
 800dcd8:	0605      	lsls	r5, r0, #24
 800dcda:	d501      	bpl.n	800dce0 <_printf_i+0xe8>
 800dcdc:	681e      	ldr	r6, [r3, #0]
 800dcde:	e002      	b.n	800dce6 <_printf_i+0xee>
 800dce0:	0641      	lsls	r1, r0, #25
 800dce2:	d5fb      	bpl.n	800dcdc <_printf_i+0xe4>
 800dce4:	881e      	ldrh	r6, [r3, #0]
 800dce6:	4853      	ldr	r0, [pc, #332]	; (800de34 <_printf_i+0x23c>)
 800dce8:	2f6f      	cmp	r7, #111	; 0x6f
 800dcea:	bf0c      	ite	eq
 800dcec:	2308      	moveq	r3, #8
 800dcee:	230a      	movne	r3, #10
 800dcf0:	2100      	movs	r1, #0
 800dcf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dcf6:	6865      	ldr	r5, [r4, #4]
 800dcf8:	60a5      	str	r5, [r4, #8]
 800dcfa:	2d00      	cmp	r5, #0
 800dcfc:	bfa2      	ittt	ge
 800dcfe:	6821      	ldrge	r1, [r4, #0]
 800dd00:	f021 0104 	bicge.w	r1, r1, #4
 800dd04:	6021      	strge	r1, [r4, #0]
 800dd06:	b90e      	cbnz	r6, 800dd0c <_printf_i+0x114>
 800dd08:	2d00      	cmp	r5, #0
 800dd0a:	d04b      	beq.n	800dda4 <_printf_i+0x1ac>
 800dd0c:	4615      	mov	r5, r2
 800dd0e:	fbb6 f1f3 	udiv	r1, r6, r3
 800dd12:	fb03 6711 	mls	r7, r3, r1, r6
 800dd16:	5dc7      	ldrb	r7, [r0, r7]
 800dd18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dd1c:	4637      	mov	r7, r6
 800dd1e:	42bb      	cmp	r3, r7
 800dd20:	460e      	mov	r6, r1
 800dd22:	d9f4      	bls.n	800dd0e <_printf_i+0x116>
 800dd24:	2b08      	cmp	r3, #8
 800dd26:	d10b      	bne.n	800dd40 <_printf_i+0x148>
 800dd28:	6823      	ldr	r3, [r4, #0]
 800dd2a:	07de      	lsls	r6, r3, #31
 800dd2c:	d508      	bpl.n	800dd40 <_printf_i+0x148>
 800dd2e:	6923      	ldr	r3, [r4, #16]
 800dd30:	6861      	ldr	r1, [r4, #4]
 800dd32:	4299      	cmp	r1, r3
 800dd34:	bfde      	ittt	le
 800dd36:	2330      	movle	r3, #48	; 0x30
 800dd38:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dd3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dd40:	1b52      	subs	r2, r2, r5
 800dd42:	6122      	str	r2, [r4, #16]
 800dd44:	f8cd a000 	str.w	sl, [sp]
 800dd48:	464b      	mov	r3, r9
 800dd4a:	aa03      	add	r2, sp, #12
 800dd4c:	4621      	mov	r1, r4
 800dd4e:	4640      	mov	r0, r8
 800dd50:	f7ff fee4 	bl	800db1c <_printf_common>
 800dd54:	3001      	adds	r0, #1
 800dd56:	d14a      	bne.n	800ddee <_printf_i+0x1f6>
 800dd58:	f04f 30ff 	mov.w	r0, #4294967295
 800dd5c:	b004      	add	sp, #16
 800dd5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd62:	6823      	ldr	r3, [r4, #0]
 800dd64:	f043 0320 	orr.w	r3, r3, #32
 800dd68:	6023      	str	r3, [r4, #0]
 800dd6a:	4833      	ldr	r0, [pc, #204]	; (800de38 <_printf_i+0x240>)
 800dd6c:	2778      	movs	r7, #120	; 0x78
 800dd6e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800dd72:	6823      	ldr	r3, [r4, #0]
 800dd74:	6829      	ldr	r1, [r5, #0]
 800dd76:	061f      	lsls	r7, r3, #24
 800dd78:	f851 6b04 	ldr.w	r6, [r1], #4
 800dd7c:	d402      	bmi.n	800dd84 <_printf_i+0x18c>
 800dd7e:	065f      	lsls	r7, r3, #25
 800dd80:	bf48      	it	mi
 800dd82:	b2b6      	uxthmi	r6, r6
 800dd84:	07df      	lsls	r7, r3, #31
 800dd86:	bf48      	it	mi
 800dd88:	f043 0320 	orrmi.w	r3, r3, #32
 800dd8c:	6029      	str	r1, [r5, #0]
 800dd8e:	bf48      	it	mi
 800dd90:	6023      	strmi	r3, [r4, #0]
 800dd92:	b91e      	cbnz	r6, 800dd9c <_printf_i+0x1a4>
 800dd94:	6823      	ldr	r3, [r4, #0]
 800dd96:	f023 0320 	bic.w	r3, r3, #32
 800dd9a:	6023      	str	r3, [r4, #0]
 800dd9c:	2310      	movs	r3, #16
 800dd9e:	e7a7      	b.n	800dcf0 <_printf_i+0xf8>
 800dda0:	4824      	ldr	r0, [pc, #144]	; (800de34 <_printf_i+0x23c>)
 800dda2:	e7e4      	b.n	800dd6e <_printf_i+0x176>
 800dda4:	4615      	mov	r5, r2
 800dda6:	e7bd      	b.n	800dd24 <_printf_i+0x12c>
 800dda8:	682b      	ldr	r3, [r5, #0]
 800ddaa:	6826      	ldr	r6, [r4, #0]
 800ddac:	6961      	ldr	r1, [r4, #20]
 800ddae:	1d18      	adds	r0, r3, #4
 800ddb0:	6028      	str	r0, [r5, #0]
 800ddb2:	0635      	lsls	r5, r6, #24
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	d501      	bpl.n	800ddbc <_printf_i+0x1c4>
 800ddb8:	6019      	str	r1, [r3, #0]
 800ddba:	e002      	b.n	800ddc2 <_printf_i+0x1ca>
 800ddbc:	0670      	lsls	r0, r6, #25
 800ddbe:	d5fb      	bpl.n	800ddb8 <_printf_i+0x1c0>
 800ddc0:	8019      	strh	r1, [r3, #0]
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	6123      	str	r3, [r4, #16]
 800ddc6:	4615      	mov	r5, r2
 800ddc8:	e7bc      	b.n	800dd44 <_printf_i+0x14c>
 800ddca:	682b      	ldr	r3, [r5, #0]
 800ddcc:	1d1a      	adds	r2, r3, #4
 800ddce:	602a      	str	r2, [r5, #0]
 800ddd0:	681d      	ldr	r5, [r3, #0]
 800ddd2:	6862      	ldr	r2, [r4, #4]
 800ddd4:	2100      	movs	r1, #0
 800ddd6:	4628      	mov	r0, r5
 800ddd8:	f7f2 f9fa 	bl	80001d0 <memchr>
 800dddc:	b108      	cbz	r0, 800dde2 <_printf_i+0x1ea>
 800ddde:	1b40      	subs	r0, r0, r5
 800dde0:	6060      	str	r0, [r4, #4]
 800dde2:	6863      	ldr	r3, [r4, #4]
 800dde4:	6123      	str	r3, [r4, #16]
 800dde6:	2300      	movs	r3, #0
 800dde8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ddec:	e7aa      	b.n	800dd44 <_printf_i+0x14c>
 800ddee:	6923      	ldr	r3, [r4, #16]
 800ddf0:	462a      	mov	r2, r5
 800ddf2:	4649      	mov	r1, r9
 800ddf4:	4640      	mov	r0, r8
 800ddf6:	47d0      	blx	sl
 800ddf8:	3001      	adds	r0, #1
 800ddfa:	d0ad      	beq.n	800dd58 <_printf_i+0x160>
 800ddfc:	6823      	ldr	r3, [r4, #0]
 800ddfe:	079b      	lsls	r3, r3, #30
 800de00:	d413      	bmi.n	800de2a <_printf_i+0x232>
 800de02:	68e0      	ldr	r0, [r4, #12]
 800de04:	9b03      	ldr	r3, [sp, #12]
 800de06:	4298      	cmp	r0, r3
 800de08:	bfb8      	it	lt
 800de0a:	4618      	movlt	r0, r3
 800de0c:	e7a6      	b.n	800dd5c <_printf_i+0x164>
 800de0e:	2301      	movs	r3, #1
 800de10:	4632      	mov	r2, r6
 800de12:	4649      	mov	r1, r9
 800de14:	4640      	mov	r0, r8
 800de16:	47d0      	blx	sl
 800de18:	3001      	adds	r0, #1
 800de1a:	d09d      	beq.n	800dd58 <_printf_i+0x160>
 800de1c:	3501      	adds	r5, #1
 800de1e:	68e3      	ldr	r3, [r4, #12]
 800de20:	9903      	ldr	r1, [sp, #12]
 800de22:	1a5b      	subs	r3, r3, r1
 800de24:	42ab      	cmp	r3, r5
 800de26:	dcf2      	bgt.n	800de0e <_printf_i+0x216>
 800de28:	e7eb      	b.n	800de02 <_printf_i+0x20a>
 800de2a:	2500      	movs	r5, #0
 800de2c:	f104 0619 	add.w	r6, r4, #25
 800de30:	e7f5      	b.n	800de1e <_printf_i+0x226>
 800de32:	bf00      	nop
 800de34:	0800e2ad 	.word	0x0800e2ad
 800de38:	0800e2be 	.word	0x0800e2be

0800de3c <__sflush_r>:
 800de3c:	898a      	ldrh	r2, [r1, #12]
 800de3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de42:	4605      	mov	r5, r0
 800de44:	0710      	lsls	r0, r2, #28
 800de46:	460c      	mov	r4, r1
 800de48:	d458      	bmi.n	800defc <__sflush_r+0xc0>
 800de4a:	684b      	ldr	r3, [r1, #4]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	dc05      	bgt.n	800de5c <__sflush_r+0x20>
 800de50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800de52:	2b00      	cmp	r3, #0
 800de54:	dc02      	bgt.n	800de5c <__sflush_r+0x20>
 800de56:	2000      	movs	r0, #0
 800de58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800de5e:	2e00      	cmp	r6, #0
 800de60:	d0f9      	beq.n	800de56 <__sflush_r+0x1a>
 800de62:	2300      	movs	r3, #0
 800de64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800de68:	682f      	ldr	r7, [r5, #0]
 800de6a:	6a21      	ldr	r1, [r4, #32]
 800de6c:	602b      	str	r3, [r5, #0]
 800de6e:	d032      	beq.n	800ded6 <__sflush_r+0x9a>
 800de70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800de72:	89a3      	ldrh	r3, [r4, #12]
 800de74:	075a      	lsls	r2, r3, #29
 800de76:	d505      	bpl.n	800de84 <__sflush_r+0x48>
 800de78:	6863      	ldr	r3, [r4, #4]
 800de7a:	1ac0      	subs	r0, r0, r3
 800de7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800de7e:	b10b      	cbz	r3, 800de84 <__sflush_r+0x48>
 800de80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800de82:	1ac0      	subs	r0, r0, r3
 800de84:	2300      	movs	r3, #0
 800de86:	4602      	mov	r2, r0
 800de88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800de8a:	6a21      	ldr	r1, [r4, #32]
 800de8c:	4628      	mov	r0, r5
 800de8e:	47b0      	blx	r6
 800de90:	1c43      	adds	r3, r0, #1
 800de92:	89a3      	ldrh	r3, [r4, #12]
 800de94:	d106      	bne.n	800dea4 <__sflush_r+0x68>
 800de96:	6829      	ldr	r1, [r5, #0]
 800de98:	291d      	cmp	r1, #29
 800de9a:	d82b      	bhi.n	800def4 <__sflush_r+0xb8>
 800de9c:	4a29      	ldr	r2, [pc, #164]	; (800df44 <__sflush_r+0x108>)
 800de9e:	410a      	asrs	r2, r1
 800dea0:	07d6      	lsls	r6, r2, #31
 800dea2:	d427      	bmi.n	800def4 <__sflush_r+0xb8>
 800dea4:	2200      	movs	r2, #0
 800dea6:	6062      	str	r2, [r4, #4]
 800dea8:	04d9      	lsls	r1, r3, #19
 800deaa:	6922      	ldr	r2, [r4, #16]
 800deac:	6022      	str	r2, [r4, #0]
 800deae:	d504      	bpl.n	800deba <__sflush_r+0x7e>
 800deb0:	1c42      	adds	r2, r0, #1
 800deb2:	d101      	bne.n	800deb8 <__sflush_r+0x7c>
 800deb4:	682b      	ldr	r3, [r5, #0]
 800deb6:	b903      	cbnz	r3, 800deba <__sflush_r+0x7e>
 800deb8:	6560      	str	r0, [r4, #84]	; 0x54
 800deba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800debc:	602f      	str	r7, [r5, #0]
 800debe:	2900      	cmp	r1, #0
 800dec0:	d0c9      	beq.n	800de56 <__sflush_r+0x1a>
 800dec2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dec6:	4299      	cmp	r1, r3
 800dec8:	d002      	beq.n	800ded0 <__sflush_r+0x94>
 800deca:	4628      	mov	r0, r5
 800decc:	f7ff fc96 	bl	800d7fc <_free_r>
 800ded0:	2000      	movs	r0, #0
 800ded2:	6360      	str	r0, [r4, #52]	; 0x34
 800ded4:	e7c0      	b.n	800de58 <__sflush_r+0x1c>
 800ded6:	2301      	movs	r3, #1
 800ded8:	4628      	mov	r0, r5
 800deda:	47b0      	blx	r6
 800dedc:	1c41      	adds	r1, r0, #1
 800dede:	d1c8      	bne.n	800de72 <__sflush_r+0x36>
 800dee0:	682b      	ldr	r3, [r5, #0]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d0c5      	beq.n	800de72 <__sflush_r+0x36>
 800dee6:	2b1d      	cmp	r3, #29
 800dee8:	d001      	beq.n	800deee <__sflush_r+0xb2>
 800deea:	2b16      	cmp	r3, #22
 800deec:	d101      	bne.n	800def2 <__sflush_r+0xb6>
 800deee:	602f      	str	r7, [r5, #0]
 800def0:	e7b1      	b.n	800de56 <__sflush_r+0x1a>
 800def2:	89a3      	ldrh	r3, [r4, #12]
 800def4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800def8:	81a3      	strh	r3, [r4, #12]
 800defa:	e7ad      	b.n	800de58 <__sflush_r+0x1c>
 800defc:	690f      	ldr	r7, [r1, #16]
 800defe:	2f00      	cmp	r7, #0
 800df00:	d0a9      	beq.n	800de56 <__sflush_r+0x1a>
 800df02:	0793      	lsls	r3, r2, #30
 800df04:	680e      	ldr	r6, [r1, #0]
 800df06:	bf08      	it	eq
 800df08:	694b      	ldreq	r3, [r1, #20]
 800df0a:	600f      	str	r7, [r1, #0]
 800df0c:	bf18      	it	ne
 800df0e:	2300      	movne	r3, #0
 800df10:	eba6 0807 	sub.w	r8, r6, r7
 800df14:	608b      	str	r3, [r1, #8]
 800df16:	f1b8 0f00 	cmp.w	r8, #0
 800df1a:	dd9c      	ble.n	800de56 <__sflush_r+0x1a>
 800df1c:	6a21      	ldr	r1, [r4, #32]
 800df1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800df20:	4643      	mov	r3, r8
 800df22:	463a      	mov	r2, r7
 800df24:	4628      	mov	r0, r5
 800df26:	47b0      	blx	r6
 800df28:	2800      	cmp	r0, #0
 800df2a:	dc06      	bgt.n	800df3a <__sflush_r+0xfe>
 800df2c:	89a3      	ldrh	r3, [r4, #12]
 800df2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df32:	81a3      	strh	r3, [r4, #12]
 800df34:	f04f 30ff 	mov.w	r0, #4294967295
 800df38:	e78e      	b.n	800de58 <__sflush_r+0x1c>
 800df3a:	4407      	add	r7, r0
 800df3c:	eba8 0800 	sub.w	r8, r8, r0
 800df40:	e7e9      	b.n	800df16 <__sflush_r+0xda>
 800df42:	bf00      	nop
 800df44:	dfbffffe 	.word	0xdfbffffe

0800df48 <_fflush_r>:
 800df48:	b538      	push	{r3, r4, r5, lr}
 800df4a:	690b      	ldr	r3, [r1, #16]
 800df4c:	4605      	mov	r5, r0
 800df4e:	460c      	mov	r4, r1
 800df50:	b913      	cbnz	r3, 800df58 <_fflush_r+0x10>
 800df52:	2500      	movs	r5, #0
 800df54:	4628      	mov	r0, r5
 800df56:	bd38      	pop	{r3, r4, r5, pc}
 800df58:	b118      	cbz	r0, 800df62 <_fflush_r+0x1a>
 800df5a:	6a03      	ldr	r3, [r0, #32]
 800df5c:	b90b      	cbnz	r3, 800df62 <_fflush_r+0x1a>
 800df5e:	f7ff fb35 	bl	800d5cc <__sinit>
 800df62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d0f3      	beq.n	800df52 <_fflush_r+0xa>
 800df6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800df6c:	07d0      	lsls	r0, r2, #31
 800df6e:	d404      	bmi.n	800df7a <_fflush_r+0x32>
 800df70:	0599      	lsls	r1, r3, #22
 800df72:	d402      	bmi.n	800df7a <_fflush_r+0x32>
 800df74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df76:	f7ff fc3e 	bl	800d7f6 <__retarget_lock_acquire_recursive>
 800df7a:	4628      	mov	r0, r5
 800df7c:	4621      	mov	r1, r4
 800df7e:	f7ff ff5d 	bl	800de3c <__sflush_r>
 800df82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df84:	07da      	lsls	r2, r3, #31
 800df86:	4605      	mov	r5, r0
 800df88:	d4e4      	bmi.n	800df54 <_fflush_r+0xc>
 800df8a:	89a3      	ldrh	r3, [r4, #12]
 800df8c:	059b      	lsls	r3, r3, #22
 800df8e:	d4e1      	bmi.n	800df54 <_fflush_r+0xc>
 800df90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df92:	f7ff fc31 	bl	800d7f8 <__retarget_lock_release_recursive>
 800df96:	e7dd      	b.n	800df54 <_fflush_r+0xc>

0800df98 <__swbuf_r>:
 800df98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df9a:	460e      	mov	r6, r1
 800df9c:	4614      	mov	r4, r2
 800df9e:	4605      	mov	r5, r0
 800dfa0:	b118      	cbz	r0, 800dfaa <__swbuf_r+0x12>
 800dfa2:	6a03      	ldr	r3, [r0, #32]
 800dfa4:	b90b      	cbnz	r3, 800dfaa <__swbuf_r+0x12>
 800dfa6:	f7ff fb11 	bl	800d5cc <__sinit>
 800dfaa:	69a3      	ldr	r3, [r4, #24]
 800dfac:	60a3      	str	r3, [r4, #8]
 800dfae:	89a3      	ldrh	r3, [r4, #12]
 800dfb0:	071a      	lsls	r2, r3, #28
 800dfb2:	d525      	bpl.n	800e000 <__swbuf_r+0x68>
 800dfb4:	6923      	ldr	r3, [r4, #16]
 800dfb6:	b31b      	cbz	r3, 800e000 <__swbuf_r+0x68>
 800dfb8:	6823      	ldr	r3, [r4, #0]
 800dfba:	6922      	ldr	r2, [r4, #16]
 800dfbc:	1a98      	subs	r0, r3, r2
 800dfbe:	6963      	ldr	r3, [r4, #20]
 800dfc0:	b2f6      	uxtb	r6, r6
 800dfc2:	4283      	cmp	r3, r0
 800dfc4:	4637      	mov	r7, r6
 800dfc6:	dc04      	bgt.n	800dfd2 <__swbuf_r+0x3a>
 800dfc8:	4621      	mov	r1, r4
 800dfca:	4628      	mov	r0, r5
 800dfcc:	f7ff ffbc 	bl	800df48 <_fflush_r>
 800dfd0:	b9e0      	cbnz	r0, 800e00c <__swbuf_r+0x74>
 800dfd2:	68a3      	ldr	r3, [r4, #8]
 800dfd4:	3b01      	subs	r3, #1
 800dfd6:	60a3      	str	r3, [r4, #8]
 800dfd8:	6823      	ldr	r3, [r4, #0]
 800dfda:	1c5a      	adds	r2, r3, #1
 800dfdc:	6022      	str	r2, [r4, #0]
 800dfde:	701e      	strb	r6, [r3, #0]
 800dfe0:	6962      	ldr	r2, [r4, #20]
 800dfe2:	1c43      	adds	r3, r0, #1
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	d004      	beq.n	800dff2 <__swbuf_r+0x5a>
 800dfe8:	89a3      	ldrh	r3, [r4, #12]
 800dfea:	07db      	lsls	r3, r3, #31
 800dfec:	d506      	bpl.n	800dffc <__swbuf_r+0x64>
 800dfee:	2e0a      	cmp	r6, #10
 800dff0:	d104      	bne.n	800dffc <__swbuf_r+0x64>
 800dff2:	4621      	mov	r1, r4
 800dff4:	4628      	mov	r0, r5
 800dff6:	f7ff ffa7 	bl	800df48 <_fflush_r>
 800dffa:	b938      	cbnz	r0, 800e00c <__swbuf_r+0x74>
 800dffc:	4638      	mov	r0, r7
 800dffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e000:	4621      	mov	r1, r4
 800e002:	4628      	mov	r0, r5
 800e004:	f000 f806 	bl	800e014 <__swsetup_r>
 800e008:	2800      	cmp	r0, #0
 800e00a:	d0d5      	beq.n	800dfb8 <__swbuf_r+0x20>
 800e00c:	f04f 37ff 	mov.w	r7, #4294967295
 800e010:	e7f4      	b.n	800dffc <__swbuf_r+0x64>
	...

0800e014 <__swsetup_r>:
 800e014:	b538      	push	{r3, r4, r5, lr}
 800e016:	4b2a      	ldr	r3, [pc, #168]	; (800e0c0 <__swsetup_r+0xac>)
 800e018:	4605      	mov	r5, r0
 800e01a:	6818      	ldr	r0, [r3, #0]
 800e01c:	460c      	mov	r4, r1
 800e01e:	b118      	cbz	r0, 800e028 <__swsetup_r+0x14>
 800e020:	6a03      	ldr	r3, [r0, #32]
 800e022:	b90b      	cbnz	r3, 800e028 <__swsetup_r+0x14>
 800e024:	f7ff fad2 	bl	800d5cc <__sinit>
 800e028:	89a3      	ldrh	r3, [r4, #12]
 800e02a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e02e:	0718      	lsls	r0, r3, #28
 800e030:	d422      	bmi.n	800e078 <__swsetup_r+0x64>
 800e032:	06d9      	lsls	r1, r3, #27
 800e034:	d407      	bmi.n	800e046 <__swsetup_r+0x32>
 800e036:	2309      	movs	r3, #9
 800e038:	602b      	str	r3, [r5, #0]
 800e03a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e03e:	81a3      	strh	r3, [r4, #12]
 800e040:	f04f 30ff 	mov.w	r0, #4294967295
 800e044:	e034      	b.n	800e0b0 <__swsetup_r+0x9c>
 800e046:	0758      	lsls	r0, r3, #29
 800e048:	d512      	bpl.n	800e070 <__swsetup_r+0x5c>
 800e04a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e04c:	b141      	cbz	r1, 800e060 <__swsetup_r+0x4c>
 800e04e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e052:	4299      	cmp	r1, r3
 800e054:	d002      	beq.n	800e05c <__swsetup_r+0x48>
 800e056:	4628      	mov	r0, r5
 800e058:	f7ff fbd0 	bl	800d7fc <_free_r>
 800e05c:	2300      	movs	r3, #0
 800e05e:	6363      	str	r3, [r4, #52]	; 0x34
 800e060:	89a3      	ldrh	r3, [r4, #12]
 800e062:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e066:	81a3      	strh	r3, [r4, #12]
 800e068:	2300      	movs	r3, #0
 800e06a:	6063      	str	r3, [r4, #4]
 800e06c:	6923      	ldr	r3, [r4, #16]
 800e06e:	6023      	str	r3, [r4, #0]
 800e070:	89a3      	ldrh	r3, [r4, #12]
 800e072:	f043 0308 	orr.w	r3, r3, #8
 800e076:	81a3      	strh	r3, [r4, #12]
 800e078:	6923      	ldr	r3, [r4, #16]
 800e07a:	b94b      	cbnz	r3, 800e090 <__swsetup_r+0x7c>
 800e07c:	89a3      	ldrh	r3, [r4, #12]
 800e07e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e086:	d003      	beq.n	800e090 <__swsetup_r+0x7c>
 800e088:	4621      	mov	r1, r4
 800e08a:	4628      	mov	r0, r5
 800e08c:	f000 f840 	bl	800e110 <__smakebuf_r>
 800e090:	89a0      	ldrh	r0, [r4, #12]
 800e092:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e096:	f010 0301 	ands.w	r3, r0, #1
 800e09a:	d00a      	beq.n	800e0b2 <__swsetup_r+0x9e>
 800e09c:	2300      	movs	r3, #0
 800e09e:	60a3      	str	r3, [r4, #8]
 800e0a0:	6963      	ldr	r3, [r4, #20]
 800e0a2:	425b      	negs	r3, r3
 800e0a4:	61a3      	str	r3, [r4, #24]
 800e0a6:	6923      	ldr	r3, [r4, #16]
 800e0a8:	b943      	cbnz	r3, 800e0bc <__swsetup_r+0xa8>
 800e0aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e0ae:	d1c4      	bne.n	800e03a <__swsetup_r+0x26>
 800e0b0:	bd38      	pop	{r3, r4, r5, pc}
 800e0b2:	0781      	lsls	r1, r0, #30
 800e0b4:	bf58      	it	pl
 800e0b6:	6963      	ldrpl	r3, [r4, #20]
 800e0b8:	60a3      	str	r3, [r4, #8]
 800e0ba:	e7f4      	b.n	800e0a6 <__swsetup_r+0x92>
 800e0bc:	2000      	movs	r0, #0
 800e0be:	e7f7      	b.n	800e0b0 <__swsetup_r+0x9c>
 800e0c0:	20000084 	.word	0x20000084

0800e0c4 <__swhatbuf_r>:
 800e0c4:	b570      	push	{r4, r5, r6, lr}
 800e0c6:	460c      	mov	r4, r1
 800e0c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0cc:	2900      	cmp	r1, #0
 800e0ce:	b096      	sub	sp, #88	; 0x58
 800e0d0:	4615      	mov	r5, r2
 800e0d2:	461e      	mov	r6, r3
 800e0d4:	da0d      	bge.n	800e0f2 <__swhatbuf_r+0x2e>
 800e0d6:	89a3      	ldrh	r3, [r4, #12]
 800e0d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e0dc:	f04f 0100 	mov.w	r1, #0
 800e0e0:	bf0c      	ite	eq
 800e0e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e0e6:	2340      	movne	r3, #64	; 0x40
 800e0e8:	2000      	movs	r0, #0
 800e0ea:	6031      	str	r1, [r6, #0]
 800e0ec:	602b      	str	r3, [r5, #0]
 800e0ee:	b016      	add	sp, #88	; 0x58
 800e0f0:	bd70      	pop	{r4, r5, r6, pc}
 800e0f2:	466a      	mov	r2, sp
 800e0f4:	f000 f848 	bl	800e188 <_fstat_r>
 800e0f8:	2800      	cmp	r0, #0
 800e0fa:	dbec      	blt.n	800e0d6 <__swhatbuf_r+0x12>
 800e0fc:	9901      	ldr	r1, [sp, #4]
 800e0fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e102:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e106:	4259      	negs	r1, r3
 800e108:	4159      	adcs	r1, r3
 800e10a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e10e:	e7eb      	b.n	800e0e8 <__swhatbuf_r+0x24>

0800e110 <__smakebuf_r>:
 800e110:	898b      	ldrh	r3, [r1, #12]
 800e112:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e114:	079d      	lsls	r5, r3, #30
 800e116:	4606      	mov	r6, r0
 800e118:	460c      	mov	r4, r1
 800e11a:	d507      	bpl.n	800e12c <__smakebuf_r+0x1c>
 800e11c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e120:	6023      	str	r3, [r4, #0]
 800e122:	6123      	str	r3, [r4, #16]
 800e124:	2301      	movs	r3, #1
 800e126:	6163      	str	r3, [r4, #20]
 800e128:	b002      	add	sp, #8
 800e12a:	bd70      	pop	{r4, r5, r6, pc}
 800e12c:	ab01      	add	r3, sp, #4
 800e12e:	466a      	mov	r2, sp
 800e130:	f7ff ffc8 	bl	800e0c4 <__swhatbuf_r>
 800e134:	9900      	ldr	r1, [sp, #0]
 800e136:	4605      	mov	r5, r0
 800e138:	4630      	mov	r0, r6
 800e13a:	f7ff f92f 	bl	800d39c <_malloc_r>
 800e13e:	b948      	cbnz	r0, 800e154 <__smakebuf_r+0x44>
 800e140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e144:	059a      	lsls	r2, r3, #22
 800e146:	d4ef      	bmi.n	800e128 <__smakebuf_r+0x18>
 800e148:	f023 0303 	bic.w	r3, r3, #3
 800e14c:	f043 0302 	orr.w	r3, r3, #2
 800e150:	81a3      	strh	r3, [r4, #12]
 800e152:	e7e3      	b.n	800e11c <__smakebuf_r+0xc>
 800e154:	89a3      	ldrh	r3, [r4, #12]
 800e156:	6020      	str	r0, [r4, #0]
 800e158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e15c:	81a3      	strh	r3, [r4, #12]
 800e15e:	9b00      	ldr	r3, [sp, #0]
 800e160:	6163      	str	r3, [r4, #20]
 800e162:	9b01      	ldr	r3, [sp, #4]
 800e164:	6120      	str	r0, [r4, #16]
 800e166:	b15b      	cbz	r3, 800e180 <__smakebuf_r+0x70>
 800e168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e16c:	4630      	mov	r0, r6
 800e16e:	f000 f81d 	bl	800e1ac <_isatty_r>
 800e172:	b128      	cbz	r0, 800e180 <__smakebuf_r+0x70>
 800e174:	89a3      	ldrh	r3, [r4, #12]
 800e176:	f023 0303 	bic.w	r3, r3, #3
 800e17a:	f043 0301 	orr.w	r3, r3, #1
 800e17e:	81a3      	strh	r3, [r4, #12]
 800e180:	89a3      	ldrh	r3, [r4, #12]
 800e182:	431d      	orrs	r5, r3
 800e184:	81a5      	strh	r5, [r4, #12]
 800e186:	e7cf      	b.n	800e128 <__smakebuf_r+0x18>

0800e188 <_fstat_r>:
 800e188:	b538      	push	{r3, r4, r5, lr}
 800e18a:	4d07      	ldr	r5, [pc, #28]	; (800e1a8 <_fstat_r+0x20>)
 800e18c:	2300      	movs	r3, #0
 800e18e:	4604      	mov	r4, r0
 800e190:	4608      	mov	r0, r1
 800e192:	4611      	mov	r1, r2
 800e194:	602b      	str	r3, [r5, #0]
 800e196:	f7f3 fb4c 	bl	8001832 <_fstat>
 800e19a:	1c43      	adds	r3, r0, #1
 800e19c:	d102      	bne.n	800e1a4 <_fstat_r+0x1c>
 800e19e:	682b      	ldr	r3, [r5, #0]
 800e1a0:	b103      	cbz	r3, 800e1a4 <_fstat_r+0x1c>
 800e1a2:	6023      	str	r3, [r4, #0]
 800e1a4:	bd38      	pop	{r3, r4, r5, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20000d90 	.word	0x20000d90

0800e1ac <_isatty_r>:
 800e1ac:	b538      	push	{r3, r4, r5, lr}
 800e1ae:	4d06      	ldr	r5, [pc, #24]	; (800e1c8 <_isatty_r+0x1c>)
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	4604      	mov	r4, r0
 800e1b4:	4608      	mov	r0, r1
 800e1b6:	602b      	str	r3, [r5, #0]
 800e1b8:	f7f3 fb4b 	bl	8001852 <_isatty>
 800e1bc:	1c43      	adds	r3, r0, #1
 800e1be:	d102      	bne.n	800e1c6 <_isatty_r+0x1a>
 800e1c0:	682b      	ldr	r3, [r5, #0]
 800e1c2:	b103      	cbz	r3, 800e1c6 <_isatty_r+0x1a>
 800e1c4:	6023      	str	r3, [r4, #0]
 800e1c6:	bd38      	pop	{r3, r4, r5, pc}
 800e1c8:	20000d90 	.word	0x20000d90

0800e1cc <_init>:
 800e1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ce:	bf00      	nop
 800e1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1d2:	bc08      	pop	{r3}
 800e1d4:	469e      	mov	lr, r3
 800e1d6:	4770      	bx	lr

0800e1d8 <_fini>:
 800e1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1da:	bf00      	nop
 800e1dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1de:	bc08      	pop	{r3}
 800e1e0:	469e      	mov	lr, r3
 800e1e2:	4770      	bx	lr
