Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'topModule'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o topModule_map.ncd topModule.ngd topModule.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -1
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Tue Dec 24 12:24:07 2019

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f7_1" and its I1 input driver
   "ramDataO<209>1" were implemented suboptimally in the same slice component.
   The function generator could not be placed directly driving the F7
   multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2573 - The F7 multiplexer symbol
   "Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f7_1" and its I0 input driver
   "ramDataO<209>1" were implemented suboptimally in the same slice component.
   The function generator could not be placed directly driving the F7
   multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f7_1" and its I1 input driver
   "ramDataO<209>1" were implemented suboptimally in the same slice component.
   The function generator could not be placed directly driving the F7
   multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7" and its I1 input driver
   "ramDataO<209>1" were implemented suboptimally in the same slice component.
   The function generator could not be placed directly driving the F7
   multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "ramDataO<209>1" failed to merge with
   F7 multiplexer "Mmux_posP1X[11]_X_6_o_Mux_114_o_11_f7".  There are more than
   two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "Mmux_posP1X[11]_X_6_o_Mux_114_o_13_f7_6" and its I1 input driver
   "mm/Mram_RAM160" were implemented suboptimally in the same slice component.
   The function generator could not be placed directly driving the F7
   multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "ramDataO<209>1" failed to merge with
   F7 multiplexer "Mmux_posP2X[11]_X_6_o_Mux_160_o_11_f7".  There are more than
   two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "ramDataO<209>1" failed to merge with
   F7 multiplexer "Mmux_posP1X[11]_X_6_o_Mux_114_o_15_f7_1".  There are more
   than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "ramDataO<209>1" failed to merge with
   F7 multiplexer "Mmux_posP1X[11]_X_6_o_Mux_114_o_12_f7".  There are more than
   two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2145 - The F7 mux "Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7" failed to
   merge with F8 mux "Mmux_posP2X[11]_X_6_o_Mux_160_o_10_f8".  The top reasons
   for failure were:
   	-> F8MUX Mmux_posP2X[11]_X_6_o_Mux_160_o_10_f8 can not be placed in the
   F8MUX site because its I0 signal Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7 can
   not use the output of the F7BMUX. The signal
   Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f72 already uses the F7BMUX.
   	-> F8MUX Mmux_posP2X[11]_X_6_o_Mux_160_o_10_f8 can not be placed in the
   F8MUX site because its I1 signal Mmux_posP2X[11]_X_6_o_Mux_160_o_11_f7 can
   not use the output of the F7AMUX. The signal
   Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f72 already uses the F7AMUX.
   	-> A legal placement was never found for LUT symbol "ramDataO<209>1".
   	-> The F7AMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7 needs to use a
   route-through LUT but the O6 output of the A LUT is not available.
   	-> The F7AMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7 needs to use a
   route-through LUT but the O6 output of the B LUT is not available.
   	-> The F7AMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f7_1 needs to use a
   route-through LUT but the O6 output of the A LUT is not available.
   	-> The F7AMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f7_1 needs to use a
   route-through LUT but the O6 output of the B LUT is not available.
   	-> The F7BMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7 needs to use a
   route-through LUT but the O6 output of the C LUT is not available.
   	-> The F7BMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f7 needs to use a
   route-through LUT but the O6 output of the D LUT is not available.
   	-> The F7BMUX Mmux_posP2X[11]_X_6_o_Mux_160_o_15_f7_1 needs to use a
   route-through LUT but the O6 output of the C LUT is not available.
     The design will exhibit suboptimal timing.
WARNING:Pack:2145 - The F7 mux "Mmux_posP1X[11]_X_6_o_Mux_114_o_13_f7_6" failed
   to merge with F8 mux "Mmux_posP1X[11]_X_6_o_Mux_114_o_12_f8_2".  There are
   more than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
WARNING:Pack:2145 - The F7 mux "Mmux_posP2X[11]_X_6_o_Mux_160_o_13_f7_6" failed
   to merge with F8 mux "Mmux_posP2X[11]_X_6_o_Mux_160_o_12_f8_2".  There are
   more than two MUXF7 wide function muxes.
     The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4d50134a) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4d50134a) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4d50134a) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:165bba35) REAL time: 23 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:165bba35) REAL time: 23 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:165bba35) REAL time: 23 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:165bba35) REAL time: 23 secs 

Phase 8.8  Global Placement
........................................
.........................
................
.................
.................
Phase 8.8  Global Placement (Checksum:bd543aad) REAL time: 38 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:bd543aad) REAL time: 38 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:26da1170) REAL time: 54 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:26da1170) REAL time: 54 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:26da1170) REAL time: 54 secs 

Total REAL time to Placer completion: 55 secs 
Total CPU  time to Placer completion: 54 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net hvidon is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   13
Slice Logic Utilization:
  Number of Slice Registers:                   315 out of 126,800    1%
    Number used as Flip Flops:                 164
    Number used as Latches:                    151
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,303 out of  63,400    2%
    Number used as logic:                    1,285 out of  63,400    2%
      Number using O6 output only:           1,090
      Number using O5 output only:              34
      Number using O5 and O6:                  161
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:     18
      Number with same-slice register load:      0
      Number with same-slice carry load:         4
      Number with other load:                   14

Slice Logic Distribution:
  Number of occupied Slices:                   451 out of  15,850    2%
  Number of LUT Flip Flop pairs used:        1,380
    Number with an unused Flip Flop:         1,067 out of   1,380   77%
    Number with an unused LUT:                  77 out of   1,380    5%
    Number of fully used LUT-FF pairs:         236 out of   1,380   17%
    Number of unique control sets:              23
    Number of slice register sites lost
      to control set restrictions:             101 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        24 out of     210   11%
    Number of LOCed IOBs:                       24 out of      24  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  6 out of     135    4%
    Number using RAMB36E1 only:                  6
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     270    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            7 out of     240    2%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.04

Peak Memory Usage:  899 MB
Total REAL time to MAP completion:  57 secs 
Total CPU time to MAP completion:   55 secs 

Mapping completed.
See MAP report file "topModule_map.mrp" for details.
