

================================================================
== Vitis HLS Report for 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s'
================================================================
* Date:           Mon Nov  2 13:48:32 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.287 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2085481|  2085481| 20.855 ms | 20.855 ms |  2085481|  2085481|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2085480|  2085480|      1931|          -|          -|  1080|    no    |
        | + colLoop  |     1928|     1928|        10|          1|          1|  1920|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_4371, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_4369, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_4366, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%br_ln72 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72]   --->   Operation 17 'br' 'br_ln72' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i11, void %bb, i11 %i_1, void %._crit_edge.loopexit"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln72 = icmp_eq  i11 %i, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72]   --->   Operation 19 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.94ns)   --->   "%i_1 = add i11 %i, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72]   --->   Operation 20 'add' 'i_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split4, void %._crit_edge53.loopexit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72]   --->   Operation 21 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72]   --->   Operation 23 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%br_ln79 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 24 'br' 'br_ln79' <Predicate = (!icmp_ln72)> <Delay = 0.75>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln116 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:116]   --->   Operation 25 'ret' 'ret_ln116' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i11, void %.split4, i11 %j_1, void %.split2"   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln79 = icmp_eq  i11 %j, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 27 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.94ns)   --->   "%j_1 = add i11 %j, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 28 'add' 'j_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split2, void %._crit_edge.loopexit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 30 [1/1] (1.94ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx1_mat_4366" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln79)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1920> <FIFO>
ST_4 : Operation 31 [1/1] (1.94ns)   --->   "%tmp_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %grady1_mat_4369" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V_6' <Predicate = (!icmp_ln79)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1920> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:98]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.01ns)   --->   "%sub_ln98 = sub i16, i16 %tmp_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:98]   --->   Operation 33 'sub' 'sub_ln98' <Predicate = (!icmp_ln79)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.42ns)   --->   "%p_1 = select i1 %tmp_1, i16 %sub_ln98, i16 %tmp_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:98]   --->   Operation 34 'select' 'p_1' <Predicate = (!icmp_ln79)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_6, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:99]   --->   Operation 35 'bitselect' 'tmp_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.01ns)   --->   "%sub_ln99 = sub i16, i16 %tmp_V_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:99]   --->   Operation 36 'sub' 'sub_ln99' <Predicate = (!icmp_ln79)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.42ns)   --->   "%q_1 = select i1 %tmp_3, i16 %sub_ln99, i16 %tmp_V_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:99]   --->   Operation 37 'select' 'q_1' <Predicate = (!icmp_ln79)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i16 %p_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105]   --->   Operation 38 'sext' 'sext_ln105' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 39 [4/4] (0.69ns) (root node of the DSP)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105]   --->   Operation 39 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 40 [3/4] (0.69ns) (root node of the DSP)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105]   --->   Operation 40 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i16 %q_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:106]   --->   Operation 41 'sext' 'sext_ln106' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 42 [3/3] (1.08ns) (grouped into DSP with root node result_temp)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:106]   --->   Operation 42 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.08>
ST_6 : Operation 43 [2/4] (0.69ns) (root node of the DSP)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105]   --->   Operation 43 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 44 [2/3] (1.08ns) (grouped into DSP with root node result_temp)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:106]   --->   Operation 44 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.83>
ST_7 : Operation 45 [1/4] (0.00ns) (root node of the DSP)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105]   --->   Operation 45 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node result_temp)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:106]   --->   Operation 46 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 47 [2/2] (0.83ns) (root node of the DSP)   --->   "%result_temp = add i32 %tempgx, i32 %tempgy" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 47 'add' 'result_temp' <Predicate = (!icmp_ln79)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.42>
ST_8 : Operation 48 [1/2] (0.83ns) (root node of the DSP)   --->   "%result_temp = add i32 %tempgx, i32 %tempgy" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 48 'add' 'result_temp' <Predicate = (!icmp_ln79)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %result_temp" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:67]   --->   Operation 49 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 50 'partselect' 'tmp_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.51ns)   --->   "%icmp_ln3471 = icmp_ne  i2 %tmp_4, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 51 'icmp' 'icmp_ln3471' <Predicate = (!icmp_ln79)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 52 'partselect' 'tmp_13_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%R_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_2, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 54 'bitconcatenate' 'R_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%R_2_0_cast = zext i4 %R_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 55 'zext' 'R_2_0_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.86ns)   --->   "%tmpR_1 = add i5, i5 %R_2_0_cast" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 56 'add' 'tmpR_1' <Predicate = (!icmp_ln79)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %tmpR_1, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%R_1_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp, i2 %tmp_13_cast" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 58 'bitconcatenate' 'R_1_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%R_1_1_cast = sext i5 %R_1_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 59 'sext' 'R_1_1_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmpQ_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %icmp_ln3471, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 60 'bitconcatenate' 'tmpQ_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459)   --->   "%or_ln3457 = or i3 %tmpQ_s, i3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 61 'or' 'or_ln3457' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459)   --->   "%zext_ln3459 = zext i3 %or_ln3457" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 62 'zext' 'zext_ln3459' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.87ns) (out node of the LUT)   --->   "%sub_ln3459 = sub i6 %R_1_1_cast, i6 %zext_ln3459" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 63 'sub' 'sub_ln3459' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469)   --->   "%or_ln3467 = or i3 %tmpQ_s, i3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 64 'or' 'or_ln3467' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469)   --->   "%zext_ln3469 = zext i3 %or_ln3467" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 65 'zext' 'zext_ln3469' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln3469 = add i6 %zext_ln3469, i6 %R_1_1_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 66 'add' 'add_ln3469' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln3450 = select i1 %icmp_ln3471, i6 %sub_ln3459, i6 %add_ln3469" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 67 'select' 'select_ln3450' <Predicate = (!icmp_ln79)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %select_ln3450, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 68 'bitselect' 'tmp_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.33ns)   --->   "%xor_ln3471 = xor i1 %tmp_5, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 69 'xor' 'xor_ln3471' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 70 'partselect' 'tmp_2_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%R_1_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln3450, i2 %tmp_2_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 71 'bitconcatenate' 'R_1_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%R_1_2_cast = sext i8 %R_1_2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 72 'sext' 'R_1_2_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmpQ_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 73 'bitconcatenate' 'tmpQ_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_1)   --->   "%or_ln3457_1 = or i4 %tmpQ_1, i4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 74 'or' 'or_ln3457_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_1)   --->   "%zext_ln3459_1 = zext i4 %or_ln3457_1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 75 'zext' 'zext_ln3459_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.90ns) (out node of the LUT)   --->   "%sub_ln3459_1 = sub i9 %R_1_2_cast, i9 %zext_ln3459_1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 76 'sub' 'sub_ln3459_1' <Predicate = (!icmp_ln79)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_1)   --->   "%or_ln3467_1 = or i4 %tmpQ_1, i4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 77 'or' 'or_ln3467_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_1)   --->   "%zext_ln3469_1 = zext i4 %or_ln3467_1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 78 'zext' 'zext_ln3469_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln3469_1 = add i9 %zext_ln3469_1, i9 %R_1_2_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 79 'add' 'add_ln3469_1' <Predicate = (!icmp_ln79)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.45ns)   --->   "%select_ln3450_1 = select i1 %tmp_5, i9 %add_ln3469_1, i9 %sub_ln3459_1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 80 'select' 'select_ln3450_1' <Predicate = (!icmp_ln79)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %select_ln3450_1, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 81 'bitselect' 'tmp_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.33ns)   --->   "%xor_ln3471_1 = xor i1 %tmp_6, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 82 'xor' 'xor_ln3471_1' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 83 'partselect' 'tmp_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%R_1_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %select_ln3450_1, i2 %tmp_3_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 84 'bitconcatenate' 'R_1_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%R_1_3_cast = sext i11 %R_1_3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 85 'sext' 'R_1_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmpQ_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 86 'bitconcatenate' 'tmpQ_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_2)   --->   "%or_ln3457_2 = or i5 %tmpQ_3, i5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 87 'or' 'or_ln3457_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_2)   --->   "%zext_ln3459_2 = zext i5 %or_ln3457_2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 88 'zext' 'zext_ln3459_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.94ns) (out node of the LUT)   --->   "%sub_ln3459_2 = sub i12 %R_1_3_cast, i12 %zext_ln3459_2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 89 'sub' 'sub_ln3459_2' <Predicate = (!icmp_ln79)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_2)   --->   "%or_ln3467_2 = or i5 %tmpQ_3, i5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 90 'or' 'or_ln3467_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_2)   --->   "%zext_ln3469_2 = zext i5 %or_ln3467_2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 91 'zext' 'zext_ln3469_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln3469_2 = add i12 %zext_ln3469_2, i12 %R_1_3_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 92 'add' 'add_ln3469_2' <Predicate = (!icmp_ln79)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.43ns)   --->   "%select_ln3450_2 = select i1 %tmp_6, i12 %add_ln3469_2, i12 %sub_ln3459_2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 93 'select' 'select_ln3450_2' <Predicate = (!icmp_ln79)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln3450_2, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 94 'bitselect' 'tmp_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 95 'partselect' 'tmp_4_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 96 'partselect' 'tmp_5_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 97 'partselect' 'tmp_6_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 98 'partselect' 'tmp_7_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 99 'partselect' 'tmp_8_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 100 'partselect' 'tmp_9_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_10_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 101 'partselect' 'tmp_10_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 102 'partselect' 'tmp_11_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 103 'partselect' 'tmp_12_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1313_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 104 'partselect' 'tmp_1313_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_14_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107]   --->   Operation 105 'partselect' 'tmp_14_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 106 [1/1] (0.33ns)   --->   "%xor_ln3471_2 = xor i1 %tmp_7, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 106 'xor' 'xor_ln3471_2' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%R_1_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %select_ln3450_2, i2 %tmp_4_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 107 'bitconcatenate' 'R_1_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%R_1_4_cast = sext i14 %R_1_4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 108 'sext' 'R_1_4_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmpQ_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 109 'bitconcatenate' 'tmpQ_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_3)   --->   "%or_ln3457_3 = or i6 %tmpQ_4, i6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 110 'or' 'or_ln3457_3' <Predicate = (!icmp_ln79 & !tmp_7)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_3)   --->   "%zext_ln3459_3 = zext i6 %or_ln3457_3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 111 'zext' 'zext_ln3459_3' <Predicate = (!icmp_ln79 & !tmp_7)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.98ns) (out node of the LUT)   --->   "%sub_ln3459_3 = sub i15 %R_1_4_cast, i15 %zext_ln3459_3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 112 'sub' 'sub_ln3459_3' <Predicate = (!icmp_ln79 & !tmp_7)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_3)   --->   "%or_ln3467_3 = or i6 %tmpQ_4, i6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 113 'or' 'or_ln3467_3' <Predicate = (!icmp_ln79 & tmp_7)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_3)   --->   "%zext_ln3469_3 = zext i6 %or_ln3467_3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 114 'zext' 'zext_ln3469_3' <Predicate = (!icmp_ln79 & tmp_7)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln3469_3 = add i15 %zext_ln3469_3, i15 %R_1_4_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 115 'add' 'add_ln3469_3' <Predicate = (!icmp_ln79 & tmp_7)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.48ns)   --->   "%select_ln3450_3 = select i1 %tmp_7, i15 %add_ln3469_3, i15 %sub_ln3459_3" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 116 'select' 'select_ln3450_3' <Predicate = (!icmp_ln79)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %select_ln3450_3, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 117 'bitselect' 'tmp_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.33ns)   --->   "%xor_ln3471_3 = xor i1 %tmp_8, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 118 'xor' 'xor_ln3471_3' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%R_1_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln3450_3, i2 %tmp_5_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 119 'bitconcatenate' 'R_1_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%R_1_5_cast = sext i17 %R_1_5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 120 'sext' 'R_1_5_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmpQ_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 121 'bitconcatenate' 'tmpQ_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_4)   --->   "%or_ln3457_4 = or i7 %tmpQ_5, i7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 122 'or' 'or_ln3457_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_4)   --->   "%zext_ln3459_4 = zext i7 %or_ln3457_4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 123 'zext' 'zext_ln3459_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln3459_4 = sub i18 %R_1_5_cast, i18 %zext_ln3459_4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 124 'sub' 'sub_ln3459_4' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_4)   --->   "%or_ln3467_4 = or i7 %tmpQ_5, i7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 125 'or' 'or_ln3467_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_4)   --->   "%zext_ln3469_4 = zext i7 %or_ln3467_4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 126 'zext' 'zext_ln3469_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln3469_4 = add i18 %zext_ln3469_4, i18 %R_1_5_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 127 'add' 'add_ln3469_4' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.42ns)   --->   "%select_ln3450_4 = select i1 %tmp_8, i18 %add_ln3469_4, i18 %sub_ln3459_4" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 128 'select' 'select_ln3450_4' <Predicate = (!icmp_ln79)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln3450_4, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 129 'bitselect' 'tmp_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.33ns)   --->   "%xor_ln3471_4 = xor i1 %tmp_9, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 130 'xor' 'xor_ln3471_4' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%R_1_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %select_ln3450_4, i2 %tmp_6_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 131 'bitconcatenate' 'R_1_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%R_1_6_cast = sext i20 %R_1_6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 132 'sext' 'R_1_6_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmpQ_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 133 'bitconcatenate' 'tmpQ_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_5)   --->   "%or_ln3457_5 = or i8 %tmpQ_6, i8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 134 'or' 'or_ln3457_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_5)   --->   "%zext_ln3459_5 = zext i8 %or_ln3457_5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 135 'zext' 'zext_ln3459_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.06ns) (out node of the LUT)   --->   "%sub_ln3459_5 = sub i21 %R_1_6_cast, i21 %zext_ln3459_5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 136 'sub' 'sub_ln3459_5' <Predicate = (!icmp_ln79)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_5)   --->   "%or_ln3467_5 = or i8 %tmpQ_6, i8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 137 'or' 'or_ln3467_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_5)   --->   "%zext_ln3469_5 = zext i8 %or_ln3467_5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 138 'zext' 'zext_ln3469_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.06ns) (out node of the LUT)   --->   "%add_ln3469_5 = add i21 %zext_ln3469_5, i21 %R_1_6_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 139 'add' 'add_ln3469_5' <Predicate = (!icmp_ln79)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.43ns)   --->   "%select_ln3450_5 = select i1 %tmp_9, i21 %add_ln3469_5, i21 %sub_ln3459_5" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 140 'select' 'select_ln3450_5' <Predicate = (!icmp_ln79)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %select_ln3450_5, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 141 'bitselect' 'tmp_10' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.33ns)   --->   "%xor_ln3471_5 = xor i1 %tmp_10, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 142 'xor' 'xor_ln3471_5' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%R_1_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %select_ln3450_5, i2 %tmp_7_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 143 'bitconcatenate' 'R_1_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%R_1_7_cast = sext i23 %R_1_7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 144 'sext' 'R_1_7_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmpQ_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 145 'bitconcatenate' 'tmpQ_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_6)   --->   "%or_ln3457_6 = or i9 %tmpQ_7, i9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 146 'or' 'or_ln3457_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_6)   --->   "%zext_ln3459_6 = zext i9 %or_ln3457_6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 147 'zext' 'zext_ln3459_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.09ns) (out node of the LUT)   --->   "%sub_ln3459_6 = sub i24 %R_1_7_cast, i24 %zext_ln3459_6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 148 'sub' 'sub_ln3459_6' <Predicate = (!icmp_ln79)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_6)   --->   "%or_ln3467_6 = or i9 %tmpQ_7, i9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 149 'or' 'or_ln3467_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_6)   --->   "%zext_ln3469_6 = zext i9 %or_ln3467_6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 150 'zext' 'zext_ln3469_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.09ns) (out node of the LUT)   --->   "%add_ln3469_6 = add i24 %zext_ln3469_6, i24 %R_1_7_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 151 'add' 'add_ln3469_6' <Predicate = (!icmp_ln79)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.43ns)   --->   "%select_ln3450_6 = select i1 %tmp_10, i24 %add_ln3469_6, i24 %sub_ln3459_6" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 152 'select' 'select_ln3450_6' <Predicate = (!icmp_ln79)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %select_ln3450_6, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 153 'bitselect' 'tmp_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.89>
ST_10 : Operation 154 [1/1] (0.33ns)   --->   "%xor_ln3471_6 = xor i1 %tmp_11, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 154 'xor' 'xor_ln3471_6' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%R_1_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %select_ln3450_6, i2 %tmp_8_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 155 'bitconcatenate' 'R_1_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%R_1_8_cast = sext i26 %R_1_8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 156 'sext' 'R_1_8_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmpQ_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 157 'bitconcatenate' 'tmpQ_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_7)   --->   "%or_ln3457_7 = or i10 %tmpQ_8, i10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 158 'or' 'or_ln3457_7' <Predicate = (!icmp_ln79 & !tmp_11)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_7)   --->   "%zext_ln3459_7 = zext i10 %or_ln3457_7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 159 'zext' 'zext_ln3459_7' <Predicate = (!icmp_ln79 & !tmp_11)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.13ns) (out node of the LUT)   --->   "%sub_ln3459_7 = sub i27 %R_1_8_cast, i27 %zext_ln3459_7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 160 'sub' 'sub_ln3459_7' <Predicate = (!icmp_ln79 & !tmp_11)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_7)   --->   "%or_ln3467_7 = or i10 %tmpQ_8, i10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 161 'or' 'or_ln3467_7' <Predicate = (!icmp_ln79 & tmp_11)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_7)   --->   "%zext_ln3469_7 = zext i10 %or_ln3467_7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 162 'zext' 'zext_ln3469_7' <Predicate = (!icmp_ln79 & tmp_11)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (1.13ns) (out node of the LUT)   --->   "%add_ln3469_7 = add i27 %zext_ln3469_7, i27 %R_1_8_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 163 'add' 'add_ln3469_7' <Predicate = (!icmp_ln79 & tmp_11)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.41ns)   --->   "%select_ln3450_7 = select i1 %tmp_11, i27 %add_ln3469_7, i27 %sub_ln3459_7" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 164 'select' 'select_ln3450_7' <Predicate = (!icmp_ln79)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %select_ln3450_7, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 165 'bitselect' 'tmp_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.33ns)   --->   "%xor_ln3471_7 = xor i1 %tmp_12, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 166 'xor' 'xor_ln3471_7' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%R_1_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i27.i2, i27 %select_ln3450_7, i2 %tmp_9_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 167 'bitconcatenate' 'R_1_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%R_1_9_cast = sext i29 %R_1_9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 168 'sext' 'R_1_9_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%tmpQ_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 169 'bitconcatenate' 'tmpQ_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_8)   --->   "%or_ln3457_8 = or i11 %tmpQ_9, i11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 170 'or' 'or_ln3457_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_8)   --->   "%zext_ln3459_8 = zext i11 %or_ln3457_8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 171 'zext' 'zext_ln3459_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.16ns) (out node of the LUT)   --->   "%sub_ln3459_8 = sub i30 %R_1_9_cast, i30 %zext_ln3459_8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 172 'sub' 'sub_ln3459_8' <Predicate = (!icmp_ln79)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_8)   --->   "%or_ln3467_8 = or i11 %tmpQ_9, i11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 173 'or' 'or_ln3467_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_8)   --->   "%zext_ln3469_8 = zext i11 %or_ln3467_8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 174 'zext' 'zext_ln3469_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.16ns) (out node of the LUT)   --->   "%add_ln3469_8 = add i30 %zext_ln3469_8, i30 %R_1_9_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 175 'add' 'add_ln3469_8' <Predicate = (!icmp_ln79)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.46ns)   --->   "%select_ln3450_8 = select i1 %tmp_12, i30 %add_ln3469_8, i30 %sub_ln3459_8" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 176 'select' 'select_ln3450_8' <Predicate = (!icmp_ln79)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %select_ln3450_8, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 177 'bitselect' 'tmp_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.33ns)   --->   "%xor_ln3471_8 = xor i1 %tmp_13, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 178 'xor' 'xor_ln3471_8' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%R_1_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %select_ln3450_8, i2 %tmp_10_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 179 'bitconcatenate' 'R_1_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmpQ_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 180 'bitconcatenate' 'tmpQ_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_9)   --->   "%or_ln3457_9 = or i12 %tmpQ_2, i12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 181 'or' 'or_ln3457_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_9)   --->   "%zext_ln3459_9 = zext i12 %or_ln3457_9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 182 'zext' 'zext_ln3459_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln3459_9 = sub i32 %R_1_s, i32 %zext_ln3459_9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 183 'sub' 'sub_ln3459_9' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_9)   --->   "%or_ln3467_9 = or i12 %tmpQ_2, i12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 184 'or' 'or_ln3467_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_9)   --->   "%zext_ln3469_9 = zext i12 %or_ln3467_9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 185 'zext' 'zext_ln3469_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3469_9 = add i32 %zext_ln3469_9, i32 %R_1_s" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 186 'add' 'add_ln3469_9' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.52ns)   --->   "%select_ln3450_9 = select i1 %tmp_13, i32 %add_ln3469_9, i32 %sub_ln3459_9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 187 'select' 'select_ln3450_9' <Predicate = (!icmp_ln79)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_9, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 188 'bitselect' 'tmp_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln3450_9" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 189 'trunc' 'empty' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.17>
ST_11 : Operation 190 [1/1] (0.33ns)   --->   "%xor_ln3471_9 = xor i1 %tmp_14, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 190 'xor' 'xor_ln3471_9' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%R_1_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty, i2 %tmp_11_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 191 'bitconcatenate' 'R_1_10' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%tmpQ_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 192 'bitconcatenate' 'tmpQ_10' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_10)   --->   "%or_ln3457_10 = or i13 %tmpQ_10, i13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 193 'or' 'or_ln3457_10' <Predicate = (!icmp_ln79 & !tmp_14)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_10)   --->   "%zext_ln3459_10 = zext i13 %or_ln3457_10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 194 'zext' 'zext_ln3459_10' <Predicate = (!icmp_ln79 & !tmp_14)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln3459_10 = sub i32 %R_1_10, i32 %zext_ln3459_10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 195 'sub' 'sub_ln3459_10' <Predicate = (!icmp_ln79 & !tmp_14)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_10)   --->   "%or_ln3467_10 = or i13 %tmpQ_10, i13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 196 'or' 'or_ln3467_10' <Predicate = (!icmp_ln79 & tmp_14)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_10)   --->   "%zext_ln3469_10 = zext i13 %or_ln3467_10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 197 'zext' 'zext_ln3469_10' <Predicate = (!icmp_ln79 & tmp_14)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3469_10 = add i32 %zext_ln3469_10, i32 %R_1_10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 198 'add' 'add_ln3469_10' <Predicate = (!icmp_ln79 & tmp_14)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.52ns)   --->   "%select_ln3450_10 = select i1 %tmp_14, i32 %add_ln3469_10, i32 %sub_ln3459_10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 199 'select' 'select_ln3450_10' <Predicate = (!icmp_ln79)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_10, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 200 'bitselect' 'tmp_15' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.33ns)   --->   "%xor_ln3471_10 = xor i1 %tmp_15, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 201 'xor' 'xor_ln3471_10' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %select_ln3450_10" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 202 'trunc' 'empty_53' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%R_1_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_53, i2 %tmp_12_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 203 'bitconcatenate' 'R_1_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%tmpQ_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 204 'bitconcatenate' 'tmpQ_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_11)   --->   "%or_ln3457_11 = or i14 %tmpQ_11, i14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 205 'or' 'or_ln3457_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_11)   --->   "%zext_ln3459_11 = zext i14 %or_ln3457_11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 206 'zext' 'zext_ln3459_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln3459_11 = sub i32 %R_1_11, i32 %zext_ln3459_11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 207 'sub' 'sub_ln3459_11' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_11)   --->   "%or_ln3467_11 = or i14 %tmpQ_11, i14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 208 'or' 'or_ln3467_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_11)   --->   "%zext_ln3469_11 = zext i14 %or_ln3467_11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 209 'zext' 'zext_ln3469_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3469_11 = add i32 %zext_ln3469_11, i32 %R_1_11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 210 'add' 'add_ln3469_11' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.52ns)   --->   "%select_ln3450_11 = select i1 %tmp_15, i32 %add_ln3469_11, i32 %sub_ln3459_11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 211 'select' 'select_ln3450_11' <Predicate = (!icmp_ln79)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_11, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 212 'bitselect' 'tmp_16' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.33ns)   --->   "%xor_ln3471_11 = xor i1 %tmp_16, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 213 'xor' 'xor_ln3471_11' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%empty_54 = trunc i32 %select_ln3450_11" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 214 'trunc' 'empty_54' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%R_1_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_54, i2 %tmp_1313_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 215 'bitconcatenate' 'R_1_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%tmpQ_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 216 'bitconcatenate' 'tmpQ_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_12)   --->   "%or_ln3457_12 = or i15 %tmpQ_12, i15" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 217 'or' 'or_ln3457_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_12)   --->   "%zext_ln3459_12 = zext i15 %or_ln3457_12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 218 'zext' 'zext_ln3459_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln3459_12 = sub i32 %R_1_12, i32 %zext_ln3459_12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 219 'sub' 'sub_ln3459_12' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_12)   --->   "%or_ln3467_12 = or i15 %tmpQ_12, i15" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 220 'or' 'or_ln3467_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_12)   --->   "%zext_ln3469_12 = zext i15 %or_ln3467_12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 221 'zext' 'zext_ln3469_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3469_12 = add i32 %zext_ln3469_12, i32 %R_1_12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 222 'add' 'add_ln3469_12' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.52ns)   --->   "%select_ln3450_12 = select i1 %tmp_16, i32 %add_ln3469_12, i32 %sub_ln3459_12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 223 'select' 'select_ln3450_12' <Predicate = (!icmp_ln79)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_12, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 224 'bitselect' 'tmp_17' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%empty_55 = trunc i32 %select_ln3450_12" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 225 'trunc' 'empty_55' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.87>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 226 'specpipeline' 'specpipeline_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79]   --->   Operation 228 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.33ns)   --->   "%xor_ln3471_12 = xor i1 %tmp_17, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 229 'xor' 'xor_ln3471_12' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%R_1_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_55, i2 %tmp_14_cast" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 230 'bitconcatenate' 'R_1_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%tmpQ_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 231 'bitconcatenate' 'tmpQ_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_13)   --->   "%or_ln3457_13 = or i16 %tmpQ_13, i16" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 232 'or' 'or_ln3457_13' <Predicate = (!icmp_ln79 & !tmp_17)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_13)   --->   "%zext_ln3459_13 = zext i16 %or_ln3457_13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 233 'zext' 'zext_ln3459_13' <Predicate = (!icmp_ln79 & !tmp_17)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln3459_13 = sub i32 %R_1_13, i32 %zext_ln3459_13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 234 'sub' 'sub_ln3459_13' <Predicate = (!icmp_ln79 & !tmp_17)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_13)   --->   "%or_ln3467_13 = or i16 %tmpQ_13, i16" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 235 'or' 'or_ln3467_13' <Predicate = (!icmp_ln79 & tmp_17)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_13)   --->   "%zext_ln3469_13 = zext i16 %or_ln3467_13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 236 'zext' 'zext_ln3469_13' <Predicate = (!icmp_ln79 & tmp_17)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3469_13 = add i32 %zext_ln3469_13, i32 %R_1_13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 237 'add' 'add_ln3469_13' <Predicate = (!icmp_ln79 & tmp_17)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.52ns)   --->   "%select_ln3450_13 = select i1 %tmp_17, i32 %add_ln3469_13, i32 %sub_ln3459_13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 238 'select' 'select_ln3450_13' <Predicate = (!icmp_ln79)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_13, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 239 'bitselect' 'tmp_18' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.33ns)   --->   "%xor_ln3471_13 = xor i1 %tmp_18, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 240 'xor' 'xor_ln3471_13' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %select_ln3450_13" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 241 'trunc' 'empty_56' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%R_1_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_56, i2 %trunc_ln67" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 242 'bitconcatenate' 'R_1_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%tmpQ_14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i1 %xor_ln3471_13, i2" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 243 'bitconcatenate' 'tmpQ_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_14)   --->   "%or_ln3457_14 = or i17 %tmpQ_14, i17" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457]   --->   Operation 244 'or' 'or_ln3457_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_14)   --->   "%zext_ln3459_14 = zext i17 %or_ln3457_14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 245 'zext' 'zext_ln3459_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln3459_14 = sub i32 %R_1_14, i32 %zext_ln3459_14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459]   --->   Operation 246 'sub' 'sub_ln3459_14' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_14)   --->   "%or_ln3467_14 = or i17 %tmpQ_14, i17" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467]   --->   Operation 247 'or' 'or_ln3467_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_14)   --->   "%zext_ln3469_14 = zext i17 %or_ln3467_14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 248 'zext' 'zext_ln3469_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3469_14 = add i32 %zext_ln3469_14, i32 %R_1_14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469]   --->   Operation 249 'add' 'add_ln3469_14' <Predicate = (!icmp_ln79)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3471_14)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln3469_14, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 250 'bitselect' 'tmp_19' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3471_14)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln3459_14, i32" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 251 'bitselect' 'tmp_20' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3471_14)   --->   "%select_ln3450_14 = select i1 %tmp_18, i1 %tmp_19, i1 %tmp_20" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450]   --->   Operation 252 'select' 'select_ln3450_14' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln3471_14 = xor i1 %select_ln3450_14, i1" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 253 'xor' 'xor_ln3471_14' <Predicate = (!icmp_ln79)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%select_ln3471_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i1 %xor_ln3471_13, i1 %xor_ln3471_14" [F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471]   --->   Operation 254 'bitconcatenate' 'select_ln3471_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %magnitude_mat_4371, i16 %select_ln3471_s" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 255 'write' 'write_ln167' <Predicate = (!icmp_ln79)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5760> <FIFO>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 256 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72) [9]  (0.755 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72) [9]  (0 ns)
	'add' operation ('i', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:72) [11]  (0.948 ns)
	blocking operation 0.243 ns on control path)

 <State 3>: 0.948ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79) [18]  (0 ns)
	'add' operation ('j', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:79) [20]  (0.948 ns)

 <State 4>: 4.08ns
The critical path consists of the following:
	fifo read on port 'gradx1_mat_4366' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [26]  (1.95 ns)
	'sub' operation ('sub_ln98', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:98) [29]  (1.02 ns)
	'select' operation ('p', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:98) [30]  (0.42 ns)
	'mul' operation of DSP[35] ('tempgx', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105) [35]  (0.698 ns)

 <State 5>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('tempgy', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:106) [37]  (1.09 ns)

 <State 6>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('tempgy', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:106) [37]  (1.09 ns)

 <State 7>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('tempgx', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:105) [35]  (0 ns)
	'add' operation of DSP[38] ('result_temp', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107) [38]  (0.831 ns)

 <State 8>: 6.42ns
The critical path consists of the following:
	'add' operation of DSP[38] ('result_temp', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107) [38]  (0.831 ns)
	'add' operation ('tmpR_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_magnitude.hpp:107) [46]  (0.868 ns)
	'add' operation ('add_ln3469', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469) [56]  (0.878 ns)
	'select' operation ('select_ln3450', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [57]  (0.44 ns)
	'xor' operation ('xor_ln3471', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [59]  (0.331 ns)
	'or' operation ('or_ln3457_1', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [64]  (0 ns)
	'sub' operation ('sub_ln3459_1', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [66]  (0.907 ns)
	'select' operation ('select_ln3450_1', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [70]  (0.458 ns)
	'xor' operation ('xor_ln3471_1', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [72]  (0.331 ns)
	'or' operation ('or_ln3467_2', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467) [80]  (0 ns)
	'add' operation ('add_ln3469_2', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469) [82]  (0.948 ns)
	'select' operation ('select_ln3450_2', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [83]  (0.431 ns)

 <State 9>: 7.29ns
The critical path consists of the following:
	'xor' operation ('xor_ln3471_2', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [85]  (0.331 ns)
	'or' operation ('or_ln3457_3', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [90]  (0 ns)
	'sub' operation ('sub_ln3459_3', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [92]  (0.989 ns)
	'select' operation ('select_ln3450_3', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [96]  (0.484 ns)
	'xor' operation ('xor_ln3471_3', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [98]  (0.331 ns)
	'or' operation ('or_ln3467_4', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467) [106]  (0 ns)
	'add' operation ('add_ln3469_4', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469) [108]  (1.03 ns)
	'select' operation ('select_ln3450_4', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [109]  (0.429 ns)
	'xor' operation ('xor_ln3471_4', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [111]  (0.331 ns)
	'or' operation ('or_ln3457_5', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [116]  (0 ns)
	'sub' operation ('sub_ln3459_5', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [118]  (1.06 ns)
	'select' operation ('select_ln3450_5', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [122]  (0.438 ns)
	'xor' operation ('xor_ln3471_5', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [124]  (0.331 ns)
	'or' operation ('or_ln3467_6', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467) [132]  (0 ns)
	'add' operation ('add_ln3469_6', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469) [134]  (1.1 ns)
	'select' operation ('select_ln3450_6', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [135]  (0.435 ns)

 <State 10>: 5.9ns
The critical path consists of the following:
	'xor' operation ('xor_ln3471_6', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [137]  (0.331 ns)
	'or' operation ('or_ln3457_7', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [142]  (0 ns)
	'sub' operation ('sub_ln3459_7', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [144]  (1.13 ns)
	'select' operation ('select_ln3450_7', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [148]  (0.413 ns)
	'xor' operation ('xor_ln3471_7', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [150]  (0.331 ns)
	'or' operation ('or_ln3457_8', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [155]  (0 ns)
	'sub' operation ('sub_ln3459_8', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [157]  (1.17 ns)
	'select' operation ('select_ln3450_8', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [161]  (0.465 ns)
	'xor' operation ('xor_ln3471_8', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [163]  (0.331 ns)
	'or' operation ('or_ln3457_9', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [167]  (0 ns)
	'sub' operation ('sub_ln3459_9', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [169]  (1.2 ns)
	'select' operation ('select_ln3450_9', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [173]  (0.525 ns)

 <State 11>: 6.18ns
The critical path consists of the following:
	'xor' operation ('xor_ln3471_9', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [175]  (0.331 ns)
	'or' operation ('or_ln3457_10', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [180]  (0 ns)
	'sub' operation ('sub_ln3459_10', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [182]  (1.2 ns)
	'select' operation ('select_ln3450_10', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [186]  (0.525 ns)
	'xor' operation ('xor_ln3471_10', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [188]  (0.331 ns)
	'or' operation ('or_ln3457_11', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [193]  (0 ns)
	'sub' operation ('sub_ln3459_11', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [195]  (1.2 ns)
	'select' operation ('select_ln3450_11', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [199]  (0.525 ns)
	'xor' operation ('xor_ln3471_11', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [201]  (0.331 ns)
	'or' operation ('or_ln3467_12', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467) [209]  (0 ns)
	'add' operation ('add_ln3469_12', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469) [211]  (1.2 ns)
	'select' operation ('select_ln3450_12', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [212]  (0.525 ns)

 <State 12>: 5.87ns
The critical path consists of the following:
	'xor' operation ('xor_ln3471_12', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [214]  (0.331 ns)
	'or' operation ('or_ln3457_13', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3457) [219]  (0 ns)
	'sub' operation ('sub_ln3459_13', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3459) [221]  (1.2 ns)
	'select' operation ('select_ln3450_13', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [225]  (0.525 ns)
	'xor' operation ('xor_ln3471_13', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [227]  (0.331 ns)
	'or' operation ('or_ln3467_14', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3467) [234]  (0 ns)
	'add' operation ('add_ln3469_14', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3469) [236]  (1.2 ns)
	'select' operation ('select_ln3450_14', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3450) [239]  (0 ns)
	'xor' operation ('xor_ln3471_14', F:/Vitis_Libraries/vision/L1/include\core/xf_math.h:3471) [240]  (0.331 ns)
	fifo write on port 'magnitude_mat_4371' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [242]  (1.95 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
