INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elifnur/Desktop/senior_project/senior_project/subat_29_withpins_andfuncs.sim/sim_1/synth/func/xsim/tb_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module Binary_To_7Segment
INFO: [VRFC 10-311] analyzing module clkgen_xil7series
INFO: [VRFC 10-311] analyzing module custom_module
INFO: [VRFC 10-311] analyzing module ibex_controller
INFO: [VRFC 10-311] analyzing module ibex_core
INFO: [VRFC 10-311] analyzing module ibex_cs_registers
INFO: [VRFC 10-311] analyzing module ibex_ex_block
INFO: [VRFC 10-311] analyzing module ibex_fetch_fifo
INFO: [VRFC 10-311] analyzing module ibex_id_stage
INFO: [VRFC 10-311] analyzing module ibex_if_stage
INFO: [VRFC 10-311] analyzing module ibex_load_store_unit
INFO: [VRFC 10-311] analyzing module ibex_multdiv_fast
INFO: [VRFC 10-311] analyzing module ibex_prefetch_buffer
INFO: [VRFC 10-311] analyzing module ibex_register_file
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module prim_clock_gating
INFO: [VRFC 10-311] analyzing module ram_1p
INFO: [VRFC 10-311] analyzing module rem_instr
INFO: [VRFC 10-311] analyzing module rem_instr_0
INFO: [VRFC 10-311] analyzing module rem_instr_1
INFO: [VRFC 10-311] analyzing module top_artya7_100
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_6_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_60
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_55
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_30
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_36
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_42
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_88
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_96
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_26
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_27
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_31
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_32
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_33
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_37
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_38
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_39
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_43
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_44
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_45
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_51
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_57
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_61
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_28
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_34
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_40
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_46
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_52
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_53
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_56
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_58
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_62
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_89
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_97
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_90
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_98
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_59
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_54
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_29
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_35
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_41
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_87
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_95
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_63
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_64
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_65
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4_91
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5_85
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5_92
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6_93
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7_84
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay_86
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay_94
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection_66
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized24
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized52
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized54
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized57
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_70
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_71
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_72
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_73
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_76
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_78
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_79
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_80
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_81
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_82
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_74
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_77
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized10
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized11
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized9
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_67
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_68
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_69
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_75
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_83
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elifnur/Desktop/senior_project/senior_project/subat_29_withpins_andfuncs.srcs/sources_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
