/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [12:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_4z ? _00_ : celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_8z[0] ? celloutsig_0_0z : celloutsig_0_13z;
  assign celloutsig_1_4z = !(celloutsig_1_3z[5] ? celloutsig_1_3z[20] : celloutsig_1_2z);
  assign celloutsig_0_4z = !(in_data[92] ? _01_ : celloutsig_0_1z);
  assign celloutsig_0_7z = !(in_data[44] ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_14z = celloutsig_0_12z | ~(celloutsig_0_12z);
  assign celloutsig_1_13z = celloutsig_1_9z | celloutsig_1_12z[14];
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[77];
  assign celloutsig_1_6z = ~(in_data[106] ^ celloutsig_1_3z[20]);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[13] ^ celloutsig_1_13z);
  reg [6:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 7'h00;
    else _14_ <= { in_data[21:19], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _03_[6:3], _01_, _03_[1], _00_ } = _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_1_3z[17:9], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_2z = celloutsig_1_1z[3:0] >= celloutsig_1_1z[4:1];
  assign celloutsig_1_11z = _02_[11:0] >= { celloutsig_1_10z[3:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_9z = in_data[8:6] >= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[77:75], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >= { in_data[85:79], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[120:113] <= in_data[113:106];
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z } && { _01_, _03_[1], celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2:0], _02_, celloutsig_1_1z, _02_, celloutsig_1_5z } || { in_data[115:114], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, _02_, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_8z[5:2], celloutsig_0_8z[2], celloutsig_0_9z } || { celloutsig_0_18z[2:1], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_18z = in_data[95:78] * { in_data[22:14], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_3z[24:1] = celloutsig_1_2z ? in_data[122:99] : { in_data[183:164], 1'h0, celloutsig_1_0z, 2'h0 };
  assign celloutsig_0_23z = - celloutsig_0_16z[3:0];
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_1z } | { in_data[109:105], celloutsig_1_4z };
  assign celloutsig_1_9z = & { celloutsig_1_4z, in_data[120:119] };
  assign celloutsig_1_18z = & in_data[184:181];
  assign celloutsig_0_5z = & { _00_, _01_, _03_[6:3], _03_[1], in_data[58:43] };
  assign celloutsig_0_16z = { celloutsig_0_6z[20:18], celloutsig_0_9z, celloutsig_0_14z } - { in_data[44:43], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[137:133] ~^ in_data[169:165];
  assign celloutsig_1_12z = { celloutsig_1_3z[19:9], celloutsig_1_1z } ~^ { in_data[153:147], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_6z = { in_data[22:13], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, _03_[6:3], _01_, _03_[1], _00_, celloutsig_0_2z } ^ { in_data[94:75], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_6z[9:5] ^ { celloutsig_0_16z[2:0], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[21] & in_data[62]) | in_data[8]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & in_data[163]) | celloutsig_1_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_1z));
  assign celloutsig_0_13z = ~((celloutsig_0_9z & in_data[52]) | (celloutsig_0_8z[5] & celloutsig_0_11z));
  assign celloutsig_0_27z = ~((celloutsig_0_19z & celloutsig_0_11z) | (celloutsig_0_19z & celloutsig_0_19z));
  assign celloutsig_0_28z = ~((celloutsig_0_19z & celloutsig_0_17z[2]) | (in_data[33] & celloutsig_0_23z[1]));
  assign { celloutsig_0_8z[5:2], celloutsig_0_8z[0] } = ~ { _03_[5:3], celloutsig_0_2z, celloutsig_0_1z };
  assign { _03_[2], _03_[0] } = { _01_, _00_ };
  assign celloutsig_0_8z[1] = celloutsig_0_8z[2];
  assign celloutsig_1_3z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
