<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::R600SchedStrategy Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1R600SchedStrategy.html">R600SchedStrategy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1R600SchedStrategy-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600SchedStrategy Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600SchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600SchedStrategy__inherit__graph.png" border="0" usemap="#llvm_1_1R600SchedStrategy_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1R600SchedStrategy_inherit__map" id="llvm_1_1R600SchedStrategy_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="5,5,209,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600SchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600SchedStrategy__coll__graph.png" border="0" usemap="#llvm_1_1R600SchedStrategy_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1R600SchedStrategy_coll__map" id="llvm_1_1R600SchedStrategy_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="5,5,209,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa1d7be3ad16a406aa9d4667570f1a853"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#aa1d7be3ad16a406aa9d4667570f1a853">R600SchedStrategy</a> ()</td></tr>
<tr class="separator:aa1d7be3ad16a406aa9d4667570f1a853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8eef7ae29f274127487ec2425d6a235"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#ad8eef7ae29f274127487ec2425d6a235">~R600SchedStrategy</a> ()</td></tr>
<tr class="separator:ad8eef7ae29f274127487ec2425d6a235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1760a96cdc9e6f584b99740060fcee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr class="memdesc:a2c1760a96cdc9e6f584b99740060fcee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a2c1760a96cdc9e6f584b99740060fcee">More...</a><br/></td></tr>
<tr class="separator:a2c1760a96cdc9e6f584b99740060fcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3351536ef89bb6fe156f754d2ee7c24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr class="separator:a3351536ef89bb6fe156f754d2ee7c24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1c22281512c39286cbb9bca97ae7b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr class="separator:abe1c22281512c39286cbb9bca97ae7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="separator:aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae49efe3ba813f5cb7a746245b9b0e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="separator:a4ae49efe3ba813f5cb7a746245b9b0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:aaaecfbf710a0963f957ed2ef002caa66 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">~MachineSchedStrategy</a> ()</td></tr>
<tr class="separator:aaaecfbf710a0963f957ed2ef002caa66 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br/></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d54e917bcbe822353364a34648f5840 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1d54e917bcbe822353364a34648f5840 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a3a8386beb0371134711bb85e91c5e616">More...</a><br/></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00027">27</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aa1d7be3ad16a406aa9d4667570f1a853"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::R600SchedStrategy::R600SchedStrategy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00070">70</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8eef7ae29f274127487ec2425d6a235"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::R600SchedStrategy::~R600SchedStrategy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00074">74</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a2c1760a96cdc9e6f584b99740060fcee"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00026">26</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01181">llvm::R600InstrInfo::getMaxAlusPerClause()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00108">llvm::AMDGPUSubtarget::getTexVTXClauseSize()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00265">llvm::ScheduleDAGMI::hasVRegLiveness()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00339">llvm::AArch64DB::ST</a>.</p>

</div>
</div>
<a class="anchor" id="a3351536ef89bb6fe156f754d2ee7c24c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * R600SchedStrategy::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Pick the next node to schedule, or return NULL. Set IsTopNode to true to schedule the node at the top of the unscheduled region. Otherwise it will be scheduled at the bottom. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00058">58</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00053">getWFCountLimitedByGPR()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a class="anchor" id="a4ae49efe3ba813f5cb7a746245b9b0e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00197">197</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00186">isPhysicalRegCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">193</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>.</p>

</div>
</div>
<a class="anchor" id="abe1c22281512c39286cbb9bca97ae7b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00145">145</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00303">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00304">llvm::MachineInstr::operands_end()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a></li>
<li><a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
