

================================================================
== Vitis HLS Report for 'bfs'
================================================================
* Date:           Mon Jan 15 17:41:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_horizons      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_nodes        |        ?|        ?|         ?|          -|          -|   256|        no|
        |  ++ loop_neighbors  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 9 
5 --> 9 6 
6 --> 7 
7 --> 9 8 
8 --> 6 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %nodes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %nodes"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %edges"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %starting_node"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %starting_node, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %level"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %level_counts"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %checkdata"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hercules_buffer_size"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hercules_buffer_size, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata"   --->   Operation 25 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%starting_node_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %starting_node" [bfs.c:30]   --->   Operation 26 'read' 'starting_node_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%level_addr = getelementptr i8 %level, i64 0, i64 %starting_node_read" [bfs.c:41]   --->   Operation 27 'getelementptr' 'level_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln41 = store i8 0, i8 %level_addr" [bfs.c:41]   --->   Operation 28 'store' 'store_ln41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%level_counts_addr = getelementptr i64 %level_counts, i64 0, i64 0" [bfs.c:42]   --->   Operation 29 'getelementptr' 'level_counts_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%store_ln42 = store i64 1, i4 %level_counts_addr" [bfs.c:42]   --->   Operation 30 'store' 'store_ln42' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%global_time_1_load = load i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 31 'load' 'global_time_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%br_ln44 = br void" [bfs.c:44]   --->   Operation 32 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%horizon = phi i64 0, void, i64 %add_ln44, void" [bfs.c:44]   --->   Operation 33 'phi' 'horizon' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_lcssa42 = phi i32 %global_time_1_load, void, i32 %add_ln13, void" [../../common/hercules.c:13]   --->   Operation 34 'phi' 'p_lcssa42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.08ns)   --->   "%add_ln44 = add i64 %horizon, i64 1" [bfs.c:44]   --->   Operation 35 'add' 'add_ln44' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bfs.c:36]   --->   Operation 36 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i64 %horizon" [bfs.c:44]   --->   Operation 37 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i64 %horizon" [bfs.c:44]   --->   Operation 38 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%data_in_assign_5 = add i32 %trunc_ln44_1, i32 1" [bfs.c:44]   --->   Operation 39 'add' 'data_in_assign_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.76ns)   --->   "%empty = add i8 %trunc_ln44, i8 1" [bfs.c:44]   --->   Operation 40 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln47 = br void" [bfs.c:47]   --->   Operation 41 'br' 'br_ln47' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_lcssa40 = phi i32 %p_lcssa42, void, i32 %p_lcssa41, void %._crit_edge" [../../common/hercules.c:13]   --->   Operation 42 'phi' 'p_lcssa40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%cnt = phi i64 0, void, i64 %cnt_3, void %._crit_edge"   --->   Operation 43 'phi' 'cnt' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%n = phi i9 0, void, i9 %n_1, void %._crit_edge"   --->   Operation 44 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.77ns)   --->   "%n_1 = add i9 %n, i9 1" [bfs.c:47]   --->   Operation 45 'add' 'n_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.88ns)   --->   "%icmp_ln47 = icmp_eq  i9 %n, i9 256" [bfs.c:47]   --->   Operation 46 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 47 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split2, void" [bfs.c:47]   --->   Operation 48 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %n" [bfs.c:47]   --->   Operation 49 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%level_addr_1 = getelementptr i8 %level, i64 0, i64 %zext_ln47" [bfs.c:48]   --->   Operation 50 'getelementptr' 'level_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.23ns)   --->   "%level_load = load i8 %level_addr_1" [bfs.c:48]   --->   Operation 51 'load' 'level_load' <Predicate = (!icmp_ln47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%level_counts_addr_1 = getelementptr i64 %level_counts, i64 0, i64 %add_ln44" [bfs.c:129]   --->   Operation 52 'getelementptr' 'level_counts_addr_1' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln129 = store i64 %cnt, i4 %level_counts_addr_1" [bfs.c:129]   --->   Operation 53 'store' 'store_ln129' <Predicate = (icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i32 %p_lcssa40" [../../common/hercules.c:9]   --->   Operation 54 'zext' 'zext_ln9' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9" [../../common/hercules.c:9]   --->   Operation 55 'getelementptr' 'checkdata_addr' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i64 %cnt" [../../common/hercules.c:12]   --->   Operation 56 'trunc' 'trunc_ln12' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %p_lcssa40, i32 %trunc_ln12, i32 %data_in_assign_5, i32 0" [../../common/hercules.c:12]   --->   Operation 57 'bitconcatenate' 'tmp5' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln12 = or i128 %tmp5, i128 13" [../../common/hercules.c:12]   --->   Operation 58 'or' 'or_ln12' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr, i128 %or_ln12, i16 65535" [../../common/hercules.c:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = (icmp_ln47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %p_lcssa40, i32 1" [../../common/hercules.c:13]   --->   Operation 60 'add' 'add_ln13' <Predicate = (icmp_ln47)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln137 = icmp_eq  i64 %cnt, i64 0" [bfs.c:137]   --->   Operation 61 'icmp' 'icmp_ln137' <Predicate = (icmp_ln47)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void, void %.loopexit" [bfs.c:137]   --->   Operation 62 'br' 'br_ln137' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %add_ln13, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = (icmp_ln47 & icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %hercules_buffer_size, i32 %add_ln13" [bfs.c:148]   --->   Operation 64 'write' 'write_ln148' <Predicate = (icmp_ln47 & icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln149 = ret" [bfs.c:149]   --->   Operation 65 'ret' 'ret_ln149' <Predicate = (icmp_ln47 & icmp_ln137)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [bfs.c:33]   --->   Operation 66 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%level_load = load i8 %level_addr_1" [bfs.c:48]   --->   Operation 67 'load' 'level_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i8 %level_load" [bfs.c:48]   --->   Operation 68 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %sext_ln48" [bfs.c:48]   --->   Operation 69 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.13ns)   --->   "%icmp_ln48 = icmp_eq  i64 %zext_ln48, i64 %horizon" [bfs.c:48]   --->   Operation 70 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.47ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %._crit_edge, void" [bfs.c:48]   --->   Operation 71 'br' 'br_ln48' <Predicate = true> <Delay = 0.47>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%nodes_addr = getelementptr i128 %nodes, i64 0, i64 %zext_ln47" [bfs.c:49]   --->   Operation 72 'getelementptr' 'nodes_addr' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (1.23ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:49]   --->   Operation 73 'load' 'nodes_load' <Predicate = (icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 74 [1/2] (1.23ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:49]   --->   Operation 74 'load' 'nodes_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_begin = trunc i128 %nodes_load" [bfs.c:49]   --->   Operation 75 'trunc' 'tmp_begin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i32 %p_lcssa40" [../../common/hercules.c:9]   --->   Operation 76 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%checkdata_addr_1 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_1" [../../common/hercules.c:9]   --->   Operation 77 'getelementptr' 'checkdata_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i128 %nodes_load" [../../common/hercules.c:11]   --->   Operation 78 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %p_lcssa40, i32 %trunc_ln11, i64 0" [../../common/hercules.c:12]   --->   Operation 79 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln12_1 = or i128 %tmp2, i128 8" [../../common/hercules.c:12]   --->   Operation 80 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_1, i128 %or_ln12_1, i16 65535" [../../common/hercules.c:12]   --->   Operation 81 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_5 : Operation 82 [1/1] (1.01ns)   --->   "%add_ln13_1 = add i32 %p_lcssa40, i32 1" [../../common/hercules.c:13]   --->   Operation 82 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_end = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %nodes_load, i32 64, i32 127" [bfs.c:65]   --->   Operation 83 'partselect' 'tmp_end' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i32 %add_ln13_1" [../../common/hercules.c:9]   --->   Operation 84 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%checkdata_addr_2 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_2" [../../common/hercules.c:9]   --->   Operation 85 'getelementptr' 'checkdata_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %nodes_load, i32 64, i32 95" [../../common/hercules.c:11]   --->   Operation 86 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %add_ln13_1, i32 %tmp_2, i64 0" [../../common/hercules.c:12]   --->   Operation 87 'bitconcatenate' 'tmp6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i128 %tmp6, i128 9" [../../common/hercules.c:12]   --->   Operation 88 'or' 'or_ln12_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_2, i128 %or_ln12_2, i16 65535" [../../common/hercules.c:12]   --->   Operation 89 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_5 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln13_2 = add i32 %p_lcssa40, i32 2" [../../common/hercules.c:13]   --->   Operation 90 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.13ns)   --->   "%icmp_ln84 = icmp_ult  i64 %tmp_begin, i64 %tmp_end" [bfs.c:84]   --->   Operation 91 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.47ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %._crit_edge, void %.lr.ph.preheader" [bfs.c:84]   --->   Operation 92 'br' 'br_ln84' <Predicate = true> <Delay = 0.47>
ST_5 : Operation 93 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln84)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%e_1 = phi i64 %e_2, void %.split._crit_edge, i64 %tmp_begin, void %.lr.ph.preheader"   --->   Operation 94 'phi' 'e_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.13ns)   --->   "%icmp_ln84_1 = icmp_eq  i64 %e_1, i64 %tmp_end" [bfs.c:84]   --->   Operation 95 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84_1, void %.split, void %._crit_edge.loopexit" [bfs.c:84]   --->   Operation 96 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i64 %edges, i64 0, i64 %e_1" [bfs.c:85]   --->   Operation 97 'getelementptr' 'edges_addr' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (1.23ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:85]   --->   Operation 98 'load' 'tmp_dst' <Predicate = (!icmp_ln84_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.47>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_14 = phi i32 %empty_15, void %.split._crit_edge, i32 %add_ln13_2, void %.lr.ph.preheader" [../../common/hercules.c:13]   --->   Operation 99 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%cnt_1 = phi i64 %cnt_2, void %.split._crit_edge, i64 %cnt, void %.lr.ph.preheader"   --->   Operation 100 'phi' 'cnt_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/2] (1.23ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:85]   --->   Operation 102 'load' 'tmp_dst' <Predicate = (!icmp_ln84_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i32 %empty_14" [../../common/hercules.c:9]   --->   Operation 103 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3" [../../common/hercules.c:9]   --->   Operation 104 'getelementptr' 'checkdata_addr_3' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i64 %tmp_dst" [../../common/hercules.c:11]   --->   Operation 105 'trunc' 'trunc_ln11_1' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %empty_14, i32 %trunc_ln11_1, i64 0" [../../common/hercules.c:12]   --->   Operation 106 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln12_3 = or i128 %tmp4, i128 11" [../../common/hercules.c:12]   --->   Operation 107 'or' 'or_ln12_3' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_3, i128 %or_ln12_3, i16 65535" [../../common/hercules.c:12]   --->   Operation 108 'store' 'store_ln12' <Predicate = (!icmp_ln84_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%level_addr_2 = getelementptr i8 %level, i64 0, i64 %tmp_dst" [bfs.c:102]   --->   Operation 109 'getelementptr' 'level_addr_2' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.23ns)   --->   "%tmp_level = load i8 %level_addr_2" [bfs.c:102]   --->   Operation 110 'load' 'tmp_level' <Predicate = (!icmp_ln84_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 111 [1/1] (1.08ns)   --->   "%e_2 = add i64 %e_1, i64 1" [bfs.c:84]   --->   Operation 111 'add' 'e_2' <Predicate = (!icmp_ln84_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.32>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bfs.c:34]   --->   Operation 112 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.01ns)   --->   "%add_ln13_3 = add i32 %empty_14, i32 1" [../../common/hercules.c:13]   --->   Operation 113 'add' 'add_ln13_3' <Predicate = (!icmp_ln84_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/2] (1.23ns)   --->   "%tmp_level = load i8 %level_addr_2" [bfs.c:102]   --->   Operation 114 'load' 'tmp_level' <Predicate = (!icmp_ln84_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i32 %add_ln13_3" [../../common/hercules.c:9]   --->   Operation 115 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%checkdata_addr_4 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_4" [../../common/hercules.c:9]   --->   Operation 116 'getelementptr' 'checkdata_addr_4' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i8 %tmp_level" [../../common/hercules.c:11]   --->   Operation 117 'sext' 'sext_ln11' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %add_ln13_3, i32 %sext_ln11, i64 0" [../../common/hercules.c:12]   --->   Operation 118 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln12_4 = or i128 %tmp7, i128 10" [../../common/hercules.c:12]   --->   Operation 119 'or' 'or_ln12_4' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_4, i128 %or_ln12_4, i16 65535" [../../common/hercules.c:12]   --->   Operation 120 'store' 'store_ln12' <Predicate = (!icmp_ln84_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_8 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln13_4 = add i32 %empty_14, i32 2" [../../common/hercules.c:13]   --->   Operation 121 'add' 'add_ln13_4' <Predicate = (!icmp_ln84_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.84ns)   --->   "%icmp_ln110 = icmp_eq  i8 %tmp_level, i8 127" [bfs.c:110]   --->   Operation 122 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln84_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.42ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %.split._crit_edge, void" [bfs.c:110]   --->   Operation 123 'br' 'br_ln110' <Predicate = (!icmp_ln84_1)> <Delay = 0.42>
ST_8 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln112 = store i8 %empty, i8 %level_addr_2" [bfs.c:112]   --->   Operation 124 'store' 'store_ln112' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i32 %add_ln13_4" [../../common/hercules.c:9]   --->   Operation 125 'zext' 'zext_ln9_5' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%checkdata_addr_5 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_5" [../../common/hercules.c:9]   --->   Operation 126 'getelementptr' 'checkdata_addr_5' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln13_4, i32 %data_in_assign_5, i32 %trunc_ln11_1, i32 0" [../../common/hercules.c:12]   --->   Operation 127 'bitconcatenate' 'tmp9' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln12_5 = or i128 %tmp9, i128 12" [../../common/hercules.c:12]   --->   Operation 128 'or' 'or_ln12_5' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_5, i128 %or_ln12_5, i16 65535" [../../common/hercules.c:12]   --->   Operation 129 'store' 'store_ln12' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_8 : Operation 130 [1/1] (1.01ns)   --->   "%add_ln13_5 = add i32 %empty_14, i32 3" [../../common/hercules.c:13]   --->   Operation 130 'add' 'add_ln13_5' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.08ns)   --->   "%cnt_4 = add i64 %cnt_1, i64 1" [bfs.c:124]   --->   Operation 131 'add' 'cnt_4' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln125 = br void %.split._crit_edge" [bfs.c:125]   --->   Operation 132 'br' 'br_ln125' <Predicate = (!icmp_ln84_1 & icmp_ln110)> <Delay = 0.42>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %add_ln13_5, void, i32 %add_ln13_4, void %.split" [../../common/hercules.c:13]   --->   Operation 133 'phi' 'empty_15' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%cnt_2 = phi i64 %cnt_4, void, i64 %cnt_1, void %.split"   --->   Operation 134 'phi' 'cnt_2' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln84_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.47>
ST_9 : Operation 136 [1/1] (0.47ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 136 'br' 'br_ln0' <Predicate = (icmp_ln48 & icmp_ln84)> <Delay = 0.47>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%p_lcssa41 = phi i32 %p_lcssa40, void %.split2, i32 %add_ln13_2, void, i32 %empty_14, void %._crit_edge.loopexit" [../../common/hercules.c:13]   --->   Operation 137 'phi' 'p_lcssa41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%cnt_3 = phi i64 %cnt, void %.split2, i64 %cnt, void, i64 %cnt_1, void %._crit_edge.loopexit"   --->   Operation 138 'phi' 'cnt_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	wire read on port 'starting_node' (bfs.c:30) [26]  (0 ns)
	'getelementptr' operation ('level_addr', bfs.c:41) [27]  (0 ns)
	'store' operation ('store_ln41', bfs.c:41) of constant 0 on array 'level' [28]  (1.24 ns)

 <State 2>: 1.08ns
The critical path consists of the following:
	'phi' operation ('horizon', bfs.c:44) with incoming values : ('add_ln44', bfs.c:44) [34]  (0 ns)
	'add' operation ('add_ln44', bfs.c:44) [36]  (1.08 ns)

 <State 3>: 2.12ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', bfs.c:47) [46]  (0 ns)
	'getelementptr' operation ('level_addr_1', bfs.c:48) [54]  (0 ns)
	'load' operation ('level_load', bfs.c:48) on array 'level' [55]  (1.24 ns)
	blocking operation 0.881 ns on control path)

 <State 4>: 2.84ns
The critical path consists of the following:
	'load' operation ('level_load', bfs.c:48) on array 'level' [55]  (1.24 ns)
	'icmp' operation ('icmp_ln48', bfs.c:48) [58]  (1.13 ns)
	multiplexor before 'phi' operation ('p_lcssa41', ../../common/hercules.c:13) with incoming values : ('global_time_1_load', ../../common/hercules.c:13) ('add_ln13_2', ../../common/hercules.c:13) ('add_ln13_4', ../../common/hercules.c:13) ('add_ln13_5', ../../common/hercules.c:13) ('add_ln13', ../../common/hercules.c:13) [130]  (0.476 ns)

 <State 5>: 2.84ns
The critical path consists of the following:
	'load' operation ('nodes_load', bfs.c:49) on array 'nodes' [62]  (1.24 ns)
	'icmp' operation ('icmp_ln84', bfs.c:84) [79]  (1.13 ns)
	multiplexor before 'phi' operation ('p_lcssa41', ../../common/hercules.c:13) with incoming values : ('global_time_1_load', ../../common/hercules.c:13) ('add_ln13_2', ../../common/hercules.c:13) ('add_ln13_4', ../../common/hercules.c:13) ('add_ln13_5', ../../common/hercules.c:13) ('add_ln13', ../../common/hercules.c:13) [130]  (0.476 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('e') with incoming values : ('tmp_begin', bfs.c:49) ('e', bfs.c:84) [86]  (0 ns)
	'getelementptr' operation ('edges_addr', bfs.c:85) [92]  (0 ns)
	'load' operation ('tmp_dst', bfs.c:85) on array 'edges' [93]  (1.24 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'load' operation ('tmp_dst', bfs.c:85) on array 'edges' [93]  (1.24 ns)
	'or' operation ('or_ln12_3', ../../common/hercules.c:12) [98]  (0 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.i128> on array 'checkdata' [99]  (1.24 ns)

 <State 8>: 3.32ns
The critical path consists of the following:
	'load' operation ('tmp_level', bfs.c:102) on array 'level' [102]  (1.24 ns)
	'icmp' operation ('icmp_ln110', bfs.c:110) [110]  (0.849 ns)
	multiplexor before 'phi' operation ('empty_15', ../../common/hercules.c:13) with incoming values : ('add_ln13_4', ../../common/hercules.c:13) ('add_ln13_5', ../../common/hercules.c:13) [123]  (0.427 ns)
	'phi' operation ('empty_15', ../../common/hercules.c:13) with incoming values : ('add_ln13_4', ../../common/hercules.c:13) ('add_ln13_5', ../../common/hercules.c:13) [123]  (0 ns)
	blocking operation 0.81 ns on control path)

 <State 9>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_lcssa41', ../../common/hercules.c:13) with incoming values : ('global_time_1_load', ../../common/hercules.c:13) ('add_ln13_2', ../../common/hercules.c:13) ('add_ln13_4', ../../common/hercules.c:13) ('add_ln13_5', ../../common/hercules.c:13) ('add_ln13', ../../common/hercules.c:13) [130]  (0.476 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
