/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [21:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_22z;
  wire [39:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  reg [9:0] celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [25:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  reg [16:0] celloutsig_0_65z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_95z;
  wire celloutsig_0_96z;
  reg [6:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_5z[2] ? celloutsig_1_4z[0] : celloutsig_1_4z[11];
  assign celloutsig_0_17z = celloutsig_0_14z[3] ? celloutsig_0_11z[0] : celloutsig_0_1z;
  assign celloutsig_0_2z = in_data[26] ? celloutsig_0_1z : in_data[48];
  assign celloutsig_0_36z = { celloutsig_0_22z[11:2], celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_27z } / { 1'h1, celloutsig_0_0z[18], celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_0_6z = in_data[19:16] / { 1'h1, celloutsig_0_0z[20:18] };
  assign celloutsig_1_0z = in_data[185:165] / { 1'h1, in_data[134:115] };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_9z } / { 1'h1, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[40:37], celloutsig_0_2z, celloutsig_0_2z } > celloutsig_0_0z[6:1];
  assign celloutsig_1_11z = { celloutsig_1_5z[4:2], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z } > in_data[105:97];
  assign celloutsig_1_18z = { celloutsig_1_4z[4:1], celloutsig_1_7z } > { celloutsig_1_4z[3:1], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_7z = ! { celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_33z = celloutsig_0_9z[6:1] || { celloutsig_0_22z[11:7], celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_0z[18], celloutsig_0_14z } || { celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_32z = celloutsig_0_27z[4:1] || celloutsig_0_28z;
  assign celloutsig_1_3z = celloutsig_1_0z[17] & ~(celloutsig_1_1z);
  assign celloutsig_1_6z = celloutsig_1_1z & ~(celloutsig_1_3z);
  assign celloutsig_1_16z = celloutsig_1_7z & ~(celloutsig_1_11z);
  assign celloutsig_1_19z = celloutsig_1_16z & ~(celloutsig_1_7z);
  assign celloutsig_0_12z = in_data[87] & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } * { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[16:5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[92:76], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z } * celloutsig_0_0z[3:1];
  assign celloutsig_1_4z = { in_data[123:114], celloutsig_1_1z, celloutsig_1_3z } * in_data[137:126];
  assign celloutsig_1_5z = celloutsig_1_4z[9:5] * celloutsig_1_4z[5:1];
  assign celloutsig_0_14z = { celloutsig_0_0z[17:13], celloutsig_0_7z, celloutsig_0_1z } * { celloutsig_0_6z[2:1], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_0z[21:9], celloutsig_0_2z, celloutsig_0_12z } * { in_data[68:56], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_0z[18:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } * { celloutsig_0_0z[9:0], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_16z[19:17] * celloutsig_0_4z;
  assign celloutsig_0_23z = { in_data[42:26], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_15z } * { celloutsig_0_16z[21:1], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_95z = - celloutsig_0_34z[3:1];
  assign celloutsig_0_96z = celloutsig_0_65z[6:1] !== { celloutsig_0_36z[7:3], celloutsig_0_10z };
  assign celloutsig_0_13z = in_data[92:85] !== in_data[82:75];
  assign celloutsig_0_31z = celloutsig_0_11z[4:1] !== { celloutsig_0_4z[1], celloutsig_0_19z };
  assign celloutsig_1_1z = | in_data[187:164];
  assign celloutsig_1_8z = | celloutsig_1_4z[5:2];
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_12z = | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, in_data[187:164], in_data[139:137] };
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[18:10];
  assign celloutsig_0_0z = in_data[51:30] >>> in_data[26:5];
  assign celloutsig_0_34z = { celloutsig_0_16z[5:2], celloutsig_0_26z, celloutsig_0_12z } >>> { celloutsig_0_23z[38:34], celloutsig_0_26z };
  assign celloutsig_0_22z = celloutsig_0_16z[21:9] >>> { celloutsig_0_5z[13:4], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_65z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_65z = { celloutsig_0_34z[5:4], celloutsig_0_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_27z = { celloutsig_0_0z[12:6], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_28z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_28z = { celloutsig_0_23z[29:27], celloutsig_0_26z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
