# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=x86_64 -run-pass none -o - %s | FileCheck %s
# This test ensures that the MIR parser parses and prints subregisters index
# operands correctly.

--- |

  define zeroext i1 @t(i1 %c) {
  entry:
    ret i1 %c
  }

...
---
name:            t
tracksRegLiveness: true
registers:
  - { id: 0, class: gr32 }
  - { id: 1, class: gr8 }
body: |
  bb.0.entry:
    liveins: $edi, $eax
    ; CHECK-LABEL: name: t
    ; CHECK: liveins: $edi, $eax
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[INSERT_SUBREG:%[0-9]+]]:gr32 = INSERT_SUBREG $edi, $al, %subreg.sub_8bit
    ; CHECK-NEXT: [[EXTRACT_SUBREG:%[0-9]+]]:gr8 = EXTRACT_SUBREG $eax, %subreg.sub_8bit_hi
    ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:gr8 = REG_SEQUENCE [[EXTRACT_SUBREG]], %subreg.sub_8bit, [[EXTRACT_SUBREG]], %subreg.sub_8bit_hi
    ; CHECK-NEXT: $ax = COPY [[REG_SEQUENCE]]
    ; CHECK-NEXT: RET64 $ax
    %0 = INSERT_SUBREG $edi, $al, %subreg.sub_8bit
    %1 = EXTRACT_SUBREG $eax, %subreg.sub_8bit_hi
    %2:gr8 = REG_SEQUENCE %1, %subreg.sub_8bit, %1, %subreg.sub_8bit_hi
    $ax = COPY %2
    RET64 $ax
...

