//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_25,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_26
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<32>;
	.reg .b32 	%r<63>;
	.reg .f32 	%f<53>;
	.reg .b64 	%rd<99>;
	.loc	1 19 0                          // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_0];
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_1];
$L__tmp0:
	.loc	1 21 28                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:21:33
	shl.b32 	%r37, %r1, 7;
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_2];
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_3];
	.loc	1 22 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:22:36
	mov.u32 	%r38, %tid.x;
	and.b32  	%r39, %r38, 127;
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_4];
	.loc	1 22 23                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:22:23
	or.b32  	%r40, %r37, %r39;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_5];
	.loc	1 25 21                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:25:21
	bfe.s32 	%r41, %r1, 24, 1;
	shr.u32 	%r42, %r41, 24;
	add.s32 	%r43, %r40, %r42;
	shr.s32 	%r44, %r43, 8;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_6];
	.loc	1 25 28                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:25:28
	shr.u32 	%r45, %r44, 27;
	add.s32 	%r46, %r44, %r45;
	and.b32  	%r47, %r46, -32;
	sub.s32 	%r48, %r44, %r47;
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_7];
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_8];
	.loc	1 26 21                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:26:21
	shr.s32 	%r50, %r40, 31;
	shr.u32 	%r51, %r50, 28;
	add.s32 	%r52, %r40, %r51;
	shr.s32 	%r53, %r52, 4;
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_9];
	.loc	1 26 27                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:26:27
	shr.u32 	%r54, %r53, 28;
	add.s32 	%r55, %r53, %r54;
	and.b32  	%r56, %r55, -16;
	sub.s32 	%r57, %r53, %r56;
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_10];
	.loc	1 27 19                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:27:19
	and.b32  	%r58, %r52, -16;
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_11];
	sub.s32 	%r59, %r40, %r58;
	ld.param.u64 	%rd48, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_12];
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_13];
	.loc	1 29 30                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:29:30
	mul.wide.s32 	%rd50, %r40, 4;
	add.s64 	%rd1, %rd37, %rd50;
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_14];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_15];
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_16];
	.loc	1 30 30                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:30:30
	mul.wide.s32 	%rd54, %r48, 4;
	add.s64 	%rd2, %rd38, %rd54;
	ld.param.u64 	%rd55, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_17];
	.loc	1 30 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd56, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_18];
	.loc	1 31 30                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:31:30
	add.s64 	%rd3, %rd39, %rd54;
	ld.param.u64 	%rd57, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_19];
	.loc	1 31 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	ld.param.u64 	%rd58, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_20];
	mov.b32 	%f1, %r4;
	ld.param.u64 	%rd59, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_21];
	.loc	1 32 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:32:31
	add.s64 	%rd4, %rd40, %rd54;
	ld.param.u64 	%rd60, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_22];
	.loc	1 32 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:32:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	ld.param.u64 	%rd61, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_23];
	.loc	1 33 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:33:31
	add.s64 	%rd5, %rd41, %rd54;
	ld.param.u64 	%rd62, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_24];
	.loc	1 33 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:33:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	ld.param.u64 	%rd63, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_22_param_25];
	.loc	1 34 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:34:31
	add.s64 	%rd6, %rd42, %rd50;
	.loc	1 34 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:34:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:35:31
	mul.wide.s32 	%rd64, %r57, 8;
	add.s64 	%rd8, %rd43, %rd64;
	.loc	1 35 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:35:36
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:36:31
	mul.wide.s32 	%rd65, %r59, 8;
	add.s64 	%rd10, %rd43, %rd65;
	.loc	1 36 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:36:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 37 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:37:31
	add.s64 	%rd11, %rd45, %rd54;
	.loc	1 37 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:37:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 38 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:38:31
	add.s64 	%rd12, %rd46, %rd54;
	.loc	1 38 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:38:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r9;
	.loc	1 39 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:39:32
	add.s64 	%rd13, %rd47, %rd54;
	.loc	1 39 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:39:37
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 40 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:40:32
	add.s64 	%rd14, %rd48, %rd54;
	.loc	1 40 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:40:37
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 41 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:41:32
	add.s64 	%rd16, %rd49, %rd64;
	.loc	1 41 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:41:37
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 42 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:42:32
	add.s64 	%rd18, %rd49, %rd65;
	.loc	1 42 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:42:37
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 43 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:43:32
	add.s64 	%rd19, %rd52, %rd54;
	.loc	1 43 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:43:37
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 44 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:44:32
	add.s64 	%rd20, %rd53, %rd54;
	.loc	1 44 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:44:37
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd20 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r13;
	.loc	1 45 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:45:32
	add.s64 	%rd21, %rd55, %rd54;
	.loc	1 45 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:45:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 46 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:46:32
	add.s64 	%rd22, %rd56, %rd54;
	.loc	1 46 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:46:37
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 47 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:47:32
	add.s64 	%rd24, %rd57, %rd64;
	.loc	1 47 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:47:37
	// begin inline asm
	mov.u64 %rd23, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd23 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 48 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:48:32
	add.s64 	%rd26, %rd57, %rd65;
	.loc	1 48 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:48:37
	// begin inline asm
	mov.u64 %rd25, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd25 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 49 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:49:32
	add.s64 	%rd27, %rd59, %rd54;
	.loc	1 49 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:49:37
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd27 + 0 ];
	// end inline asm
	.loc	1 50 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:50:32
	add.s64 	%rd28, %rd60, %rd54;
	.loc	1 50 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:50:37
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd28 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r17;
	.loc	1 51 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:51:32
	add.s64 	%rd29, %rd61, %rd54;
	.loc	1 51 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:51:37
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 52 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:52:32
	add.s64 	%rd30, %rd62, %rd54;
	.loc	1 52 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:52:37
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd30 + 0 ];
	// end inline asm
	.loc	1 55 18                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:55:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	.loc	1 56 26                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:56:26
	sqrt.approx.ftz.f32 	%f6, %f5;
	.loc	1 58 18                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:58:18
	mov.b32 	%r22, %f6;
	mov.b32 	%r21, 1065353216;
	// begin inline asm
	div.full.f32 %r20, %r21, %r22;
	// end inline asm
	mov.b32 	%f7, %r20;
	.loc	1 72 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:72:35
	shr.u64 	%rd66, %rd7, 60;
	and.b64  	%rd67, %rd66, 8;
	add.s64 	%rd68, %rd67, %rd7;
	.loc	1 76 52                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:76:52
	shl.b32 	%r60, %r44, 6;
	.loc	1 76 31                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:76:31
	shl.b64 	%rd69, %rd9, 2;
	add.s64 	%rd70, %rd44, %rd69;
	shr.u64 	%rd71, %rd9, 58;
	and.b64  	%rd72, %rd71, 32;
	add.s64 	%rd73, %rd70, %rd72;
	shl.b64 	%rd74, %rd68, 5;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.s32 	%rd76, %r60, 4;
	add.s64 	%rd31, %rd75, %rd76;
	.loc	1 76 57                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:76:57
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd31 + 0 ];
	// end inline asm
	.loc	1 78 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:78:20
	add.f32 	%f8, %f2, 0f3727C5AC;
	.loc	1 79 27                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:79:27
	sqrt.approx.ftz.f32 	%f9, %f8;
	.loc	1 80 19                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:80:19
	mov.b32 	%r26, %f9;
	// begin inline asm
	div.full.f32 %r24, %r21, %r26;
	// end inline asm
	mov.b32 	%f10, %r24;
	.loc	1 89 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:89:35
	shr.u64 	%rd77, %rd15, 61;
	and.b64  	%rd78, %rd77, 4;
	add.s64 	%rd79, %rd78, %rd15;
	.loc	1 93 53                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:93:53
	shl.b32 	%r61, %r44, 4;
	.loc	1 93 32                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:93:32
	shl.b64 	%rd80, %rd17, 2;
	add.s64 	%rd81, %rd51, %rd80;
	shr.u64 	%rd82, %rd17, 59;
	and.b64  	%rd83, %rd82, 16;
	add.s64 	%rd84, %rd81, %rd83;
	shl.b64 	%rd85, %rd79, 4;
	add.s64 	%rd86, %rd84, %rd85;
	mul.wide.s32 	%rd87, %r61, 4;
	add.s64 	%rd32, %rd86, %rd87;
	.loc	1 93 58                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:93:58
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r27 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 95 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:95:20
	add.f32 	%f11, %f3, 0f3727C5AC;
	.loc	1 96 27                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:96:27
	sqrt.approx.ftz.f32 	%f12, %f11;
	.loc	1 97 19                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:97:19
	mov.b32 	%r30, %f12;
	// begin inline asm
	div.full.f32 %r28, %r21, %r30;
	// end inline asm
	mov.b32 	%f13, %r28;
	.loc	1 106 35                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:106:35
	shr.u64 	%rd88, %rd23, 62;
	and.b64  	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd89, %rd23;
	.loc	1 110 52                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:110:52
	shl.b32 	%r62, %r44, 2;
	.loc	1 110 32                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:110:32
	shl.b64 	%rd91, %rd25, 2;
	add.s64 	%rd92, %rd58, %rd91;
	shr.u64 	%rd93, %rd25, 60;
	and.b64  	%rd94, %rd93, 8;
	add.s64 	%rd95, %rd92, %rd94;
	shl.b64 	%rd96, %rd90, 3;
	add.s64 	%rd97, %rd95, %rd96;
	mul.wide.s32 	%rd98, %r62, 4;
	add.s64 	%rd33, %rd97, %rd98;
	.loc	1 110 57                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:110:57
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r31 }, [ %rd33 + 0 ];
	// end inline asm
	.loc	1 112 20                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:112:20
	add.f32 	%f14, %f4, 0f3727C5AC;
	.loc	1 113 27                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:113:27
	sqrt.approx.ftz.f32 	%f15, %f14;
	.loc	1 93 58                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:93:58
	mov.b32 	%f16, %r27;
	mov.b32 	%f17, %r31;
	.loc	1 43 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:43:37
	mov.b32 	%f18, %r12;
	mov.b32 	%f19, %r16;
	.loc	1 29 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:29:35
	mov.b32 	%f20, %r2;
	.loc	1 30 35                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:30:35
	mov.b32 	%f21, %r3;
	.loc	1 53 18                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:53:18
	sub.f32 	%f22, %f20, %f21;
	.loc	1 61 19                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:61:19
	mul.f32 	%f23, %f22, %f7;
	.loc	1 32 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:32:36
	mov.b32 	%f24, %r5;
	.loc	1 33 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:33:36
	mov.b32 	%f25, %r6;
	.loc	1 63 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:63:20
	fma.rn.f32 	%f26, %f23, %f24, %f25;
	.loc	1 34 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:34:36
	mov.b32 	%f27, %r7;
	.loc	1 64 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:64:20
	add.f32 	%f28, %f26, %f27;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p30, %f28, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f29, 0f00000000, %f28, %p30;
$L__tmp2:
	.loc	1 68 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:68:20
	add.f32 	%f30, %f29, 0f00000000;
	.loc	1 76 57                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:76:57
	mov.b32 	%f31, %r23;
	.loc	1 37 36                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:37:36
	mov.b32 	%f32, %r8;
	.loc	1 77 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:77:20
	sub.f32 	%f33, %f31, %f32;
	.loc	1 82 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:82:20
	mul.f32 	%f34, %f33, %f10;
	.loc	1 39 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:39:37
	mov.b32 	%f35, %r10;
	.loc	1 40 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:40:37
	mov.b32 	%f36, %r11;
	.loc	1 84 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:84:20
	fma.rn.f32 	%f37, %f34, %f35, %f36;
	.loc	1 85 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:85:20
	add.f32 	%f38, %f30, %f37;
	.loc	1 45 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:45:37
	mov.b32 	%f39, %r14;
	mov.b32 	%f40, %r18;
	.loc	1 46 37                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:46:37
	mov.b32 	%f41, %r15;
	mov.b32 	%f42, %r19;
	.loc	1 114 19                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:114:19
	mov.b32 	%r34, %f15;
	// begin inline asm
	div.full.f32 %r32, %r21, %r34;
	// end inline asm
	mov.b32 	%f43, %r32;
	.loc	1 94 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:94:20
	sub.f32 	%f44, %f17, %f19;
	sub.f32 	%f45, %f16, %f18;
	.loc	1 99 20                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:99:20
	mul.f32 	%f46, %f45, %f13;
	mul.f32 	%f47, %f44, %f43;
	.loc	1 101 20                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:101:20
	fma.rn.f32 	%f48, %f47, %f40, %f42;
	fma.rn.f32 	%f49, %f46, %f39, %f41;
	.loc	1 102 20                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:102:20
	add.f32 	%f50, %f38, %f49;
	.loc	1 119 20                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:119:20
	add.f32 	%f51, %f50, %f48;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p31, %f51, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f52, 0f00000000, %f51, %p31;
$L__tmp4:
	.loc	1 121 25                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:121:25
	add.s64 	%rd34, %rd63, %rd50;
	.loc	1 121 37                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:121:37
	mov.b32 	%r35, %f29;
	// begin inline asm
	@%p1 st.global.b32 [ %rd34 + 0 ], { %r35 };
	// end inline asm
	.loc	1 122 28                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:122:28
	add.s64 	%rd35, %rd36, %rd50;
	.loc	1 122 40                        // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:122:40
	mov.b32 	%r36, %f52;
	// begin inline asm
	@%p1 st.global.b32 [ %rd35 + 0 ], { %r36 };
	// end inline asm
	.loc	1 122 4                         // crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py:122:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/rc/crcpal4eqpjlynz2ar2foqzrt3opf6gffylnlpcx7sisplemmjxb.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 248                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf1 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 99
.b8 112
.b8 97
.b8 108
.b8 52
.b8 101
.b8 113
.b8 112
.b8 106
.b8 108
.b8 121
.b8 110
.b8 122
.b8 50
.b8 97
.b8 114
.b8 50
.b8 102
.b8 111
.b8 113
.b8 122
.b8 114
.b8 116
.b8 51
.b8 111
.b8 112
.b8 102
.b8 54
.b8 103
.b8 102
.b8 102
.b8 121
.b8 108
.b8 110
.b8 108
.b8 112
.b8 99
.b8 120
.b8 55
.b8 115
.b8 105
.b8 115
.b8 112
.b8 108
.b8 101
.b8 109
.b8 109
.b8 106
.b8 120
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 99
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x52 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 50
.b8 50
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb5:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xca:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 66                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xe2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 120                                 // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
