#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Wed Nov  9 22:50:36 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Wed Nov  9 22:51:02 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      49.704 MHz         20.000         20.119         -0.119
 jtag_TCK_Inferred            1.000 MHz     129.232 MHz       1000.000          7.738        496.131
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.119      -0.148              2          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.131       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.174       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.250       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.901       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.935       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.240       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.087       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.990       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.211       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.288       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.266       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.861       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.383       0.000              0           2699
 jtag_TCK_Inferred                                 499.544       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.705
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.832       4.396         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.261       4.657 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.273       4.930         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.276       5.206 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.276       5.482         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.284       5.766 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.287       6.053         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.165       6.218 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.435       6.653         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.209       6.862 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.622       7.484         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.209       7.693 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.815       8.508         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.276       8.784 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.049         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.165       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.312       9.526         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.165       9.691 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.423      10.114         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.334      10.448 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.448         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.097      10.545 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      10.605 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      10.605         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.097      10.702 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.702         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.381      11.083 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.345         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.164      11.509 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.869      12.378         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.326      12.704 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.060      12.764 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      12.764         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.097      12.861 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      12.921 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.921         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.097      13.018 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.018         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.078 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.097      13.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.235 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.235         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.097      13.332 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.332         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.392 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.392         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.198      13.590 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.479      14.069         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.216      14.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.261      14.546         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.282      14.828 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.620      15.448         _N3822           
 CLMA_58_196/Y1                    td                    0.207      15.655 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.622      16.277         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.282      16.559 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.467      17.026         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.282      17.308 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       1.026      18.334         u_rib/slave_sel [0]
 CLMA_78_152/Y0                    td                    0.282      18.616 r       u_rib/N127_11/gateop/F
                                   net (fanout=1)        0.262      18.878         u_rib/N127 [11]  
 CLMA_78_152/Y1                    td                    0.169      19.047 r       u_rib/N169_43_4/gateop_perm/Z
                                   net (fanout=1)        0.301      19.348         u_rib/_N15727    
 CLMS_78_145/Y1                    td                    0.169      19.517 r       u_rib/N169_43_5/gateop_perm/Z
                                   net (fanout=7)        0.584      20.101         u_rib/mux_s_data [11]
 CLMA_82_136/Y0                    td                    0.164      20.265 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[3]/gateop_perm/Z
                                   net (fanout=2)        0.264      20.529         u_tinyriscv_core/u_exu/u_exu_mem/_N2726
 CLMA_82_136/Y1                    td                    0.169      20.698 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[11]/gateop_perm/Z
                                   net (fanout=5)        0.505      21.203         _N8798           
 CLMS_86_149/Y1                    td                    0.207      21.410 r       u_rib/N219_11/gateop/F
                                   net (fanout=16)       2.800      24.210         s0_data_o[11]    
 DRM_34_40/DA0[12]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]

 Data arrival time                                                  24.210         Logic Levels: 29 
                                                                                   Logic: 6.784ns(34.238%), Route: 13.030ns(65.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513      23.705         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.077                          
 clock uncertainty                                      -0.050      24.027                          

 Setup time                                              0.064      24.091                          

 Data required time                                                 24.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.091                          
 Data arrival time                                                 -24.210                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.832       4.396         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.261       4.657 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.273       4.930         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.276       5.206 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.276       5.482         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.284       5.766 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.287       6.053         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.165       6.218 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.435       6.653         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.209       6.862 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.622       7.484         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.209       7.693 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.815       8.508         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.276       8.784 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.049         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.165       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.312       9.526         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.165       9.691 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.423      10.114         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.334      10.448 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.448         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.097      10.545 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      10.605 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      10.605         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.097      10.702 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.702         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.381      11.083 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.345         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.164      11.509 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.869      12.378         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.326      12.704 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.060      12.764 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      12.764         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.097      12.861 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      12.921 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.921         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.097      13.018 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.018         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.078 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.097      13.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.235 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.235         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.097      13.332 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.332         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.392 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.392         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.198      13.590 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.479      14.069         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.216      14.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.261      14.546         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.282      14.828 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.620      15.448         _N3822           
 CLMA_58_196/Y1                    td                    0.207      15.655 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.622      16.277         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.282      16.559 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.467      17.026         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.282      17.308 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.280      17.588         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.284      17.872 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.262      18.134         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.169      18.303 r       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.603      18.906         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.164      19.070 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.663      19.733         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.169      19.902 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.291      20.193         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.379      20.572 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.306      20.878         _N2979           
 CLMA_50_116/Y3                    td                    0.169      21.047 r       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        3.095      24.142         s1_data_o[0]     
 DRM_122_20/DA0[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.142         Logic Levels: 29 
                                                                                   Logic: 6.958ns(35.238%), Route: 12.788ns(64.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535      23.727         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.099                          
 clock uncertainty                                      -0.050      24.049                          

 Setup time                                              0.064      24.113                          

 Data required time                                                 24.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.113                          
 Data arrival time                                                 -24.142                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.832       4.396         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.261       4.657 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.273       4.930         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.276       5.206 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.276       5.482         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.284       5.766 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.287       6.053         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.165       6.218 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.435       6.653         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.209       6.862 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.622       7.484         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.209       7.693 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.815       8.508         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.276       8.784 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.049         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.165       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.312       9.526         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.165       9.691 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.423      10.114         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.334      10.448 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.448         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.097      10.545 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      10.605 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      10.605         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.097      10.702 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.702         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.381      11.083 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.345         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.164      11.509 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.869      12.378         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.326      12.704 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.060      12.764 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      12.764         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.097      12.861 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      12.921 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.921         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.097      13.018 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.018         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.078 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.097      13.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.235 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.235         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.097      13.332 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.332         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.392 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.392         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.198      13.590 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.479      14.069         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.216      14.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.261      14.546         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.282      14.828 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.620      15.448         _N3822           
 CLMA_58_196/Y1                    td                    0.207      15.655 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.622      16.277         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.282      16.559 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.467      17.026         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.282      17.308 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.280      17.588         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.284      17.872 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.262      18.134         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.169      18.303 r       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.603      18.906         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.164      19.070 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.663      19.733         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.169      19.902 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.291      20.193         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.379      20.572 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.298      20.870         _N2979           
 CLMA_50_128/Y3                    td                    0.169      21.039 r       u_rib/N219_32/gateop_perm/Z
                                   net (fanout=16)       3.069      24.108         s0_data_o[0]     
 DRM_122_268/DA0[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.108         Logic Levels: 29 
                                                                                   Logic: 6.958ns(35.298%), Route: 12.754ns(64.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551      23.743         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.115                          
 clock uncertainty                                      -0.050      24.065                          

 Setup time                                              0.064      24.129                          

 Data required time                                                 24.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.129                          
 Data arrival time                                                 -24.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       3.762         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q1                    tco                   0.223       3.985 f       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.213       4.198         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMS_86_285/M2                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   4.198         Logic Levels: 0  
                                                                                   Logic: 0.223ns(51.147%), Route: 0.213ns(48.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.848       4.412         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.016       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -4.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       3.762         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q0                    tco                   0.223       3.985 f       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.222       4.207         u_jtag_top/u_jtag_dm/rx_data [8]
 CLMS_86_285/M0                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D

 Data arrival time                                                   4.207         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.112%), Route: 0.222ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.848       4.412         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.016       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -4.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.587       3.779         ntclkbufg_1      
 CLMA_98_120/CLK                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK

 CLMA_98_120/Q0                    tco                   0.223       4.002 f       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.280       4.282         u_tinyriscv_core/u_exu/mem_op1_o [6]
 CLMS_102_129/M2                                                           f       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D

 Data arrival time                                                   4.282         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.334%), Route: 0.280ns(55.666%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.857       4.421         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.016       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                  -4.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.982
  Launch Clock Delay      :  5.793
  Clock Pessimism Removal :  0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594     503.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799     505.793         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.241     506.034 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.577     506.611         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.381     506.992 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       1.121     508.113         u_jtag_top/u_jtag_driver/_N5158
 CLMS_78_285/Y1                    td                    0.382     508.495 r       u_jtag_top/u_jtag_driver/N118_27[28]/gateop_perm/Z
                                   net (fanout=1)        0.748     509.243         u_jtag_top/u_jtag_driver/N118 [28]
 CLMS_78_293/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4

 Data arrival time                                                 509.243         Logic Levels: 2  
                                                                                   Logic: 1.004ns(29.101%), Route: 2.446ns(70.899%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302    1003.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.563    1004.982         ntclkbufg_0      
 CLMS_78_293/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.575    1005.557                          
 clock uncertainty                                      -0.050    1005.507                          

 Setup time                                             -0.133    1005.374                          

 Data required time                                               1005.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.374                          
 Data arrival time                                                -509.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.793
  Clock Pessimism Removal :  0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594     503.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799     505.793         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.241     506.034 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.577     506.611         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.381     506.992 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.687     507.679         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.164     507.843 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.195     509.038         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.038         Logic Levels: 2  
                                                                                   Logic: 0.786ns(24.222%), Route: 2.459ns(75.778%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302    1003.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.965         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.575    1005.540                          
 clock uncertainty                                      -0.050    1005.490                          

 Setup time                                             -0.180    1005.310                          

 Data required time                                               1005.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.310                          
 Data arrival time                                                -509.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.793
  Clock Pessimism Removal :  0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594     503.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799     505.793         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.241     506.034 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.577     506.611         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.381     506.992 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.687     507.679         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.164     507.843 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.195     509.038         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.038         Logic Levels: 2  
                                                                                   Logic: 0.786ns(24.222%), Route: 2.459ns(75.778%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302    1003.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.965         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.575    1005.540                          
 clock uncertainty                                      -0.050    1005.490                          

 Setup time                                             -0.177    1005.313                          

 Data required time                                               1005.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.313                          
 Data arrival time                                                -509.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.957
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  -0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302       3.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.577       4.996         ntclkbufg_0      
 CLMA_86_276/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_276/Q3                    tco                   0.223       5.219 f       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       5.509         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_82_280/M2                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.802       4.101         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.101 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.856       5.957         ntclkbufg_0      
 CLMA_82_280/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.682       5.275                          
 clock uncertainty                                       0.000       5.275                          

 Hold time                                              -0.016       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                  -5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.950
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  -0.930

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302       3.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.568       4.987         ntclkbufg_0      
 CLMS_78_289/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_289/Q0                    tco                   0.224       5.211 r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.348         u_jtag_top/u_jtag_driver/rx_data [14]
 CLMA_78_288/M0                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   5.348         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.802       4.101         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.101 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.849       5.950         ntclkbufg_0      
 CLMA_78_288/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.930       5.020                          
 clock uncertainty                                       0.000       5.020                          

 Hold time                                              -0.012       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                  -5.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  -0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302       3.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.557       4.976         ntclkbufg_0      
 CLMA_86_292/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK

 CLMA_86_292/Q1                    tco                   0.223       5.199 f       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.391       5.590         u_jtag_top/u_jtag_driver/shift_reg [7]
 CLMA_82_289/M2                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/D

 Data arrival time                                                   5.590         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.319%), Route: 0.391ns(63.681%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.802       4.101         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.101 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.846       5.947         ntclkbufg_0      
 CLMA_82_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.682       5.265                          
 clock uncertainty                                       0.000       5.265                          

 Hold time                                              -0.016       5.249                          

 Data required time                                                  5.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.249                          
 Data arrival time                                                  -5.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.758
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.261       4.684 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      2.411       7.095         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.214       7.309 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      3.593      10.902         gpio_0/N9        
 CLMA_106_108/RS                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.902         Logic Levels: 1  
                                                                                   Logic: 0.475ns(7.331%), Route: 6.004ns(92.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.566      23.758         ntclkbufg_1      
 CLMA_106_108/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.130                          
 clock uncertainty                                      -0.050      24.080                          

 Recovery time                                          -0.277      23.803                          

 Data required time                                                 23.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.803                          
 Data arrival time                                                 -10.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.261       4.684 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      2.411       7.095         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.214       7.309 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      3.459      10.768         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.768         Logic Levels: 1  
                                                                                   Logic: 0.475ns(7.486%), Route: 5.870ns(92.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.124                          
 clock uncertainty                                      -0.050      24.074                          

 Recovery time                                          -0.118      23.956                          

 Data required time                                                 23.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.956                          
 Data arrival time                                                 -10.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.757
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.261       4.684 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      2.411       7.095         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.214       7.309 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      3.336      10.645         gpio_0/N9        
 DRM_122_0/RSTB[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.645         Logic Levels: 1  
                                                                                   Logic: 0.475ns(7.634%), Route: 5.747ns(92.366%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.565      23.757         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.372      24.129                          
 clock uncertainty                                      -0.050      24.079                          

 Recovery time                                          -0.122      23.957                          

 Data required time                                                 23.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.957                          
 Data arrival time                                                 -10.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.518       3.710         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.223       3.933 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.219       4.152         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.152       4.304 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.376       4.680         gpio_0/N9        
 DRM_62_188/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.680         Logic Levels: 1  
                                                                                   Logic: 0.375ns(38.660%), Route: 0.595ns(61.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.805       4.369         ntclkbufg_1      
 DRM_62_188/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.771                          
 clock uncertainty                                       0.000       3.771                          

 Removal time                                           -0.026       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.935                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.518       3.710         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.223       3.933 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.219       4.152         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.152       4.304 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.394       4.698         gpio_0/N9        
 DRM_62_188/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.698         Logic Levels: 1  
                                                                                   Logic: 0.375ns(37.955%), Route: 0.613ns(62.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.810       4.374         ntclkbufg_1      
 DRM_62_188/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.598       3.776                          
 clock uncertainty                                       0.000       3.776                          

 Removal time                                           -0.053       3.723                          

 Data required time                                                  3.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.723                          
 Data arrival time                                                  -4.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.518       3.710         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.223       3.933 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.219       4.152         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.152       4.304 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.429       4.733         gpio_0/N9        
 DRM_62_164/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.733         Logic Levels: 1  
                                                                                   Logic: 0.375ns(36.657%), Route: 0.648ns(63.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.805       4.369         ntclkbufg_1      
 DRM_62_164/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.771                          
 clock uncertainty                                       0.000       3.771                          

 Removal time                                           -0.026       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                  -4.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.879       4.443         ntclkbufg_1      
 CLMS_78_265/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMS_78_265/Q0                    tco                   0.261       4.704 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.345       7.049         jtag_halt_req_o  
 CLMS_38_169/Y0                    td                    0.351       7.400 f       N4/gateop_perm/Z 
                                   net (fanout=1)        2.066       9.466         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       9.588 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.588         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      12.376 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      12.537         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  12.537         Logic Levels: 3  
                                                                                   Logic: 3.522ns(43.514%), Route: 4.572ns(56.486%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594       3.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799       5.793         ntclkbufg_0      
 CLMS_114_281/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_114_281/Q0                   tco                   0.239       6.032 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.325       9.357         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       9.479 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.479         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      12.267 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.327         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  12.327         Logic Levels: 2  
                                                                                   Logic: 3.149ns(48.194%), Route: 3.385ns(51.806%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.846       4.410         ntclkbufg_1      
 CLMA_90_144/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_90_144/Q2                    tco                   0.261       4.671 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.636       6.307         gpio_ctrl[2]     
 CLMA_58_121/Y1                    td                    0.169       6.476 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        2.451       8.927         N103_inv         
 IOL_151_46/TO                     td                    0.129       9.056 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       9.056         gpio_tri[1]/ntT  
 IOBD_152_46/PAD                   tse                   2.788      11.844 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061      11.905         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.905         Logic Levels: 3  
                                                                                   Logic: 3.347ns(44.656%), Route: 4.148ns(55.344%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.564       1.738         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.738         Logic Levels: 2  
                                                                                   Logic: 1.029ns(59.206%), Route: 0.709ns(40.794%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.564       1.738         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.738         Logic Levels: 2  
                                                                                   Logic: 1.029ns(59.206%), Route: 0.709ns(40.794%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       1.966       3.140         nt_jtag_TMS      
 CLMA_118_284/D0                                                           f       u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.140         Logic Levels: 2  
                                                                                   Logic: 1.115ns(35.510%), Route: 2.025ns(64.490%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.209       3.764 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.255       4.019         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.221       4.240 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.259       4.499         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.227       4.726 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.236       4.962         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.132       5.094 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.376       5.470         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.167       5.637 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.515       6.152         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.167       6.319 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.724       7.043         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.221       7.264 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.244       7.508         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.132       7.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.258       7.898         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.132       8.030 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.357       8.387         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.267       8.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.654         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.083       8.737 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.083       8.875 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.875         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.305       9.180 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.241       9.421         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.131       9.552 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.236         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.262      10.498 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.553 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.553         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.083      10.636 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.691 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.691         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.083      10.774 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.774         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.829 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.829         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.083      10.912 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.912         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.967 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.967         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.083      11.050 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.050         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.105 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.105         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.158      11.263 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.402      11.665         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.173      11.838 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.240      12.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.226      12.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.506      12.810         _N3822           
 CLMA_58_196/Y1                    td                    0.165      12.975 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.505      13.480         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.226      13.706 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.360      14.066         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.226      14.292 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.886      15.178         u_rib/slave_sel [0]
 CLMA_78_152/Y0                    td                    0.226      15.404 r       u_rib/N127_11/gateop/F
                                   net (fanout=1)        0.241      15.645         u_rib/N127 [11]  
 CLMA_78_152/Y1                    td                    0.135      15.780 r       u_rib/N169_43_4/gateop_perm/Z
                                   net (fanout=1)        0.250      16.030         u_rib/_N15727    
 CLMS_78_145/Y1                    td                    0.135      16.165 r       u_rib/N169_43_5/gateop_perm/Z
                                   net (fanout=7)        0.455      16.620         u_rib/mux_s_data [11]
 CLMA_82_136/Y0                    td                    0.131      16.751 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[3]/gateop_perm/Z
                                   net (fanout=2)        0.245      16.996         u_tinyriscv_core/u_exu/u_exu_mem/_N2726
 CLMA_82_136/Y1                    td                    0.135      17.131 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[11]/gateop_perm/Z
                                   net (fanout=5)        0.402      17.533         _N8798           
 CLMS_86_149/Y1                    td                    0.180      17.713 f       u_rib/N219_11/gateop/F
                                   net (fanout=16)       2.488      20.201         s0_data_o[11]    
 DRM_34_40/DA0[12]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]

 Data arrival time                                                  20.201         Logic Levels: 29 
                                                                                   Logic: 5.517ns(33.143%), Route: 11.129ns(66.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.252      23.061         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.319                          
 clock uncertainty                                      -0.050      23.269                          

 Setup time                                              0.019      23.288                          

 Data required time                                                 23.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.288                          
 Data arrival time                                                 -20.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.087                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.209       3.764 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.255       4.019         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.221       4.240 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.259       4.499         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.227       4.726 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.236       4.962         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.132       5.094 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.376       5.470         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.167       5.637 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.515       6.152         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.167       6.319 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.724       7.043         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.221       7.264 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.244       7.508         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.132       7.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.258       7.898         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.132       8.030 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.357       8.387         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.267       8.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.654         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.083       8.737 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.083       8.875 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.875         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.305       9.180 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.241       9.421         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.131       9.552 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.236         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.262      10.498 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.553 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.553         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.083      10.636 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.691 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.691         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.083      10.774 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.774         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.829 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.829         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.083      10.912 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.912         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.967 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.967         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.083      11.050 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.050         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.105 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.105         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.158      11.263 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.402      11.665         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.173      11.838 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.240      12.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.226      12.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.506      12.810         _N3822           
 CLMA_58_196/Y1                    td                    0.165      12.975 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.505      13.480         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.226      13.706 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.360      14.066         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.226      14.292 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.264      14.556         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.227      14.783 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.241      15.024         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.143      15.167 f       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.444      15.611         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.131      15.742 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.514      16.256         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.135      16.391 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.237      16.628         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.304      16.932 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.242      17.174         _N2979           
 CLMA_50_128/Y3                    td                    0.143      17.317 f       u_rib/N219_32/gateop_perm/Z
                                   net (fanout=16)       2.847      20.164         s0_data_o[0]     
 DRM_122_268/DA0[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  20.164         Logic Levels: 29 
                                                                                   Logic: 5.658ns(34.066%), Route: 10.951ns(65.934%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.293      23.102         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.360                          
 clock uncertainty                                      -0.050      23.310                          

 Setup time                                              0.019      23.329                          

 Data required time                                                 23.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.329                          
 Data arrival time                                                 -20.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.209       3.764 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.255       4.019         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.221       4.240 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.259       4.499         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.227       4.726 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.236       4.962         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.132       5.094 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.376       5.470         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.167       5.637 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.515       6.152         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.167       6.319 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.724       7.043         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.221       7.264 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.244       7.508         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.132       7.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.258       7.898         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.132       8.030 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.357       8.387         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.267       8.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.654         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.083       8.737 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.083       8.875 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.875         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.305       9.180 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.241       9.421         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.131       9.552 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.236         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.262      10.498 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.553 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.553         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.083      10.636 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.691 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.691         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.083      10.774 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.774         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.829 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.829         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.083      10.912 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.912         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.967 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.967         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.083      11.050 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.050         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.105 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.105         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.158      11.263 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.402      11.665         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.173      11.838 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.240      12.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.226      12.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.506      12.810         _N3822           
 CLMA_58_196/Y1                    td                    0.165      12.975 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.505      13.480         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.226      13.706 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.360      14.066         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.226      14.292 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.264      14.556         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.227      14.783 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.241      15.024         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.143      15.167 f       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.444      15.611         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.131      15.742 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.514      16.256         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.135      16.391 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.237      16.628         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.304      16.932 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.253      17.185         _N2979           
 CLMA_50_116/Y3                    td                    0.143      17.328 f       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        2.730      20.058         s1_data_o[0]     
 DRM_122_20/DA0[0]                                                         f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  20.058         Logic Levels: 29 
                                                                                   Logic: 5.658ns(34.285%), Route: 10.845ns(65.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.271      23.080         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.338                          
 clock uncertainty                                      -0.050      23.288                          

 Setup time                                              0.019      23.307                          

 Data required time                                                 23.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.307                          
 Data arrival time                                                 -20.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316       3.125         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q1                    tco                   0.198       3.323 r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.207       3.530         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMS_86_285/M2                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   3.530         Logic Levels: 0  
                                                                                   Logic: 0.198ns(48.889%), Route: 0.207ns(51.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                              -0.003       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316       3.125         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q0                    tco                   0.198       3.323 r       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.227       3.550         u_jtag_top/u_jtag_dm/rx_data [8]
 CLMS_86_285/M0                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.198ns(46.588%), Route: 0.227ns(53.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                              -0.003       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.322       3.131         ntclkbufg_1      
 CLMA_98_120/CLK                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK

 CLMA_98_120/Q0                    tco                   0.198       3.329 r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.259       3.588         u_tinyriscv_core/u_exu/mem_op1_o [6]
 CLMS_102_129/M2                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D

 Data arrival time                                                   3.588         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.326%), Route: 0.259ns(56.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.511       3.578         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                              -0.003       3.317                          

 Data required time                                                  3.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.317                          
 Data arrival time                                                  -3.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.174
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333     503.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455     504.916         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.193     505.109 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.472     505.581         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.305     505.886 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.871     506.757         u_jtag_top/u_jtag_driver/_N5158
 CLMS_78_285/Y1                    td                    0.307     507.064 r       u_jtag_top/u_jtag_driver/N118_27[28]/gateop_perm/Z
                                   net (fanout=1)        0.595     507.659         u_jtag_top/u_jtag_driver/N118 [28]
 CLMS_78_293/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4

 Data arrival time                                                 507.659         Logic Levels: 2  
                                                                                   Logic: 0.805ns(29.347%), Route: 1.938ns(70.653%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923    1002.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.311    1004.174         ntclkbufg_0      
 CLMS_78_293/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.772                          
 clock uncertainty                                      -0.050    1004.722                          

 Setup time                                             -0.073    1004.649                          

 Data required time                                               1004.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.649                          
 Data arrival time                                                -507.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.155
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333     503.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455     504.916         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.193     505.109 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.472     505.581         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.305     505.886 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.529     506.415         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.131     506.546 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.000     507.546         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.546         Logic Levels: 2  
                                                                                   Logic: 0.629ns(23.916%), Route: 2.001ns(76.084%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923    1002.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.155         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.598    1004.753                          
 clock uncertainty                                      -0.050    1004.703                          

 Setup time                                             -0.112    1004.591                          

 Data required time                                               1004.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.591                          
 Data arrival time                                                -507.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.155
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333     503.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455     504.916         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.193     505.109 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.472     505.581         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.305     505.886 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.529     506.415         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.131     506.546 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.000     507.546         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.546         Logic Levels: 2  
                                                                                   Logic: 0.629ns(23.916%), Route: 2.001ns(76.084%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923    1002.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.155         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.598    1004.753                          
 clock uncertainty                                      -0.050    1004.703                          

 Setup time                                             -0.111    1004.592                          

 Data required time                                               1004.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.592                          
 Data arrival time                                                -507.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.790
  Launch Clock Delay      :  4.185
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923       2.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.322       4.185         ntclkbufg_0      
 CLMA_86_276/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_276/Q3                    tco                   0.198       4.383 r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.286       4.669         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_82_280/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   4.669         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.909%), Route: 0.286ns(59.091%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.202       3.269         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.521       4.790         ntclkbufg_0      
 CLMA_82_280/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.406       4.384                          
 clock uncertainty                                       0.000       4.384                          

 Hold time                                              -0.003       4.381                          

 Data required time                                                  4.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.381                          
 Data arrival time                                                  -4.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  4.178
  Clock Pessimism Removal :  -0.579

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923       2.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.315       4.178         ntclkbufg_0      
 CLMS_78_289/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_289/Q0                    tco                   0.198       4.376 r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.515         u_jtag_top/u_jtag_driver/rx_data [14]
 CLMA_78_288/M0                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   4.515         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.202       3.269         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515       4.784         ntclkbufg_0      
 CLMA_78_288/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.579       4.205                          
 clock uncertainty                                       0.000       4.205                          

 Hold time                                              -0.003       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                  -4.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[2]/opit_0_inv_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.760
  Launch Clock Delay      :  4.145
  Clock Pessimism Removal :  -0.579

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923       2.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.282       4.145         ntclkbufg_0      
 CLMA_106_297/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_106_297/Q1                   tco                   0.197       4.342 f       u_jtag_top/u_jtag_driver/tx/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.111       4.453         u_jtag_top/u_jtag_driver/tx/state_0
 CLMA_106_288/B4                                                           f       u_jtag_top/u_jtag_driver/tx/req_data[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.197ns(63.961%), Route: 0.111ns(36.039%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.202       3.269         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.491       4.760         ntclkbufg_0      
 CLMA_106_288/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/req_data[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.579       4.181                          
 clock uncertainty                                       0.000       4.181                          

 Hold time                                              -0.057       4.124                          

 Data required time                                                  4.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.124                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.206       3.785 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      1.899       5.684         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.192       5.876 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      2.964       8.840         gpio_0/N9        
 CLMA_106_108/RS                                                           f       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.840         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.565%), Route: 4.863ns(92.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.301      23.110         ntclkbufg_1      
 CLMA_106_108/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.368                          
 clock uncertainty                                      -0.050      23.318                          

 Recovery time                                          -0.212      23.106                          

 Data required time                                                 23.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.106                          
 Data arrival time                                                  -8.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.206       3.785 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      1.899       5.684         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.192       5.876 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      2.927       8.803         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.803         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.619%), Route: 4.826ns(92.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325      23.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                          -0.058      23.284                          

 Data required time                                                 23.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.284                          
 Data arrival time                                                  -8.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.206       3.785 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      1.899       5.684         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.192       5.876 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      2.842       8.718         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.718         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.745%), Route: 4.741ns(92.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Recovery time                                          -0.058      23.253                          

 Data required time                                                 23.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.253                          
 Data arrival time                                                  -8.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.256       3.065         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.197       3.262 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.211       3.473         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.134       3.607 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.365       3.972         gpio_0/N9        
 DRM_62_188/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.972         Logic Levels: 1  
                                                                                   Logic: 0.331ns(36.494%), Route: 0.576ns(63.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.463       3.530         ntclkbufg_1      
 DRM_62_188/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Removal time                                           -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -3.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.256       3.065         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.197       3.262 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.211       3.473         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.134       3.607 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.382       3.989         gpio_0/N9        
 DRM_62_188/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.989         Logic Levels: 1  
                                                                                   Logic: 0.331ns(35.823%), Route: 0.593ns(64.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.468       3.535         ntclkbufg_1      
 DRM_62_188/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.416       3.119                          
 clock uncertainty                                       0.000       3.119                          

 Removal time                                           -0.026       3.093                          

 Data required time                                                  3.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.093                          
 Data arrival time                                                  -3.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.256       3.065         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.197       3.262 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.211       3.473         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.134       3.607 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.410       4.017         gpio_0/N9        
 DRM_62_164/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.017         Logic Levels: 1  
                                                                                   Logic: 0.331ns(34.769%), Route: 0.621ns(65.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.463       3.530         ntclkbufg_1      
 DRM_62_164/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Removal time                                           -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -4.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333       3.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455       4.916         ntclkbufg_0      
 CLMS_114_281/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_114_281/Q0                   tco                   0.192       5.108 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.055       8.163         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       8.244 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.244         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049      10.293 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.353         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.353         Logic Levels: 2  
                                                                                   Logic: 2.322ns(42.707%), Route: 3.115ns(57.293%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.543       3.610         ntclkbufg_1      
 CLMS_78_265/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMS_78_265/Q0                    tco                   0.206       3.816 f       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.829       5.645         jtag_halt_req_o  
 CLMS_38_169/Y0                    td                    0.281       5.926 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.897       7.823         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       7.904 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.904         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       9.953 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.114         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.114         Logic Levels: 3  
                                                                                   Logic: 2.617ns(40.237%), Route: 3.887ns(59.763%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.503       3.570         ntclkbufg_1      
 CLMA_90_144/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_90_144/Q2                    tco                   0.209       3.779 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.306       5.085         gpio_ctrl[2]     
 CLMA_58_121/Y1                    td                    0.143       5.228 f       N103inv/gateop_perm/Z
                                   net (fanout=1)        2.106       7.334         N103_inv         
 IOL_151_46/TO                     td                    0.081       7.415 f       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.415         gpio_tri[1]/ntT  
 IOBD_152_46/PAD                   tse                   2.049       9.464 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061       9.525         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                   9.525         Logic Levels: 3  
                                                                                   Logic: 2.482ns(41.679%), Route: 3.473ns(58.321%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.494       1.491         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.491         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.143%), Route: 0.639ns(42.857%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.494       1.491         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.491         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.143%), Route: 0.639ns(42.857%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       1.798       2.709         nt_jtag_TMS      
 CLMA_118_284/D0                                                           r       u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.709         Logic Levels: 2  
                                                                                   Logic: 0.852ns(31.451%), Route: 1.857ns(68.549%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 29.000 sec
Action report_timing: CPU time elapsed is 17.719 sec
Current time: Wed Nov  9 22:51:02 2022
Action report_timing: Peak memory pool usage is 516,460,544 bytes
Report timing is finished successfully.
