INTSTYLE=ise
INFILE=D:\NYU\nanolab\FPGA\simulink_decimation_filter\deci_filter_HDLcoder\verilog\test\OUTPUT_MATLAB\wirein_test1\wirein_test1.ncd
OUTFILE=D:\NYU\nanolab\FPGA\simulink_decimation_filter\deci_filter_HDLcoder\verilog\test\OUTPUT_MATLAB\wirein_test1\wirein_test1.bit
FAMILY=Spartan6
PART=xc6slx16-2ftg256
WORKINGDIR=D:\NYU\nanolab\FPGA\simulink_decimation_filter\deci_filter_HDLcoder\verilog\test\OUTPUT_MATLAB\wirein_test1
LICENSE=WebPack
USER_INFO=211365369_0_0_331
