/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_2z | out_data[37]) & out_data[39]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[5] | in_data[109]) & in_data[139]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_6z = ~((in_data[132] | celloutsig_1_1z) & celloutsig_1_3z[3]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_5z) & celloutsig_1_0z[6]);
  assign celloutsig_1_14z = ~((celloutsig_1_1z | celloutsig_1_0z[0]) & celloutsig_1_1z);
  assign celloutsig_0_2z = ~((in_data[87] | in_data[44]) & in_data[15]);
  assign celloutsig_1_17z = ~((celloutsig_1_11z | celloutsig_1_0z[6]) & celloutsig_1_11z);
  assign celloutsig_1_18z = ~((celloutsig_1_4z[4] | celloutsig_1_2z[0]) & celloutsig_1_16z[0]);
  assign celloutsig_0_3z = { in_data[10:8], celloutsig_0_1z } + in_data[24:21];
  assign celloutsig_1_0z = in_data[143:137] + in_data[177:171];
  assign celloutsig_1_2z = { in_data[123:122], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } + { in_data[167:163], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z[5:1], celloutsig_1_1z } + in_data[105:100];
  assign celloutsig_1_4z = in_data[121:117] + { in_data[105:102], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_3z + { celloutsig_1_2z[11:7], celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_8z[2:0] + { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[132:124], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_18z } + { celloutsig_1_2z[12:10], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_7z };
  reg [8:0] _17_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 9'h000;
    else _17_ <= { in_data[20:16], celloutsig_0_3z };
  assign out_data[40:32] = _17_;
  assign celloutsig_0_0z = in_data[14] & in_data[32];
  assign celloutsig_1_5z = in_data[153] & celloutsig_1_4z[4];
  assign celloutsig_1_11z = celloutsig_1_2z[5] & celloutsig_1_5z;
  assign { out_data[128], out_data[107:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
