


`timescale 1 ns / 1 ps
// Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
// Created on Sun Oct 07 23:43:25 2019


module testbench;


reg arstn_sig, srstn_sig, clk_sig, we_sig;
reg [31:0] data_sig;
wire [31:0] q_sig;


lab1 lab1_inst
(
	.data(data_sig) ,	// input [31:0] data_sig
	.arstn(arstn_sig) ,	// input  arstn_sig
	.we(we_sig) ,	// input  we_sig
	.clk(clk_sig) ,	// input  clk_sig
	.srstn(srstn_sig) ,	// input  srstn_sig
	.q(q_sig) 	// output [31:0] q_sig
);

initial begin
	clk_sig=1'b0;
	forever #1 clk_sig=~clk_sig;
end




initial begin 
	arstn_sig = 1'b1;
	srstn_sig = 1'b1;
	we_sig = 1'b1;

	#2 arstn_sig = ~arstn_sig;
	#2 arstn_sig = ~arstn_sig;

	#50 srstn_sig=~srstn_sig;
	#10 srstn_sig=~srstn_sig;
end



initial begin 
	data_sig=32'h89475308;
	#20 data_sig=32'hdfac6700;
	#60 data_sig=32'hdeadbeef;
	#20 $stop();
end

endmodule 

