# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../../source/entry_counter.vhd" \
"../../../../../source/exponentiation.vhd" \
"../../../../../source/fsm.vhd" \
"../../../../../source/monpro.vhd" \
"../../../../../source/vlnw_controller.vhd" \
"../../../../../testbench/exponentiation_tb.vhd" \

# Do not sort compile order
nosort
