# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/dpu-sc7180.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Description of Qualcomm Display DPU dt properties.

maintainers:
  - Krishna Manikandan <mkrishn@codeaurora.org>

description: |
  Device tree bindings for MSM Mobile Display Subsytem(MDSS) that encapsulates
  sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree
  bindings of MDSS and DPU are mentioned for SC7180 target.

properties:
  compatible:
    items:
      - const: qcom,sc7180-mdss

  reg:
    maxItems: 1

  reg-names:
    const: mdss

  power-domains:
    maxItems: 1

  clocks:
    maxItems: 3

  clock-names:
    items:
      - const: iface
      - const: ahb
      - const: core

  interrupts:
    maxItems: 1

  interrupt-controller: true

  "#interrupt-cells":
    const: 1

  iommus:
    maxItems: 1

  "#address-cells":
    const: 2

  "#size-cells":
    const: 2

  ranges: true

  interconnects:
    description: |
      Interconnect path specifier for MDSS according to
      Documentation/devicetree/bindings/interconnect/interconnect.txt.
      An entry should contain 2 paths corresponding to 2 AXI ports representing
      source and destination ports.
    minItems: 1

  interconnect-names:
    description: |
      MDSS will have 2 port names to differentiate between the
      2 interconnect paths defined with interconnect specifier.
    items:
      - const: mdp0-mem

  assigned-clocks:
    maxItems: 1

  assigned-clock-rates:
    maxItems: 1

patternProperties:
  "^mdp@[0-9a-f]+$":
    type: object
    description: Node containing the properties of DPU.

    properties:
      compatible:
        items:
          - const: qcom,sc7180-dpu

      reg:
        maxItems: 2

      reg-names:
        items:
          - const: mdp
          - const: vbif

      clocks:
        maxItems: 6

      clock-names:
        description: |
          Device clock names, must be in same order as clocks property.
          The following clocks are required.
        items:
          - const: bus
          - const: iface
          - const: rot
          - const: lut
          - const: core
          - const: vsync

      interrupts:
        maxItems: 1

      ports:
        type: object
        description: |
          Contains the list of output ports from DPU device. These ports
          connect to interfaces that are external to the DPU hardware,
          such as DSI, DP etc. Each output port contains an endpoint that
          describes how it is connected to an external interface. These
          are described by the standard properties documented in files
          mentioned below.

          Documentation/devicetree/bindings/graph.txt
          Documentation/devicetree/bindings/media/video-interfaces.txt

        properties:
          port@0:
            type: object
            description: DPU_INTF1 (DSI1)
          port@1:
            type: object
            description: DPU_INTF2 (DSI2)
          port@2:
            type: object
            description: DPU_INTF0 (DP)

      assigned-clocks:
        maxItems: 4

      assigned-clock-rates:
        maxItems: 4

required:
  - compatible
  - reg
  - reg-names
  - power-domains
  - clocks
  - clock-names
  - interrupts
  - interrupt-controller
  - iommus

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,dispcc-sc7180.h>
    #include <dt-bindings/clock/qcom,gcc-sc7180.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interconnect/qcom,sdm845.h>

    soc: soc {
      #address-cells = <2>;
      #size-cells = <2>;

      mdss: mdss@ae00000 {
         compatible = "qcom,sc7180-mdss";
         reg = <0 0xae00000 0 0x1000>;
         reg-names = "mdss";
         power-domains = <&dispcc MDSS_GDSC>;

         clocks = <&gcc GCC_DISP_AHB_CLK>,
                  <&dispcc DISP_CC_MDSS_AHB_CLK>,
                  <&dispcc DISP_CC_MDSS_MDP_CLK>;

         clock-names = "iface", "ahb", "core";

         assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>;
         assigned-clock-rates = <300000000>;

         interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
         interrupt-controller;
         #interrupt-cells = <1>;

         interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>;

         interconnect-names = "mdp0-mem";

         iommus = <&apps_smmu 0x800 0x2>;

         #address-cells = <2>;
         #size-cells = <2>;

         mdp: mdp@ae01000 {
                   compatible = "qcom,sc7180-dpu";
                   reg = <0 0x0ae01000 0 0x8f000>,
                         <0 0x0aeb0000 0 0x2008>;

                   reg-names = "mdp", "vbif";

                   clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
                            <&dispcc DISP_CC_MDSS_AHB_CLK>,
                            <&dispcc DISP_CC_MDSS_ROT_CLK>,
                            <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
                            <&dispcc DISP_CC_MDSS_MDP_CLK>,
                            <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
                   clock-names = "bus", "iface", "rot", "lut", "core",
                                 "vsync";
                   assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>,
                                     <&dispcc DISP_CC_MDSS_VSYNC_CLK>,
                                     <&dispcc DISP_CC_MDSS_ROT_CLK>,
                                     <&dispcc DISP_CC_MDSS_ROT_CLK>;
                   assigned-clock-rates = <300000000>,
                                          <19200000>,
                                          <19200000>,
                                          <19200000>;

                   interrupt-parent = <&mdss>;
                   interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;

                   ports {
                           #address-cells = <1>;
                           #size-cells = <0>;

                           port@0 {
                                   reg = <0>;
                                   dpu_intf1_out: endpoint {
                                                  remote-endpoint = <&dsi0_in>;
                                   };
                           };

                           port@2 {
                                   reg = <2>;
                                   dpu_intf0_out: endpoint {
                                                  remote-endpoint = <&dp_in>;
                                   };
                           };

                   };
         };
      };
    };
...
