# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 20:51:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 20:52:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 20:52:01 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:01 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 20:52:01 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:01 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 20:52:01 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 20:52:01 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
dl_tb/cuv/usmp_val \
sim:/
# invalid command name "dl_tb/cuv/usmp_val"
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 20:52:38 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 20:52:39 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:39 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 20:52:39 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:39 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 20:52:39 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:39 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 20:52:39 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:39 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 20:52:39 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 20:52:41 on Apr 14,2025, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 20:52:41 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC


restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 20:53:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 20:53:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 20:53:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 20:53:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 20:53:18 on Apr 14,2025, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 20:53:18 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:55 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 20:53:55 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:55 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 20:53:55 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:55 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 20:53:55 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:55 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 20:53:55 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:55 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 20:53:55 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 20:53:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 20:53:58 on Apr 14,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 20:53:58 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
dl_tb/cuv/usmp_val \
sim:/
# invalid command name "dl_tb/cuv/usmp_val"
add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC


restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:24 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:01:25 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:01:26 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:26 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:01:26 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:26 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:01:26 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:26 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:01:26 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:01:28 on Apr 14,2025, Elapsed time: 0:07:30
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:01:28 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:52 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:02:52 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:52 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:02:52 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:52 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:02:52 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:52 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:02:53 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:53 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:02:54 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:02:55 on Apr 14,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:02:55 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_mpl_dff
restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:32 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:04:32 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:32 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:04:32 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:32 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:04:32 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:32 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:04:32 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:32 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:04:32 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:33 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:04:33 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:04:36 on Apr 14,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:04:36 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 133: Unable to remove directory "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:11:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:11:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:11:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:11:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:11:17 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:11:18 on Apr 14,2025, Elapsed time: 0:06:42
# Errors: 10, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:11:18 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:12:14 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:12:14 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:12:14 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:12:14 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:12:14 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:12:14 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:14 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:12:15 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:12:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:12:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:12:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:12:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:15 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:12:15 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:12:17 on Apr 14,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:12:17 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl_dff \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:20 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:14:20 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:20 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:21 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:14:21 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:22 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:14:22 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:22 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:14:22 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:14:23 on Apr 14,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:14:23 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:15:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:15:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:15:18 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:18 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:15:18 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:15:19 on Apr 14,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:15:19 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl
add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_mpl
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:47 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:48 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:18:48 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:18:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:18:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:18:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:18:50 on Apr 14,2025, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:18:50 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:19:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:19:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:19:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:19:56 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:56 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:19:57 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:19:59 on Apr 14,2025, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:19:59 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:20:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:20:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:20:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:49 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:20:49 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:50 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:20:50 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:20:52 on Apr 14,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:20:52 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:58 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:22:58 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:58 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:22:58 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:22:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:23:00 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:00 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:23:00 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:23:01 on Apr 14,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:23:01 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:24:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:24:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:24:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:24:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:24:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:24:16 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:16 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:24:17 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:24:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:24:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:24:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:24:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:17 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:24:17 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:24:19 on Apr 14,2025, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:24:19 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
do sls_SSRM_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:58 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 21:24:58 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:58 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 21:24:58 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:58 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 21:24:58 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 21:24:59 on Apr 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:59 on Apr 14,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_SSRM_vhdl_tb
# -- Compiling architecture behavior of sls_SSRM_vhdl_tb
# End time: 21:25:00 on Apr 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_SSRM_vhdl_tb
# End time: 21:25:01 on Apr 14,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_SSRM_vhdl_tb 
# Start time: 21:25:01 on Apr 14,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_ssrm_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_ssrm_package
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all

add wave -position insertpoint  \
sim:/sls_ssrm_vhdl_tb/cuv/c_dff_out \
sim:/sls_ssrm_vhdl_tb/cuv/usM_val \
sim:/sls_ssrm_vhdl_tb/cuv/usmp_val \
sim:/sls_ssrm_vhdl_tb/cuv/shr_out_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_C \
sim:/sls_ssrm_vhdl_tb/cuv/ph_out \
sim:/sls_ssrm_vhdl_tb/cuv/mpl_out \
sim:/sls_ssrm_vhdl_tb/cuv/LD_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/Rst_mpl \
sim:/sls_ssrm_vhdl_tb/cuv/MC

restart -f
run -all
# End time: 21:25:32 on Apr 14,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
