<?xml version="1.0" encoding="UTF-8"?>


<!-- TMS320C2000 CLA Program ROM CRC32
     ===================================
     The offsets noted below are based on the base address that is specified in the device file that includes this file
     -->
<module id="CLA_PROM_CRC32" HW_revision="" XML_version="1" description="CLA PROM CRC32 Registers">
   <register id="CRC32-CONTROLREG" acronym="CRC32-CONTROLREG" offset="0x0" page="1" width="32" description="CRC32-Control Register" >
       <bitfield id="START" width="1" begin="0" end="0" resetval="0" description= "Start Bit"   range="" rwaccess="RW" />
       <bitfield id="FREE_SOFT" width="1" begin="4" end="4" resetval="0" description= "Emulation Control Bit"   range="" rwaccess="RW" />
       <bitfield id="HALT" width="1" begin="8" end="8" resetval="0" description= "Halt Bit"   range="" rwaccess="RW" />
       <bitfield id="BLOCKSIZE" width="7" begin="22" end="16" resetval="0" description= "Block size of ROM for which CRC is to be calculated"   range="" rwaccess="RW" />
   </register>
   <register id="CRC32-STARTADDRESS" acronym="CRC32-STARTADDRESS" offset="0x2" page="1" width="32" description="CRC32-Start address Register" />
   <register id="CRC32-SEED" acronym="CRC32-SEED" offset="0x4" page="1" width="32" description="CRC32-Seed Register" />
   <register id="CRC32-STATUSREG" acronym="CRC32-STATUSREG" offset="0x6" page="1" width="32" description="CRC32-Status Register" >
       <bitfield id="CURRENTADDR" width="16" begin="15" end="0" resetval="0" description= "Point to the data fetch unit current address"   range="" rwaccess="R" />
       <bitfield id="CRCCHECKSTATUS" width="1" begin="23" end="23" resetval="0" description= "CRC active status"   range="" rwaccess="R" />
       <bitfield id="RUNSTATUS" width="1" begin="31" end="31" resetval="0" description= "CRC active status"   range="" rwaccess="R" />
   </register>
   <register id="CRC32-CRCRESULT" acronym="CRC32-CRCRESULT" offset="0x8" page="1" width="32" description="CRC32-CRC RESULT Register" />
   <register id="CRC32-GOLDENCRC" acronym="CRC32-GOLDENCRC" offset="0xA" page="1" width="32" description="CRC32-GOLDEN CRC Register" />
   <register id="CRC32-INTEN" acronym="CRC32-INTEN" offset="0x18" page="1" width="32" description="CRC32-Interrupt Enable Register" >
       <bitfield id="CRCDONE" width="1" begin="1" end="1" resetval="0" description= "CRCDONE interrupt enable register"   range="" rwaccess="RW" />
   </register>
   <register id="CRC32-FLG" acronym="CRC32-FLG" offset="0x1A" page="1" width="32" description="CRC32-Interrupt Flag Register" >
       <bitfield id="INT" width="1" begin="0" end="0" resetval="0" description= "Global Interrupt Status Flag"   range="" rwaccess="R" />
       <bitfield id="CRCDONE" width="1" begin="1" end="1" resetval="0" description= "CRCDONE interrupt status flag"   range="" rwaccess="R" />
   </register>
   <register id="CRC32-CLR" acronym="CRC32-CLR" offset="0x1C" page="1" width="32" description="CRC32-Interrupt Clear Register" >
       <bitfield id="INT" width="1" begin="0" end="0" resetval="0" description= "Global Interrupt clear"   range="" rwaccess="RW" />
       <bitfield id="CRCDONE" width="1" begin="1" end="1" resetval="0" description= "CRCDONE interrupt clear"   range="" rwaccess="RW" />
   </register>
   <register id="CRC32-FRC" acronym="CRC32-FRC" offset="0x1E" page="1" width="32" description="CRC32-Interrupt Force Register" >
       <bitfield id="CRCDONE" width="1" begin="1" end="1" resetval="0" description= "CRCDONE interrupt force"   range="" rwaccess="W" />
   </register>
</module>