0.7
2020.2
Jun 10 2021
20:04:57
E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new/tb_adder4.v,1770771701,verilog,,,,tb_adder4,,,,,,,,
,,,,E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/imports/new/hadder.v,,full_adder,,,,,,,,
,,,,E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new/tb_adder4.v,,hadder,,,,,,,,
E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/new/adder4.v,1770771948,verilog,,E:/project/FPGA/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/imports/new/full_adder.v,,adder4,,,,,,,,
