#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul  4 18:30:58 2025
# Process ID: 22496
# Current directory: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/BicubicDDRTest_BicubicResizer_0_0_synth_1
# Command line: vivado.exe -log BicubicDDRTest_BicubicResizer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BicubicDDRTest_BicubicResizer_0_0.tcl
# Log file: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/BicubicDDRTest_BicubicResizer_0_0_synth_1/BicubicDDRTest_BicubicResizer_0_0.vds
# Journal file: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/BicubicDDRTest_BicubicResizer_0_0_synth_1\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
source BicubicDDRTest_BicubicResizer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Capstone/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BicubicDDRTest_BicubicResizer_0_0
Command: synth_design -top BicubicDDRTest_BicubicResizer_0_0 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4052
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2384.645 ; gain = 337.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_BicubicResizer_0_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_BicubicResizer_0_0/synth/BicubicDDRTest_BicubicResizer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bicubicResizer' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicResizerTop.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicResizerTop.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicResizerTop.v:314]
INFO: [Synth 8-6157] synthesizing module 'imageRearranger_clamp' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/imageRearranger_clamp.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/imageRearranger_clamp.v:115]
INFO: [Synth 8-6157] synthesizing module 'lineBuffer' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/lineBuffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lineBuffer' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/lineBuffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'imageRearranger_clamp' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/imageRearranger_clamp.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCU_array' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/BCU_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'bicubicComputeUnit' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubic_compute_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'bicubic_rom2d' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicWeightRom.v:1]
INFO: [Synth 8-226] default block is never used [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicWeightRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bicubic_rom2d' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicWeightRom.v:1]
INFO: [Synth 8-6157] synthesizing module 'kernelCalc' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubic_compute_unit.v:76]
INFO: [Synth 8-6157] synthesizing module 'pipelined_multiplier_2stage' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/pipelined_multiplier_2stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_multiplier_2stage' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/pipelined_multiplier_2stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'kernelCalc' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubic_compute_unit.v:76]
INFO: [Synth 8-6155] done synthesizing module 'bicubicComputeUnit' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubic_compute_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCU_array' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/BCU_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'bicubicValueBuffer' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicValueBuffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_bram_quad_to_single_axi4s' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/fifo_bram_quad_to_single_axi4s.v:9]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_no_change_1_clock_ram' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/xilinx_true_dual_port_no_change_1_clock_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_no_change_1_clock_ram' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/xilinx_true_dual_port_no_change_1_clock_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fifo_bram_quad_to_single_axi4s' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/fifo_bram_quad_to_single_axi4s.v:9]
INFO: [Synth 8-6157] synthesizing module 'colPixelStream' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/colPixelStream.v:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_no_change_1_clock_ram__parameterized0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/xilinx_true_dual_port_no_change_1_clock_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_no_change_1_clock_ram__parameterized0' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/xilinx_true_dual_port_no_change_1_clock_ram.v:7]
INFO: [Synth 8-226] default block is never used [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/colPixelStream.v:66]
INFO: [Synth 8-226] default block is never used [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/colPixelStream.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/colPixelStream.v:121]
INFO: [Synth 8-6155] done synthesizing module 'colPixelStream' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/colPixelStream.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bicubicValueBuffer' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicValueBuffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bicubicResizer' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ipshared/f9e8/src/bicubicResizerTop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_BicubicResizer_0_0' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_BicubicResizer_0_0/synth/BicubicDDRTest_BicubicResizer_0_0.v:53]
WARNING: [Synth 8-7129] Port rsta in module xilinx_true_dual_port_no_change_1_clock_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xilinx_true_dual_port_no_change_1_clock_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xilinx_true_dual_port_no_change_1_clock_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xilinx_true_dual_port_no_change_1_clock_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xilinx_true_dual_port_no_change_1_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xilinx_true_dual_port_no_change_1_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xilinx_true_dual_port_no_change_1_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xilinx_true_dual_port_no_change_1_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_recusriveMod in module BCU_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module bicubicResizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module bicubicResizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2540.258 ; gain = 493.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.711 ; gain = 499.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.711 ; gain = 499.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2565.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2818.145 ; gain = 0.742
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.422 ; gain = 104.277
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2922.422 ; gain = 875.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2922.422 ; gain = 875.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2922.422 ; gain = 875.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'clampState_reg' in module 'imageRearranger_clamp'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'colPixelStream'
INFO: [Synth 8-802] inferred FSM for state register 'clampState_reg' in module 'bicubicResizer'
INFO: [Synth 8-802] inferred FSM for state register 'WrControlState_reg' in module 'bicubicResizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              CLAMP_IDLE |                               00 |                              000
                Y0_CLAMP |                               01 |                              001
            Y_CLAMP_IDLE |                               10 |                              010
                 Y_CLAMP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clampState_reg' using encoding 'sequential' in module 'imageRearranger_clamp'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg"
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_no_change_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xilinx_true_dual_port_no_change_1_clock_ram__parameterized0:/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "xilinx_true_dual_port_no_change_1_clock_ram__parameterized0:/BRAM_reg"
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_no_change_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   WRITE |                               01 |                              001
                    READ |                               10 |                              010
               READ_HOLD |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'colPixelStream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              CLAMP_IDLE |                             0000 |                             0000
               CLAMP_X_1 |                             0001 |                             0001
               CLAMP_X_2 |                             0010 |                             0010
         CLAMP_Y_Y1_IDLE |                             0011 |                             0011
              CLAMP_Y_11 |                             0100 |                             0100
              CLAMP_Y_12 |                             0101 |                             0101
         CLAMP_Y_Y2_IDLE |                             0110 |                             0110
              CLAMP_Y_21 |                             0111 |                             0111
              CLAMP_Y_22 |                             1000 |                             1000
             CLAMP_CLEAR |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clampState_reg' using encoding 'sequential' in module 'bicubicResizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WRITE_IDLE |                              001 |                               00
         REARRANGE_READY |                              010 |                               01
              WRITE_HOLD |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WrControlState_reg' using encoding 'one-hot' in module 'bicubicResizer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2922.422 ; gain = 875.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 768   
	   4 Input   18 Bit       Adders := 96    
	   2 Input   18 Bit       Adders := 432   
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 22    
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 49    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	              384 Bit    Registers := 2     
	              256 Bit    Registers := 16    
	              128 Bit    Registers := 57    
	               96 Bit    Registers := 6     
	               32 Bit    Registers := 1731  
	               24 Bit    Registers := 1544  
	               18 Bit    Registers := 1248  
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 49    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1762  
+---Multipliers : 
	               9x16  Multipliers := 768   
	               8x16  Multipliers := 768   
+---RAMs : 
	             768K Bit	(2048 X 384 bit)          RAMs := 1     
	              48K Bit	(2048 X 24 bit)          RAMs := 4     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 3     
	   6 Input  128 Bit        Muxes := 3     
	   5 Input  128 Bit        Muxes := 3     
	   4 Input   96 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design BicubicDDRTest_BicubicResizer_0_0 has port m_axis_tdata[24] driven by constant 0
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module BicubicDDRTest_BicubicResizer_0_0 is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element BackBuffer/colStreamBuf/ram_inst/BRAM_reg was removed. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/colStreamBuf/ram_inst/BRAM_reg"
WARNING: [Synth 8-6014] Unused sequential element BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg"
WARNING: [Synth 8-6014] Unused sequential element BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg"
WARNING: [Synth 8-6014] Unused sequential element BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg"
WARNING: [Synth 8-6014] Unused sequential element BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "BicubicDDRTest_BicubicResizer_0_0/BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 2922.422 ; gain = 875.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------+
|Module Name                       | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights         | 
+----------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------+
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/colStreamBuf/ram_inst/BRAM_reg                | 2 K x 384(READ_FIRST)  | W |   | 2 K x 384(WRITE_FIRST) |   | R | Port A and B     | 1      | 21     | 2,2,2,2,2,2,2,2,2,2,1,1 | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
+----------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------+----------------+-----------+----------------------+----------------+
|Module Name       | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+------------------+----------------+-----------+----------------------+----------------+
|\inst/Rearranger  | lb3/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb2/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb1/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb0/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb4/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb3/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb2/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb1/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb0/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb4/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb3/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb2/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb1/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb0/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb4/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
+------------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 3191.555 ; gain = 1144.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 3192.539 ; gain = 1145.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------+
|Module Name                       | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights         | 
+----------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------+
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/colStreamBuf/ram_inst/BRAM_reg                | 2 K x 384(READ_FIRST)  | W |   | 2 K x 384(WRITE_FIRST) |   | R | Port A and B     | 1      | 21     | 2,2,2,2,2,2,2,2,2,2,1,1 | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
|BicubicDDRTest_BicubicResizer_0_0 | BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1                     | 
+----------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-------------------------+


Distributed RAM: Final Mapping Report
+------------------+----------------+-----------+----------------------+----------------+
|Module Name       | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+------------------+----------------+-----------+----------------------+----------------+
|\inst/Rearranger  | lb3/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb2/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb1/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb0/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb4/line_b_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb3/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb2/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb1/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb0/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb4/line_g_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb3/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb2/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb1/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb0/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
|\inst/Rearranger  | lb4/line_r_reg | Implied   | 1 K x 8              | RAM64M8 x 128  | 
+------------------+----------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/colStreamBuf/ram_inst/BRAM_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[0].ram_inst/BRAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[1].ram_inst/BRAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[2].ram_inst/BRAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BackBuffer/COL_PIXEL_STREAM/genblk1[3].ram_inst/BRAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 3346.289 ; gain = 1299.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|imageRearranger_clamp             | rowSubBuffer_b_reg[319][31]                                           | 320    | 32    | NO           | NO                 | YES               | 0      | 320     | 
|imageRearranger_clamp             | rowSubBuffer_g_reg[319][31]                                           | 320    | 32    | NO           | NO                 | YES               | 0      | 320     | 
|imageRearranger_clamp             | rowSubBuffer_r_reg[319][31]                                           | 320    | 32    | NO           | NO                 | YES               | 0      | 320     | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk1[0].BCU_Line1/kernelCalc_Red/validInter_reg[1]  | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk1[0].BCU_Line1/kernelCalc_Red/sum_lv3_reg[1][17] | 3      | 54    | NO           | NO                 | YES               | 54     | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk2[0].BCU_Line2/kernelCalc_Red/validInter_reg[1]  | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk3[0].BCU_Line3/kernelCalc_Red/validInter_reg[1]  | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk4[0].BCU_Line4/kernelCalc_Red/validInter_reg[1]  | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk2[1].BCU_Line2/pixel_B_reg[122]                  | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk3[2].BCU_Line3/pixel_R_reg[120]                  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|BicubicDDRTest_BicubicResizer_0_0 | inst/bcu_array/genblk4[0].BCU_Line4/validInter1_reg                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |  6047|
|2     |LUT1     |  2743|
|3     |LUT2     | 22499|
|4     |LUT3     | 11683|
|5     |LUT4     |  7724|
|6     |LUT5     |  3079|
|7     |LUT6     |  3530|
|8     |MUXF7    |   600|
|9     |MUXF8    |   240|
|10    |RAM64M   |   240|
|11    |RAM64M8  |   720|
|12    |RAMB18E2 |     5|
|14    |RAMB36E2 |    25|
|19    |SRL16E   |   127|
|20    |SRLC32E  |   960|
|21    |FDRE     | 37912|
|22    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 3402.328 ; gain = 1355.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 3402.328 ; gain = 979.359
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 3402.328 ; gain = 1355.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3658.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 960 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 240 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 720 instances

Synth Design complete, checksum: b3adf701
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 3658.820 ; gain = 2583.000
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/BicubicDDRTest_BicubicResizer_0_0_synth_1/BicubicDDRTest_BicubicResizer_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3658.820 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3658.820 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3658.820 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BicubicDDRTest_BicubicResizer_0_0, cache-ID = afd90e196666afac
INFO: [Coretcl 2-1174] Renamed 848 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/BicubicDDRTest_BicubicResizer_0_0_synth_1/BicubicDDRTest_BicubicResizer_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3658.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BicubicDDRTest_BicubicResizer_0_0_utilization_synth.rpt -pb BicubicDDRTest_BicubicResizer_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3658.820 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3658.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 18:35:20 2025...
