# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4709 \
    name mc_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_0 \
    op interface \
    ports { mc_0_address0 { O 1 vector } mc_0_ce0 { O 1 bit } mc_0_we0 { O 1 bit } mc_0_d0 { O 64 vector } mc_0_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4711 \
    name mc_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_1 \
    op interface \
    ports { mc_1_address0 { O 1 vector } mc_1_ce0 { O 1 bit } mc_1_we0 { O 1 bit } mc_1_d0 { O 64 vector } mc_1_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4713 \
    name mc_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_2 \
    op interface \
    ports { mc_2_address0 { O 1 vector } mc_2_ce0 { O 1 bit } mc_2_we0 { O 1 bit } mc_2_d0 { O 64 vector } mc_2_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4715 \
    name mc_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_3 \
    op interface \
    ports { mc_3_address0 { O 1 vector } mc_3_ce0 { O 1 bit } mc_3_we0 { O 1 bit } mc_3_d0 { O 64 vector } mc_3_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4717 \
    name mc_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_4 \
    op interface \
    ports { mc_4_address0 { O 1 vector } mc_4_ce0 { O 1 bit } mc_4_we0 { O 1 bit } mc_4_d0 { O 64 vector } mc_4_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4719 \
    name mc_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_5 \
    op interface \
    ports { mc_5_address0 { O 1 vector } mc_5_ce0 { O 1 bit } mc_5_we0 { O 1 bit } mc_5_d0 { O 64 vector } mc_5_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4721 \
    name mc_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_6 \
    op interface \
    ports { mc_6_address0 { O 1 vector } mc_6_ce0 { O 1 bit } mc_6_we0 { O 1 bit } mc_6_d0 { O 64 vector } mc_6_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4723 \
    name mc_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename mc_7 \
    op interface \
    ports { mc_7_address0 { O 1 vector } mc_7_ce0 { O 1 bit } mc_7_we0 { O 1 bit } mc_7_d0 { O 64 vector } mc_7_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mc_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4693 \
    name ma_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read \
    op interface \
    ports { ma_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4694 \
    name ma_read_408 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_408 \
    op interface \
    ports { ma_read_408 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4695 \
    name ma_read_409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_409 \
    op interface \
    ports { ma_read_409 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4696 \
    name ma_read_410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_410 \
    op interface \
    ports { ma_read_410 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4697 \
    name ma_read_411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_411 \
    op interface \
    ports { ma_read_411 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4698 \
    name ma_read_412 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_412 \
    op interface \
    ports { ma_read_412 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4699 \
    name ma_read_413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_413 \
    op interface \
    ports { ma_read_413 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4700 \
    name ma_read_414 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_414 \
    op interface \
    ports { ma_read_414 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4701 \
    name ma_read_415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_415 \
    op interface \
    ports { ma_read_415 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4702 \
    name ma_read_416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_416 \
    op interface \
    ports { ma_read_416 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4703 \
    name ma_read_417 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_417 \
    op interface \
    ports { ma_read_417 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4704 \
    name ma_read_418 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_418 \
    op interface \
    ports { ma_read_418 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4705 \
    name ma_read_419 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_419 \
    op interface \
    ports { ma_read_419 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4706 \
    name ma_read_420 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_420 \
    op interface \
    ports { ma_read_420 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4707 \
    name ma_read_421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_421 \
    op interface \
    ports { ma_read_421 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4708 \
    name ma_read_422 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ma_read_422 \
    op interface \
    ports { ma_read_422 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4710 \
    name mc_0_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_0_offset \
    op interface \
    ports { mc_0_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4712 \
    name mc_1_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_1_offset \
    op interface \
    ports { mc_1_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4714 \
    name mc_2_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_2_offset \
    op interface \
    ports { mc_2_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4716 \
    name mc_3_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_3_offset \
    op interface \
    ports { mc_3_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4718 \
    name mc_4_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_4_offset \
    op interface \
    ports { mc_4_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4720 \
    name mc_5_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_5_offset \
    op interface \
    ports { mc_5_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4722 \
    name mc_6_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_6_offset \
    op interface \
    ports { mc_6_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4724 \
    name mc_7_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mc_7_offset \
    op interface \
    ports { mc_7_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


