INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/Desktop/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/ip/rom/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/Desktop/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/new/block_image_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_image_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/Desktop/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/imports/Desktop/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/Desktop/simple_VGA-master/simple_VGA/project_1.srcs/sources_1/new/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/Desktop/simple_VGA-master/simple_VGA/project_1.srcs/sim_1/new/image_rom_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom_sim
