Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 23 13:19:08 2023
| Host         : USM-PROJECT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |              27 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                    Enable Signal                   |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clkin_IBUF_BUFG | uart_basic_inst/baud8_tick_blk/acc[18]             |                                   |                1 |              3 |         3.00 |
|  clkin_IBUF_BUFG | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0     |                                   |                3 |              8 |         2.67 |
|  clkin_IBUF_BUFG | uart_basic_inst/uart_tx_blk/tx_data_reg[7]_i_1_n_0 |                                   |                5 |              8 |         1.60 |
|  clkin_IBUF_BUFG | uart_basic_inst/E[0]                               |                                   |                2 |              8 |         4.00 |
|  clkin_IBUF_BUFG |                                                    | pb_deb0/delay_timer[0]_i_1_n_0    |                5 |             17 |         3.40 |
|  clkin_IBUF_BUFG |                                                    | uart_basic_inst/uart_tx_blk/SR[0] |                5 |             19 |         3.80 |
|  clkin_IBUF_BUFG |                                                    |                                   |               15 |             41 |         2.73 |
+------------------+----------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


