<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Graph_task_doc>
<!--Generated by zCui-->
<ZeBuUiDoc version="1.0" creator="TaskChain" type="xcui">
 <Graph_tasks>
  <task name="backend_default_Project_Analyzer">
   <label>Analyze Project</label>
   <row>0</row>
   <root/>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596630</slot>
    <spawn>1713596630</spawn>
    <release>1713596630</release>
    <start>1713596630</start>
    <finish>1713596630</finish>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F00_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:51 PM CDT - F00.L13 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:51 PM CDT - F00.L13 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:58 PM CDT - F00.L14 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:58 PM CDT - F00.L14 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:22:01 PM CDT - F00.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:22:01 PM CDT - F00.L12 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:22:50 PM CDT - F00.L15 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:22:50 PM CDT - F00.L15 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:22:55 PM CDT - F00.L16 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:22:55 PM CDT - F00.L16 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/backend_default/U0/M0/F00/compilation.log</CompilationLog>
   <profiling>
    <slot>1713596704</slot>
    <spawn>1713596704</spawn>
    <release>1713597798</release>
    <start>1713596704</start>
    <finish>1713597798</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:36 PM CDT - F08.L9 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:36 PM CDT - F08.L9 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:36 PM CDT - F08.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:36 PM CDT - F08.L12 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:38 PM CDT - F08.L7 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:38 PM CDT - F08.L7 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:40 PM CDT - F08.L0 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:40 PM CDT - F08.L0 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:40 PM CDT - F08.L2 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:11:40 PM CDT - F08.L2 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/backend_default/U0/M0/F08/compilation.log</CompilationLog>
   <profiling>
    <slot>1713596704</slot>
    <spawn>1713596704</spawn>
    <release>1713597125</release>
    <start>1713596704</start>
    <finish>1713597125</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_IF_PaR_Controller">
   <label>Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <showParameterSets>
    <parameterSets>L0	param1	L0_Triton_CombiPath	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L0_Triton_CombiPath' ZEBU_PROCESS_COMBI_PATH='1'</parameterSets>
    <parameterSets>L1	param1	L1_Vivado_emulation_mode	 VIVADO_ENABLE_EMULATION_MODE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L1_Vivado_emulation_mode'</parameterSets>
    <parameterSets>L2	param1	L2_Vivado_Performance_ExploreSLLs	 VIVADO_OPT_DESIGN_OL0PTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_ExtraTimingOpt' VIVADO_ROUTE_DESIGN_OPTIONS='-directive NoTimingRelaxation' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L2_Vivado_Performance_ExploreSLLs'</parameterSets>
    <parameterSets>L3	param1	L3_Triton_Remap	 VIVADO_OPT_DESIGN_ENABLE_REMAP='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L3_Triton_Area_Remap'</parameterSets>
    <parameterSets>L4	param1	L4_Vivado_Param_LutPinSwapping	 VIVADO_SETPARAM_NAME='place.enableLutPinSwapping' VIVADO_SETPARAM_VALUE='0' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L4_Vivado_Param_LutPinSwapping'</parameterSets>
    <parameterSets>L5	param1	L5_Vivado_Remove_muxcy_xorcy_noTriton	 ZEBU_DISABLE_TRITON='1' ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L5_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L6	param1	L6_Vivado_Congestion_CompressSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_HighUtilSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L6_Vivado_Congestion_CompressSLRs'</parameterSets>
    <parameterSets>L7	param1	L7_Vivado_Congestion_BalanceSLRs	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive SSI_BalanceSLRs' VIVADO_ROUTE_DESIGN_OPTIONS='-directive Default' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L7_Vivado_Congestion_BalanceSLRs'</parameterSets>
    <parameterSets>L8	param1	L8_Triton_Split_Fanout	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L8_Triton_Split_Fanout' ZEBU_SPLIT_FANOUT='1' ZEBU_SPLIT_FANOUT_OPTIONS='-l1 16 -l2 16 -splitInFWMacro '</parameterSets>
    <parameterSets>L9	param1	L9_Triton_Delete_Pblock	 ZEBU_DELETE_FXMACRO_PBLOCK='1' ZEBU_LOCK_SOCKET='no' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L9_Triton_Delete_Pblock'</parameterSets>
    <parameterSets>L10	param1	L10_Vivado_Performance_WLBlockPlacement	 VIVADO_OPT_DESIGN_OPTIONS='-directive Default' VIVADO_PLACE_DESIGN_OPTIONS='-directive WLDrivenBlockPlacement' VIVADO_ROUTE_DESIGN_OPTIONS='-directive MoreGlobalIterations' ZEBU_DISABLE_TRITON='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L10_Vivado_WLBlockPlacement'</parameterSets>
    <parameterSets>L11	param1	L11_Vivado_remove_pblock	 VIVADO_DISABLE_ZCAHSRASH_PBLOCK='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_remove_pblock'</parameterSets>
    <parameterSets>L12	param1	L12_DAP_Triton_GP_SLL_SpreadAll	 VIVADO_TRITON_GP_SLL_UPDATE_YLOC='1' VIVADO_TRITON_GP_SPREAD_SLL='1' VIVADO_TRITON_PARTITION_LUTFF='1' VIVADO_TRITON_PARTITION_UTIL_ADJUST_FIRST_SECOND='1' ZEBU_MDTMX_PARTONLY='1' ZEBU_MDTMX_TOOL='zBlockPartitioning' ZEBU_MDTMX_USE='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L12_DAP_Triton_GP_SLL_SpreadAll'</parameterSets>
    <parameterSets>L13	param1	L13_Vivado_resize_pblock_to_SLR1	 VIVADO_PLACE_ZCAHSRASH_PBLOCK_SLR1='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L18_Vivado_resize_pblock_to_SLR1'</parameterSets>
    <parameterSets>L14	param1	L14_Vivado_Remove_muxcy_xorcy	 ZEBU_NO_INSTR_MUXCY_XORCY='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L15_Vivado_Remove_muxcy_xorcy' ZEBU_REMOVE_ALL_MUXCY_XORCY='1'</parameterSets>
    <parameterSets>L15	param1	L15_zNetgen_noMUXF	 ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L16_Vivado_noMUXF' ZNETGEN_CONVERT_MUXFX_TO_LUTS='1'</parameterSets>
    <parameterSets>L16	param1	L16_Vivado_InsertLUT1_LUT56	 VIVADO_ENABLE_INSERT_LUT1_LUT56='1' ZEBU_PARFF_XCUI_FILE_NAME='fpgaparameterset_v7.xcui' ZEBU_PARFF_XCUI_TARGET_NAME='L17_Vivado_InsertLUT1_LUT56'</parameterSets>
   </showParameterSets>
   <showIseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:20:14 PM CDT - IF.L12 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:20:14 PM CDT - IF.L12 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:20:20 PM CDT - IF.L13 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:20:20 PM CDT - IF.L13 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:20:32 PM CDT - IF.L14 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:20:32 PM CDT - IF.L14 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:24 PM CDT - IF.L15 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:24 PM CDT - IF.L15 finished KO</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:33 PM CDT - IF.L16 relaunch param1 denied</IseLastUpdt>
    <IseLastUpdt>#   Fri 19 Apr 2024 09:21:33 PM CDT - IF.L16 finished KO</IseLastUpdt>
   </showIseLastUpdt>
   <CompilationLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/backend_default/U0/M0/IF/compilation.log</CompilationLog>
   <profiling>
    <slot>1713596719</slot>
    <spawn>1713596719</spawn>
    <release>1713597718</release>
    <start>1713596719</start>
    <finish>1713597718</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zDB_Global_Controller">
   <label>Global DB Controller</label>
   <row>0</row>
   <state>KO</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>Global DB Controller</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596718</slot>
    <spawn>1713596718</spawn>
    <release>1713597806</release>
    <start>1713596718</start>
    <finish>1713597806</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zRtlToEqui</ancestor>
    <ancestor>backend_default_zGraphGenerator</ancestor>
    <ancestor>backend_default_zEquiGenerator</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="BE_Version_Checker">
   <label>Check Back-End Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596632</slot>
    <spawn>1713596632</spawn>
    <release>1713596634</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2741.076</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.88</User_time_sec>
    <System_time_sec> 0.59</System_time_sec>
    <Percent_of_CPU> 98%</Percent_of_CPU>
    <max_size> 253268</max_size>
    <finish>1713578634</finish>
    <start>1713578633</start>
    <task_label>Check Back-End Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>BE_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="FE_Version_Checker">
   <label>Check Front-End Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596632</slot>
    <spawn>1713596632</spawn>
    <release>1713596634</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2656.988</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.03</System_time_sec>
    <Percent_of_CPU> 60%</Percent_of_CPU>
    <max_size> 11156</max_size>
    <finish>1713578634</finish>
    <start>1713578634</start>
    <task_label>Check Front-End Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>FE_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Vcs_Version_Checker">
   <label>Check Vcs Binaries Version</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596632</slot>
    <spawn>1713596632</spawn>
    <release>1713596634</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2741.076</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.18</User_time_sec>
    <System_time_sec> 0.22</System_time_sec>
    <Percent_of_CPU> 103%</Percent_of_CPU>
    <max_size> 49944</max_size>
    <finish>1713578634</finish>
    <start>1713578634</start>
    <task_label>Check Vcs Binaries Version</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Vcs_Version_Checker</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596704</slot>
    <spawn>1713596704</spawn>
    <release>1713596706</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2526.013</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.01</User_time_sec>
    <System_time_sec> 0.04</System_time_sec>
    <Percent_of_CPU> 71%</Percent_of_CPU>
    <max_size> 2080</max_size>
    <finish>1713578706</finish>
    <start>1713578706</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596704</slot>
    <spawn>1713596704</spawn>
    <release>1713596706</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2526.013</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.00</User_time_sec>
    <System_time_sec> 0.04</System_time_sec>
    <Percent_of_CPU> 61%</Percent_of_CPU>
    <max_size> 2080</max_size>
    <finish>1713578706</finish>
    <start>1713578706</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_Cleaning">
   <label>Cleaning All PaRs</label>
   <row>1</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596719</slot>
    <spawn>1713596719</spawn>
    <release>1713596721</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1670.532</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.00</User_time_sec>
    <System_time_sec> 0.04</System_time_sec>
    <Percent_of_CPU> 57%</Percent_of_CPU>
    <max_size> 2084</max_size>
    <finish>1713578721</finish>
    <start>1713578721</start>
    <task_label>Cleaning All PaRs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>IseClean</task_class>
   </profiling>
  </task>
  <task name="backend_default_zDB_Global">
   <label>Create Global DB</label>
   <row>1</row>
   <state>KO</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>Global DB Controller</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDb script">backend_default/zDB_final_zcui.tcl</log>
   </loglist>
   <profiling>
    <slot>1713597802</slot>
    <spawn>1713597802</spawn>
    <release>1713597804</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2367.944</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.19</User_time_sec>
    <System_time_sec> 0.13</System_time_sec>
    <Percent_of_CPU> 56%</Percent_of_CPU>
    <max_size> 324996</max_size>
    <finish>1713579804</finish>
    <start>1713579804</start>
    <task_label>Create Global DB</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zDB_Global</task_class>
   </profiling>
  </task>
  <task name="Target_Config">
   <label>Target Configuration</label>
   <row>2</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="1">
     <hierarchical_id>Target Configuration</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596634</slot>
    <spawn>1713596634</spawn>
    <release>1713596636</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2774.206</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.10</User_time_sec>
    <System_time_sec> 0.05</System_time_sec>
    <Percent_of_CPU> 62%</Percent_of_CPU>
    <max_size> 39104</max_size>
    <finish>1713578636</finish>
    <start>1713578636</start>
    <task_label>Target Configuration</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Target_Config</task_class>
   </profiling>
   <ancestors>
    <ancestor>FE_Version_Checker</ancestor>
    <ancestor>Vcs_Version_Checker</ancestor>
    <ancestor>BE_Version_Checker</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_Original.log</IseManagerLog>
   <profiling>
    <slot>1713596708</slot>
    <spawn>1713596708</spawn>
    <release>1713597173</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2629.754</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 289.94</User_time_sec>
    <System_time_sec> 43.19</System_time_sec>
    <Percent_of_CPU> 71%</Percent_of_CPU>
    <max_size> 3455556</max_size>
    <finish>1713579173</finish>
    <start>1713578710</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_Original.log</IseManagerLog>
   <profiling>
    <slot>1713596708</slot>
    <spawn>1713596708</spawn>
    <release>1713596959</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2629.754</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 72.82</User_time_sec>
    <System_time_sec> 19.69</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 2031720</max_size>
    <finish>1713578959</finish>
    <start>1713578709</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_Original">
   <label>Original</label>
   <row>2</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_Original.log</IseManagerLog>
   <profiling>
    <slot>1713596724</slot>
    <spawn>1713596724</spawn>
    <release>1713596981</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2738.690</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.47</User_time_sec>
    <System_time_sec> 20.51</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2082460</max_size>
    <finish>1713578981</finish>
    <start>1713578725</start>
    <task_label>Original</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IsePar</task_class>
   </profiling>
  </task>
  <task name="Target_Config_Analyzer">
   <label>Analyze Target Configuration Results</label>
   <row>3</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Initial Check</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="1">
     <hierarchical_id>Target Configuration</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTargetTools Script">zTargetTools.tcl</log>
    <log label="zTargetTools Xcui Result File">zTargetTools.xcui</log>
   </loglist>
   <profiling>
    <slot>1713596636</slot>
    <spawn>1713596636</spawn>
    <release>1713596636</release>
    <start>1713596636</start>
    <finish>1713596636</finish>
   </profiling>
   <ancestors>
    <ancestor>Target_Config</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L0.log</IseManagerLog>
   <profiling>
    <slot>1713596961</slot>
    <spawn>1713596982</spawn>
    <release>1713597322</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2834.149</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 154.21</User_time_sec>
    <System_time_sec> 25.96</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3217368</max_size>
    <finish>1713579322</finish>
    <start>1713578983</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L0.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597123</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2654.882</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 82.88</User_time_sec>
    <System_time_sec> 23.01</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 1993012</max_size>
    <finish>1713579123</finish>
    <start>1713578838</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L0">
   <label>L0</label>
   <row>3</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L0.log</IseManagerLog>
   <profiling>
    <slot>1713596852</slot>
    <spawn>1713596959</spawn>
    <release>1713597217</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 79.16</User_time_sec>
    <System_time_sec> 20.63</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 2046932</max_size>
    <finish>1713579217</finish>
    <start>1713578960</start>
    <task_label>L0</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F00_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L1.log</IseManagerLog>
   <profiling>
    <slot>1713596984</slot>
    <spawn>1713597095</spawn>
    <release>1713597446</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2767.047</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 164.00</User_time_sec>
    <System_time_sec> 27.80</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3205892</max_size>
    <finish>1713579446</finish>
    <start>1713579096</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L1.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597099</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2654.882</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 80.91</User_time_sec>
    <System_time_sec> 22.27</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 1991884</max_size>
    <finish>1713579099</finish>
    <start>1713578836</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L1">
   <label>L1</label>
   <row>4</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L1.log</IseManagerLog>
   <profiling>
    <slot>1713596959</slot>
    <spawn>1713597099</spawn>
    <release>1713597369</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2602.099</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.55</User_time_sec>
    <System_time_sec> 21.57</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2044692</max_size>
    <finish>1713579369</finish>
    <start>1713579100</start>
    <task_label>L1</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Fs_Macro_Script_Builder">
   <label>Build Fs Macro Script</label>
   <row>4</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>Build Fs Macro</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="Fs Macro script">design/fs_macros.tcl</log>
   </loglist>
   <profiling>
    <slot>1713596638</slot>
    <spawn>1713596638</spawn>
    <release>1713596638</release>
    <start>1713596638</start>
    <finish>1713596638</finish>
   </profiling>
   <ancestors>
    <ancestor>Target_Config_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L2.log</IseManagerLog>
   <profiling>
    <slot>1713597099</slot>
    <spawn>1713597099</spawn>
    <release>1713597451</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2602.099</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 165.01</User_time_sec>
    <System_time_sec> 27.50</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3199272</max_size>
    <finish>1713579451</finish>
    <start>1713579102</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L2.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597121</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2654.882</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.64</User_time_sec>
    <System_time_sec> 21.72</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 1991340</max_size>
    <finish>1713579121</finish>
    <start>1713578837</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L2">
   <label>L2</label>
   <row>5</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L2.log</IseManagerLog>
   <profiling>
    <slot>1713597099</slot>
    <spawn>1713597099</spawn>
    <release>1713597363</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2602.099</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 85.88</User_time_sec>
    <System_time_sec> 21.68</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2045860</max_size>
    <finish>1713579363</finish>
    <start>1713579100</start>
    <task_label>L2</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Fs_Macro">
   <label>Build Fs Macro Library</label>
   <row>5</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>Build Fs Macro</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Fs_Macro_Script_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L3.log</IseManagerLog>
   <profiling>
    <slot>1713597099</slot>
    <spawn>1713597101</spawn>
    <release>1713597451</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2664.569</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 163.59</User_time_sec>
    <System_time_sec> 27.31</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3204824</max_size>
    <finish>1713579451</finish>
    <start>1713579103</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L3.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597112</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2654.882</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.52</User_time_sec>
    <System_time_sec> 22.26</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 1997368</max_size>
    <finish>1713579112</finish>
    <start>1713578838</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L3">
   <label>L3</label>
   <row>6</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L3.log</IseManagerLog>
   <profiling>
    <slot>1713597101</slot>
    <spawn>1713597103</spawn>
    <release>1713597371</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2681.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.95</User_time_sec>
    <System_time_sec> 21.89</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2046604</max_size>
    <finish>1713579371</finish>
    <start>1713579105</start>
    <task_label>L3</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="vcs_splitter_VCS_Task_Builder">
   <label>Launch VCS</label>
   <row>6</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596641</slot>
    <spawn>1713596641</spawn>
    <release>1713596647</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2391.809</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 1.04</User_time_sec>
    <System_time_sec> 1.59</System_time_sec>
    <Percent_of_CPU> 44%</Percent_of_CPU>
    <max_size> 151228</max_size>
    <finish>1713578647</finish>
    <start>1713578642</start>
    <task_label>Launch VCS</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>VCS_Task_Builder</task_class>
   </profiling>
   <ancestors>
    <ancestor>Target_Config_Analyzer</ancestor>
    <ancestor>design_Fs_Macro</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Post_Vcs_Task_Builder">
   <label>Prepare Post Vcs Tasks</label>
   <row>7</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596647</slot>
    <spawn>1713596647</spawn>
    <release>1713596647</release>
    <start>1713596647</start>
    <finish>1713596647</finish>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="VCS_Task_Analyzer">
   <label>Analyze VCS Results</label>
   <row>7</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596647</slot>
    <spawn>1713596647</spawn>
    <release>1713596648</release>
    <start>1713596647</start>
    <finish>1713596648</finish>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L4.log</IseManagerLog>
   <profiling>
    <slot>1713597106</slot>
    <spawn>1713597108</spawn>
    <release>1713597456</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2610.943</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 164.13</User_time_sec>
    <System_time_sec> 26.85</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3203888</max_size>
    <finish>1713579456</finish>
    <start>1713579110</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L4.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597116</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2614.733</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.37</User_time_sec>
    <System_time_sec> 21.83</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 1992136</max_size>
    <finish>1713579116</finish>
    <start>1713578836</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L4">
   <label>L4</label>
   <row>7</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L4.log</IseManagerLog>
   <profiling>
    <slot>1713597103</slot>
    <spawn>1713597106</spawn>
    <release>1713597371</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2626.104</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.75</User_time_sec>
    <System_time_sec> 21.47</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2047156</max_size>
    <finish>1713579371</finish>
    <start>1713579107</start>
    <task_label>L4</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="RhinoFsdb_Builder">
   <label>Build Rhino Fsdb</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596650</slot>
    <spawn>1713596650</spawn>
    <release>1713596652</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2699.945</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.03</User_time_sec>
    <System_time_sec> 0.06</System_time_sec>
    <Percent_of_CPU> 24%</Percent_of_CPU>
    <max_size> 84988</max_size>
    <finish>1713578652</finish>
    <start>1713578652</start>
    <task_label>Build Rhino Fsdb</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RhinoFsdb_Builder</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="Verdi_Compilation">
   <label>Launch Verdi</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>VCS</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596650</slot>
    <spawn>1713596650</spawn>
    <release>1713596652</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2686.047</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.05</User_time_sec>
    <System_time_sec> 0.08</System_time_sec>
    <Percent_of_CPU> 24%</Percent_of_CPU>
    <max_size> 34420</max_size>
    <finish>1713578652</finish>
    <start>1713578652</start>
    <task_label>Launch Verdi</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Verdi_Compilation</task_class>
   </profiling>
   <ancestors>
    <ancestor>Post_Vcs_Task_Builder</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer">
   <label>Compilation Profiler (after VCSAnalyzer)</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596650</slot>
    <spawn>1713596650</spawn>
    <release>1713596652</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2311.370</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.03</System_time_sec>
    <Percent_of_CPU> 63%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713578652</finish>
    <start>1713578652</start>
    <task_label>Compilation Profiler (after VCSAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L5.log</IseManagerLog>
   <profiling>
    <slot>1713597110</slot>
    <spawn>1713597110</spawn>
    <release>1713597460</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.52</User_time_sec>
    <System_time_sec> 27.81</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3199744</max_size>
    <finish>1713579460</finish>
    <start>1713579111</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L5.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597103</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2654.882</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.18</User_time_sec>
    <System_time_sec> 22.05</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1991356</max_size>
    <finish>1713579103</finish>
    <start>1713578837</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L5">
   <label>L5</label>
   <row>8</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L5.log</IseManagerLog>
   <profiling>
    <slot>1713597108</slot>
    <spawn>1713597112</spawn>
    <release>1713597380</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.39</User_time_sec>
    <System_time_sec> 22.16</System_time_sec>
    <Percent_of_CPU> 41%</Percent_of_CPU>
    <max_size> 2063644</max_size>
    <finish>1713579380</finish>
    <start>1713579114</start>
    <task_label>L5</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_GroupBundle_0_Synthesis">
   <label>Bundle 0</label>
   <row>8</row>
   <state>OK</state>
   <type_task>Synth</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Synthesis To Be Redone</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <Bundle>
    <synthese synthname="clkg">
     <syntheselog name="clkg">design/synth_Default_RTL_Group/synthesis_log_dir/clkg.log</syntheselog>
    </synthese>
    <synthese synthname="dut">
     <syntheselog name="dut">design/synth_Default_RTL_Group/synthesis_log_dir/dut.log</syntheselog>
    </synthese>
    <synthese synthname="fifo_0000">
     <syntheselog name="fifo_0000">design/synth_Default_RTL_Group/synthesis_log_dir/fifo_0000.log</syntheselog>
    </synthese>
    <synthese synthname="fifo_usage_spy">
     <syntheselog name="fifo_usage_spy">design/synth_Default_RTL_Group/synthesis_log_dir/fifo_usage_spy.log</syntheselog>
    </synthese>
    <synthese synthname="parity">
     <syntheselog name="parity">design/synth_Default_RTL_Group/synthesis_log_dir/parity.log</syntheselog>
    </synthese>
    <synthese synthname="parity_check">
     <syntheselog name="parity_check">design/synth_Default_RTL_Group/synthesis_log_dir/parity_check.log</syntheselog>
    </synthese>
    <synthese synthname="proba">
     <syntheselog name="proba">design/synth_Default_RTL_Group/synthesis_log_dir/proba.log</syntheselog>
    </synthese>
    <synthese synthname="proba_0000">
     <syntheselog name="proba_0000">design/synth_Default_RTL_Group/synthesis_log_dir/proba_0000.log</syntheselog>
    </synthese>
    <synthese synthname="ram">
     <syntheselog name="ram">design/synth_Default_RTL_Group/synthesis_log_dir/ram.log</syntheselog>
    </synthese>
    <synthese synthname="rom">
     <syntheselog name="rom">design/synth_Default_RTL_Group/synthesis_log_dir/rom.log</syntheselog>
    </synthese>
    <synthese synthname="stb">
     <syntheselog name="stb">design/synth_Default_RTL_Group/synthesis_log_dir/stb.log</syntheselog>
    </synthese>
    <synthese synthname="top">
     <syntheselog name="top">design/synth_Default_RTL_Group/synthesis_log_dir/top.log</syntheselog>
    </synthese>
   </Bundle>
   <showweights message="Bundle Bundle_0 2279"/>
   <showweights message="   Synthesis clkg 3"/>
   <showweights message="   Synthesis dut 4"/>
   <showweights message="   Synthesis fifo_0000 572"/>
   <showweights message="   Synthesis fifo_usage_spy 60"/>
   <showweights message="   Synthesis parity 1"/>
   <showweights message="   Synthesis parity_check 5"/>
   <showweights message="   Synthesis proba 37"/>
   <showweights message="   Synthesis proba_0000 37"/>
   <showweights message="   Synthesis ram 1"/>
   <showweights message="   Synthesis rom 9"/>
   <showweights message="   Synthesis stb 1549"/>
   <showweights message="   Synthesis top 1"/>
   <profiling>
    <slot>1713596650</slot>
    <spawn>1713596650</spawn>
    <release>1713596656</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2237.670</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 1.31</User_time_sec>
    <System_time_sec> 0.66</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 110012</max_size>
    <finish>1713578656</finish>
    <start>1713578651</start>
    <task_label>Bundle 0</task_label>
    <task_jobQueue>ZebuSynthesis</task_jobQueue>
    <task_class>_Synthesis</task_class>
   </profiling>
   <ancestors>
    <ancestor>VCS_Task_Analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L6.log</IseManagerLog>
   <profiling>
    <slot>1713597112</slot>
    <spawn>1713597112</spawn>
    <release>1713597462</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 166.04</User_time_sec>
    <System_time_sec> 27.37</System_time_sec>
    <Percent_of_CPU> 55%</Percent_of_CPU>
    <max_size> 3201156</max_size>
    <finish>1713579462</finish>
    <start>1713579115</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L6.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597101</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2654.882</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 80.52</User_time_sec>
    <System_time_sec> 21.79</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1996372</max_size>
    <finish>1713579101</finish>
    <start>1713578838</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L6">
   <label>L6</label>
   <row>9</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L6.log</IseManagerLog>
   <profiling>
    <slot>1713597112</slot>
    <spawn>1713597116</spawn>
    <release>1713597386</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.50</User_time_sec>
    <System_time_sec> 21.82</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2078344</max_size>
    <finish>1713579386</finish>
    <start>1713579117</start>
    <task_label>L6</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_GroupBundle_0_Synthesis_Bundle_0_analyzer">
   <label>Bundle_0</label>
   <row>9</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Analyze Synthesis Results</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596656</slot>
    <spawn>1713596656</spawn>
    <release>1713596656</release>
    <start>1713596656</start>
    <finish>1713596656</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Default_RTL_GroupBundle_0_Synthesis</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L7.log</IseManagerLog>
   <profiling>
    <slot>1713597116</slot>
    <spawn>1713597118</spawn>
    <release>1713597473</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.274</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 164.10</User_time_sec>
    <System_time_sec> 28.63</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3211012</max_size>
    <finish>1713579473</finish>
    <start>1713579121</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L7.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597118</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2610.943</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.39</User_time_sec>
    <System_time_sec> 22.26</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 1993524</max_size>
    <finish>1713579118</finish>
    <start>1713578836</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L7">
   <label>L7</label>
   <row>10</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L7.log</IseManagerLog>
   <profiling>
    <slot>1713597118</slot>
    <spawn>1713597118</spawn>
    <release>1713597388</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.274</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.57</User_time_sec>
    <System_time_sec> 22.23</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2050032</max_size>
    <finish>1713579388</finish>
    <start>1713579121</start>
    <task_label>L7</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="design_Default_RTL_Group_Memory_ram_zMem">
   <label>Memory ram_zMem</label>
   <row>10</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Build Memories and Divmods</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Default_RTL_GroupBundle_0_Synthesis_Bundle_0_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="design_Default_RTL_Group_Memory_rom_zMem">
   <label>Memory rom_zMem</label>
   <row>10</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Design</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="1">
     <hierarchical_id>RTL Synthesis : Default_RTL_Group</hierarchical_id>
     <order>G</order>
    </node>
    <node raw="2">
     <hierarchical_id>Build Memories and Divmods</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Default_RTL_GroupBundle_0_Synthesis_Bundle_0_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_BackendEntry">
   <label>Prepare Backend Flow</label>
   <row>11</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDveTools script">backend_default/zDveTools.tcl</log>
    <log label="zTopBuild script">backend_default/zTopBuild.tcl</log>
    <log label="EDIF file checker">backend_default/zTopBuild_edif.inf</log>
    <log label="EDIF file list">backend_default/edifListScript.tcl</log>
    <log label="">backend_default/tools/zCui/synthesis_glog.xcui</log>
    <log label="">backend_default/tools/zCui/memff_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713596658</slot>
    <spawn>1713596658</spawn>
    <release>1713596660</release>
    <start>1713596658</start>
    <finish>1713596660</finish>
   </profiling>
   <ancestors>
    <ancestor>design_Default_RTL_Group_Memory_ram_zMem</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>design_Default_RTL_Group_Memory_rom_zMem</ancestor>
    <ancestor>RhinoFsdb_Builder</ancestor>
    <ancestor>design_Default_RTL_GroupBundle_0_Synthesis_Bundle_0_analyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L8.log</IseManagerLog>
   <profiling>
    <slot>1713597118</slot>
    <spawn>1713597118</spawn>
    <release>1713597475</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 165.76</User_time_sec>
    <System_time_sec> 27.85</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3212600</max_size>
    <finish>1713579475</finish>
    <start>1713579121</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L8.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597110</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2610.943</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 82.24</User_time_sec>
    <System_time_sec> 22.26</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1993356</max_size>
    <finish>1713579110</finish>
    <start>1713578838</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L8">
   <label>L8</label>
   <row>11</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L8.log</IseManagerLog>
   <profiling>
    <slot>1713597118</slot>
    <spawn>1713597121</spawn>
    <release>1713597388</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 86.53</User_time_sec>
    <System_time_sec> 21.89</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2045008</max_size>
    <finish>1713579388</finish>
    <start>1713579122</start>
    <task_label>L8</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry">
   <label>Compilation Profiler (after BackendEntry)</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596662</slot>
    <spawn>1713596662</spawn>
    <release>1713596664</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2064.300</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.08</User_time_sec>
    <System_time_sec> 0.03</System_time_sec>
    <Percent_of_CPU> 64%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713578664</finish>
    <start>1713578664</start>
    <task_label>Compilation Profiler (after BackendEntry)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_OptionsDbProc">
   <label>Make optionsdb dump</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596662</slot>
    <spawn>1713596662</spawn>
    <release>1713596664</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2064.300</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.06</System_time_sec>
    <Percent_of_CPU> 69%</Percent_of_CPU>
    <max_size> 45104</max_size>
    <finish>1713578664</finish>
    <start>1713578664</start>
    <task_label>Make optionsdb dump</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>OptionsDbProc</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTL_DB_Indexer">
   <label>Make RTL DB indexes</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596662</slot>
    <spawn>1713596662</spawn>
    <release>1713596664</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2064.300</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.12</User_time_sec>
    <System_time_sec> 0.19</System_time_sec>
    <Percent_of_CPU> 46%</Percent_of_CPU>
    <max_size> 77956</max_size>
    <finish>1713578664</finish>
    <start>1713578664</start>
    <task_label>Make RTL DB indexes</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_Indexer</task_class>
   </profiling>
   <ancestors>
    <ancestor>vcs_splitter_VCS_Task_Builder</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L9.log</IseManagerLog>
   <profiling>
    <slot>1713597121</slot>
    <spawn>1713597123</spawn>
    <release>1713597468</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.853</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 162.21</User_time_sec>
    <System_time_sec> 27.39</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3202452</max_size>
    <finish>1713579468</finish>
    <start>1713579124</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L9.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597118</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2610.943</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.58</User_time_sec>
    <System_time_sec> 21.93</System_time_sec>
    <Percent_of_CPU> 36%</Percent_of_CPU>
    <max_size> 1987980</max_size>
    <finish>1713579118</finish>
    <start>1713578837</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L9">
   <label>L9</label>
   <row>12</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L9.log</IseManagerLog>
   <profiling>
    <slot>1713597123</slot>
    <spawn>1713597173</spawn>
    <release>1713597442</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 87.13</User_time_sec>
    <System_time_sec> 21.72</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2044884</max_size>
    <finish>1713579442</finish>
    <start>1713579175</start>
    <task_label>L9</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_Vcs_Link">
   <label>Make VCS file links</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596662</slot>
    <spawn>1713596662</spawn>
    <release>1713596664</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2480.670</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.08</User_time_sec>
    <System_time_sec> 0.07</System_time_sec>
    <Percent_of_CPU> 70%</Percent_of_CPU>
    <max_size> 45112</max_size>
    <finish>1713578664</finish>
    <start>1713578664</start>
    <task_label>Make VCS file links</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Vcs_Link</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zDveTool">
   <label>Analyze DVE</label>
   <row>12</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zDveTools Script">backend_default/zDveTools.tcl</log>
   </loglist>
   <profiling>
    <slot>1713596662</slot>
    <spawn>1713596662</spawn>
    <release>1713596664</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2480.670</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.08</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 92540</max_size>
    <finish>1713578664</finish>
    <start>1713578664</start>
    <task_label>Analyze DVE</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zDveTool</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTL_DB_Link">
   <label>Make RTL DB link</label>
   <row>13</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596664</slot>
    <spawn>1713596664</spawn>
    <release>1713596666</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1242.230</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.05</System_time_sec>
    <Percent_of_CPU> 61%</Percent_of_CPU>
    <max_size> 45112</max_size>
    <finish>1713578666</finish>
    <start>1713578666</start>
    <task_label>Make RTL DB link</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_Link</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTL_DB_Indexer</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L10.log</IseManagerLog>
   <profiling>
    <slot>1713597173</slot>
    <spawn>1713597217</spawn>
    <release>1713597565</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 157.66</User_time_sec>
    <System_time_sec> 26.91</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3204076</max_size>
    <finish>1713579565</finish>
    <start>1713579219</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L10.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597108</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2610.943</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.67</User_time_sec>
    <System_time_sec> 22.14</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1991372</max_size>
    <finish>1713579108</finish>
    <start>1713578837</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L10">
   <label>L10</label>
   <row>13</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L10.log</IseManagerLog>
   <profiling>
    <slot>1713597217</slot>
    <spawn>1713597322</spawn>
    <release>1713597583</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2998.114</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 79.70</User_time_sec>
    <System_time_sec> 20.70</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 2069564</max_size>
    <finish>1713579583</finish>
    <start>1713579324</start>
    <task_label>L10</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_RTL_DB_RunTime">
   <label>Make RTL DB for Run Time</label>
   <row>14</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596666</slot>
    <spawn>1713596666</spawn>
    <release>1713596668</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1259.637</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.10</System_time_sec>
    <Percent_of_CPU> 46%</Percent_of_CPU>
    <max_size> 45104</max_size>
    <finish>1713578668</finish>
    <start>1713578668</start>
    <task_label>Make RTL DB for Run Time</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTL_DB_RunTime</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTL_DB_Link</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L11.log</IseManagerLog>
   <profiling>
    <slot>1713597363</slot>
    <spawn>1713597369</spawn>
    <release>1713597715</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.695</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 161.89</User_time_sec>
    <System_time_sec> 26.96</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3199456</max_size>
    <finish>1713579715</finish>
    <start>1713579371</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L11.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597112</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2612.487</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.32</User_time_sec>
    <System_time_sec> 22.14</System_time_sec>
    <Percent_of_CPU> 37%</Percent_of_CPU>
    <max_size> 1997612</max_size>
    <finish>1713579112</finish>
    <start>1713578837</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L11">
   <label>L11</label>
   <row>14</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L11.log</IseManagerLog>
   <profiling>
    <slot>1713597322</slot>
    <spawn>1713597363</spawn>
    <release>1713597626</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2897.460</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 82.25</User_time_sec>
    <System_time_sec> 20.50</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 2050212</max_size>
    <finish>1713579626</finish>
    <start>1713579364</start>
    <task_label>L11</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zTopBuild">
   <label>Build System</label>
   <row>14</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTopBuild Script">backend_default/zTopBuild.tcl</log>
    <log label="zTopBuild Native Log">backend_default/zTopBuild.log</log>
    <log label="zTopBuild Report">backend_default/zTopBuild_report.log</log>
    <log label="zTopBuild HTML Report">backend_default/zTopBuild_report.html</log>
    <log label="zTopBuild AC Report">backend_default/zTopBuild_AC_report.log</log>
    <log label="zTopBuild AC HTML Report">backend_default/zTopBuild_AC_report.html</log>
    <log label="GLog">backend_default/tools/zTopBuild/zTopBuild_glog.xcui</log>
    <log label="GLog">backend_default/tools/zTopClustering/zTopClustering_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713596666</slot>
    <spawn>1713596666</spawn>
    <release>1713596672</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1259.637</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 1.82</User_time_sec>
    <System_time_sec> 0.77</System_time_sec>
    <Percent_of_CPU> 47%</Percent_of_CPU>
    <max_size> 319596</max_size>
    <finish>1713578672</finish>
    <start>1713578667</start>
    <task_label>Build System</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zTopBuild</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_OptionsDbProc</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>backend_default_RTL_DB_Link</ancestor>
    <ancestor>backend_default_BackendEntry</ancestor>
    <ancestor>backend_default_Vcs_Link</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L12.log</IseManagerLog>
   <profiling>
    <slot>1713597371</slot>
    <spawn>1713597371</spawn>
    <release>1713597743</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2718.615</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 181.08</User_time_sec>
    <System_time_sec> 28.01</System_time_sec>
    <Percent_of_CPU> 56%</Percent_of_CPU>
    <max_size> 3210292</max_size>
    <finish>1713579743</finish>
    <start>1713579374</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L12.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597118</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2612.487</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 99.87</User_time_sec>
    <System_time_sec> 22.55</System_time_sec>
    <Percent_of_CPU> 43%</Percent_of_CPU>
    <max_size> 1997344</max_size>
    <finish>1713579118</finish>
    <start>1713578837</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L12">
   <label>L12</label>
   <row>15</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L12.log</IseManagerLog>
   <profiling>
    <slot>1713597369</slot>
    <spawn>1713597371</spawn>
    <release>1713597636</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2647.863</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.77</User_time_sec>
    <System_time_sec> 20.91</System_time_sec>
    <Percent_of_CPU> 40%</Percent_of_CPU>
    <max_size> 2055892</max_size>
    <finish>1713579636</finish>
    <start>1713579373</start>
    <task_label>L12</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zEquiGenerator">
   <label>Build Equipotentials</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596672</slot>
    <spawn>1713596672</spawn>
    <release>1713596674</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2620.910</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.24</User_time_sec>
    <System_time_sec> 0.11</System_time_sec>
    <Percent_of_CPU> 78%</Percent_of_CPU>
    <max_size> 126704</max_size>
    <finish>1713578674</finish>
    <start>1713578674</start>
    <task_label>Build Equipotentials</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>Zrdb_Equi</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zRtlToEqui">
   <label>Convert Netlist</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596672</slot>
    <spawn>1713596672</spawn>
    <release>1713596674</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2677.764</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.21</User_time_sec>
    <System_time_sec> 0.14</System_time_sec>
    <Percent_of_CPU> 47%</Percent_of_CPU>
    <max_size> 151852</max_size>
    <finish>1713578674</finish>
    <start>1713578674</start>
    <task_label>Convert Netlist</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zRtlToEqui</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zSimuFsdbHeader">
   <label>zSimuFsdbHeader</label>
   <row>15</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596672</slot>
    <spawn>1713596672</spawn>
    <release>1713596674</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2677.764</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.05</User_time_sec>
    <System_time_sec> 0.08</System_time_sec>
    <Percent_of_CPU> 29%</Percent_of_CPU>
    <max_size> 109456</max_size>
    <finish>1713578674</finish>
    <start>1713578674</start>
    <task_label>zSimuFsdbHeader</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zSimuFsdbHeader</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTopBuildResultAnalyzer">
   <label>Analyze System Building Results</label>
   <row>15</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zPar script">backend_default/zParCmds.tcl</log>
   </loglist>
   <profiling>
    <slot>1713596672</slot>
    <spawn>1713596672</spawn>
    <release>1713596672</release>
    <start>1713596672</start>
    <finish>1713596672</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer">
   <label>Compilation Profiler (after ZTopBuildAnalyzer)</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596672</slot>
    <spawn>1713596672</spawn>
    <release>1713596674</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2616.558</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.03</System_time_sec>
    <Percent_of_CPU> 60%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713578674</finish>
    <start>1713578674</start>
    <task_label>Compilation Profiler (after ZTopBuildAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_Front_End">
   <label>RTB Front-End</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596674</slot>
    <spawn>1713596674</spawn>
    <release>1713596677</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2681.274</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.20</User_time_sec>
    <System_time_sec> 0.08</System_time_sec>
    <Percent_of_CPU> 48%</Percent_of_CPU>
    <max_size> 125028</max_size>
    <finish>1713578677</finish>
    <start>1713578677</start>
    <task_label>RTB Front-End</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>RTB_Front_End</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L13.log</IseManagerLog>
   <profiling>
    <slot>1713597371</slot>
    <spawn>1713597386</spawn>
    <release>1713597733</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2717.492</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 160.57</User_time_sec>
    <System_time_sec> 26.34</System_time_sec>
    <Percent_of_CPU> 54%</Percent_of_CPU>
    <max_size> 3202604</max_size>
    <finish>1713579733</finish>
    <start>1713579389</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L13.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597099</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.25</User_time_sec>
    <System_time_sec> 22.43</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 1991552</max_size>
    <finish>1713579099</finish>
    <start>1713578838</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L13">
   <label>L13</label>
   <row>16</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L13.log</IseManagerLog>
   <profiling>
    <slot>1713597374</slot>
    <spawn>1713597380</spawn>
    <release>1713597641</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2639.862</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 83.44</User_time_sec>
    <System_time_sec> 20.58</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 2059312</max_size>
    <finish>1713579641</finish>
    <start>1713579381</start>
    <task_label>L13</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zCoreBuild_Part_0">
   <label>Build zCore Part_0</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="2">
     <hierarchical_id>zCore Compilation</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zCoreBuild Script">backend_default/work.Part_0//zCoreBuild_ztb.tcl</log>
    <log label="zCoreBuild Native Log">backend_default/work.Part_0//zCoreBuild.log</log>
    <log label="zCoreBuild Report">backend_default/work.Part_0//zCoreBuild_report.log</log>
    <log label="zCoreBuild HTML Report">backend_default/work.Part_0//zCoreBuild_report.html</log>
    <log label="zCoreBuild AC Report">backend_default/work.Part_0//zCoreBuild_AC_report.log</log>
    <log label="zCoreBuild AC HTML Report">backend_default/work.Part_0//zCoreBuild_AC_report.html</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCoreBuild/zCoreBuild_glog.xcui</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCoreClustering/zCoreClustering_glog.xcui</log>
    <log label="GLog">backend_default/work.Part_0//tools/zCorePartitioning/zCorePartitioning_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713596674</slot>
    <spawn>1713596674</spawn>
    <release>1713596687</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2627.929</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 6.66</User_time_sec>
    <System_time_sec> 0.90</System_time_sec>
    <Percent_of_CPU> 65%</Percent_of_CPU>
    <max_size> 477132</max_size>
    <finish>1713578687</finish>
    <start>1713578676</start>
    <task_label>Build zCore Part_0</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zCoreBuild</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zGraphGenerator">
   <label>Build Accessibility Graphs</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596674</slot>
    <spawn>1713596674</spawn>
    <release>1713596677</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2627.929</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.17</User_time_sec>
    <System_time_sec> 0.14</System_time_sec>
    <Percent_of_CPU> 71%</Percent_of_CPU>
    <max_size> 153836</max_size>
    <finish>1713578677</finish>
    <start>1713578677</start>
    <task_label>Build Accessibility Graphs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zGraphGenerator</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zRtlToEqui</ancestor>
    <ancestor>backend_default_zTopBuild</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zSimzilla">
   <label>Simulate Graphs</label>
   <row>16</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596674</slot>
    <spawn>1713596674</spawn>
    <release>1713596676</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2681.274</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.35</User_time_sec>
    <System_time_sec> 0.19</System_time_sec>
    <Percent_of_CPU> 64%</Percent_of_CPU>
    <max_size> 404680</max_size>
    <finish>1713578676</finish>
    <start>1713578676</start>
    <task_label>Simulate Graphs</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zSimzilla</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zRtlToEqui</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_Front_End_Result_Analyzer">
   <label>Analyze RTB Front-End Results</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596677</slot>
    <spawn>1713596677</spawn>
    <release>1713596677</release>
    <start>1713596677</start>
    <finish>1713596677</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L14.log</IseManagerLog>
   <profiling>
    <slot>1713597388</slot>
    <spawn>1713597388</spawn>
    <release>1713597739</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2609.118</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 160.59</User_time_sec>
    <System_time_sec> 27.38</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3216800</max_size>
    <finish>1713579739</finish>
    <start>1713579389</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L14.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597106</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2702.612</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 81.83</User_time_sec>
    <System_time_sec> 22.44</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1995168</max_size>
    <finish>1713579106</finish>
    <start>1713578837</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L14">
   <label>L14</label>
   <row>17</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L14.log</IseManagerLog>
   <profiling>
    <slot>1713597386</slot>
    <spawn>1713597388</spawn>
    <release>1713597654</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.14</User_time_sec>
    <System_time_sec> 20.94</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 2047576</max_size>
    <finish>1713579654</finish>
    <start>1713579390</start>
    <task_label>L14</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zBuildClusteringSaver">
   <label>Save Clustering Results</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596687</slot>
    <spawn>1713596687</spawn>
    <release>1713596687</release>
    <start>1713596687</start>
    <finish>1713596687</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuild_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zCoreBuildAnalyzer_Part_0">
   <label>Analyze zCore Building Results Part_0</label>
   <row>17</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
    <node raw="2">
     <hierarchical_id>zCore Compilation</hierarchical_id>
     <order>G</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596687</slot>
    <spawn>1713596687</spawn>
    <release>1713596687</release>
    <start>1713596687</start>
    <finish>1713596687</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zCoreBuild_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostZCoreCompilationJoin">
   <label>Post ZCore Compilation Join</label>
   <row>18</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596689</slot>
    <spawn>1713596689</spawn>
    <release>1713596689</release>
    <start>1713596689</start>
    <finish>1713596689</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L15.log</IseManagerLog>
   <profiling>
    <slot>1713597388</slot>
    <spawn>1713597446</spawn>
    <release>1713597792</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2600.134</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 153.95</User_time_sec>
    <System_time_sec> 26.06</System_time_sec>
    <Percent_of_CPU> 52%</Percent_of_CPU>
    <max_size> 3214728</max_size>
    <finish>1713579792</finish>
    <start>1713579448</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L15.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597095</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2612.487</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 79.45</User_time_sec>
    <System_time_sec> 21.72</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 1995028</max_size>
    <finish>1713579095</finish>
    <start>1713578838</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L15">
   <label>L15</label>
   <row>18</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L15.log</IseManagerLog>
   <profiling>
    <slot>1713597390</slot>
    <spawn>1713597442</spawn>
    <release>1713597706</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2621.612</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 82.78</User_time_sec>
    <System_time_sec> 20.75</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 2048348</max_size>
    <finish>1713579706</finish>
    <start>1713579444</start>
    <task_label>L15</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_PreParScriptBuilder">
   <label>Pre PAR Script Builder</label>
   <row>19</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596692</slot>
    <spawn>1713596692</spawn>
    <release>1713596692</release>
    <start>1713596692</start>
    <finish>1713596692</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostZCoreCompilationJoin</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F00_L16.log</IseManagerLog>
   <profiling>
    <slot>1713597451</slot>
    <spawn>1713597451</spawn>
    <release>1713597796</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 157.26</User_time_sec>
    <System_time_sec> 28.33</System_time_sec>
    <Percent_of_CPU> 53%</Percent_of_CPU>
    <max_size> 3235940</max_size>
    <finish>1713579796</finish>
    <start>1713579452</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_F08_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_F08_L16.log</IseManagerLog>
   <profiling>
    <slot>1713596835</slot>
    <spawn>1713596835</spawn>
    <release>1713597099</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2702.612</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 80.56</User_time_sec>
    <System_time_sec> 22.10</System_time_sec>
    <Percent_of_CPU> 38%</Percent_of_CPU>
    <max_size> 1997768</max_size>
    <finish>1713579099</finish>
    <start>1713578836</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_U0_M0_IF_L16">
   <label>L16</label>
   <row>19</row>
   <state>KO</state>
   <type_task>ISE</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F (U0_M0_IF)</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <IseManagerLog>/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/ui.work/./zCui/log/backend_default_U0_M0_IF_L16.log</IseManagerLog>
   <profiling>
    <slot>1713597446</slot>
    <spawn>1713597451</spawn>
    <release>1713597715</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2599.993</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 84.54</User_time_sec>
    <System_time_sec> 20.59</System_time_sec>
    <Percent_of_CPU> 39%</Percent_of_CPU>
    <max_size> 2072748</max_size>
    <finish>1713579715</finish>
    <start>1713579453</start>
    <task_label>L16</task_label>
    <task_jobQueue>ZebuIse</task_jobQueue>
    <task_class>IseRelaunchedPar</task_class>
   </profiling>
  </task>
  <task name="backend_default_zPar">
   <label>Place and Route System</label>
   <row>20</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zPar script from zCui">backend_default/zPar_zCui.tcl</log>
    <log label="zPar Native Log">backend_default/zPar_AC_report.html</log>
    <log label="zPar Clock Tree">backend_default/zPar_clk.log</log>
    <log label="GLog">backend_default/tools/zPar/zPar_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713596692</slot>
    <spawn>1713596692</spawn>
    <release>1713596702</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2712.860</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 6.68</User_time_sec>
    <System_time_sec> 1.05</System_time_sec>
    <Percent_of_CPU> 79%</Percent_of_CPU>
    <max_size> 1532256</max_size>
    <finish>1713578702</finish>
    <start>1713578693</start>
    <task_label>Place and Route System</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zPar</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zDveTool</ancestor>
    <ancestor>backend_default_PreParScriptBuilder</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer</ancestor>
    <ancestor>backend_default_RTB_Front_End_Result_Analyzer</ancestor>
    <ancestor>backend_default_RTB_Front_End</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Design_FPGA_Dispatch">
   <label>Analyze zPar result</label>
   <row>21</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596702</slot>
    <spawn>1713596702</spawn>
    <release>1713596702</release>
    <start>1713596702</start>
    <finish>1713596702</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_RTB_Front_End</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer">
   <label>Compilation Profiler (after ZParAnalyzer)</label>
   <row>22</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596702</slot>
    <spawn>1713596702</spawn>
    <release>1713596704</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2203.979</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.07</User_time_sec>
    <System_time_sec> 0.04</System_time_sec>
    <Percent_of_CPU> 57%</Percent_of_CPU>
    <max_size> 18468</max_size>
    <finish>1713578704</finish>
    <start>1713578704</start>
    <task_label>Compilation Profiler (after ZParAnalyzer)</task_label>
    <task_jobQueue>ZebuLocal</task_jobQueue>
    <task_class>Intermediate_Profiling_Results_Analyzer</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_zPar</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zFW_U0_M0_IF">
   <label>Create RTB Configuration: U0_M0_IF</label>
   <row>22</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596704</slot>
    <spawn>1713596704</spawn>
    <release>1713596716</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 2526.013</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 9.30</User_time_sec>
    <System_time_sec> 1.00</System_time_sec>
    <Percent_of_CPU> 90%</Percent_of_CPU>
    <max_size> 1706888</max_size>
    <finish>1713578716</finish>
    <start>1713578705</start>
    <task_label>Create RTB Configuration: U0_M0_IF</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zFW</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_RTB_FPGA_Dispatch_U0_M0_IF">
   <label>Analyze zRTB_FW result: U0_M0_IF</label>
   <row>23</row>
   <state>OK</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <profiling>
    <slot>1713596716</slot>
    <spawn>1713596716</spawn>
    <release>1713596716</release>
    <start>1713596716</start>
    <finish>1713596716</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zFW_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_FpgaPostProc">
   <label>FPGA post Process</label>
   <row>24</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_FpgaPostProc">
   <label>FPGA post Process</label>
   <row>24</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTime">
   <label>Create Timing DB</label>
   <row>24</row>
   <state>OK</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <loglist>
    <log label="zTime abstract Report">backend_default/zTime.html</log>
    <log label="zTime critical clock paths Report">backend_default/ztime_clock_out_paths_abs.html</log>
    <log label="zTime critical data paths Report">backend_default/ztime_out_paths_abs.html</log>
    <log label="zTime critical paths with filters Report">backend_default/ztime_filter_out_paths_abs.html</log>
    <log label="zTime critical asynchronous set/reset paths Report">backend_default/ztime_asyncsr_out_paths_abs.html</log>
    <log label="ztime script">backend_default/zTime_zcui.tcl</log>
    <log label="GLog">backend_default/tools/zTime/zTime_glog.xcui</log>
   </loglist>
   <profiling>
    <slot>1713596719</slot>
    <spawn>1713596719</spawn>
    <release>1713596723</release>
    <machine_name>csce-quinn-s1.engr.tamu.edu</machine_name>
    <model_name> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</model_name>
    <cpu_MHz> 1670.532</cpu_MHz>
    <cache_size> 25600 KB</cache_size>
    <cpu_cores> 10</cpu_cores>
    <bogomips> 4600.38</bogomips>
    <address_sizes> 46 bits physical, 48 bits virtual</address_sizes>
    <User_time_sec> 0.09</User_time_sec>
    <System_time_sec> 0.18</System_time_sec>
    <Percent_of_CPU> 11%</Percent_of_CPU>
    <max_size> 121476</max_size>
    <finish>1713578723</finish>
    <start>1713578721</start>
    <task_label>Create Timing DB</task_label>
    <task_jobQueue>Zebu</task_jobQueue>
    <task_class>zTime</task_class>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_Intermediate_Profiling_Results_Analyzer_ZParAnalyzer</ancestor>
    <ancestor>backend_default_zTopBuild</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zPar</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_RTB_FPGA_Dispatch_U0_M0_IF</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F00_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>00 (U0_M0_F0)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_F08_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>25</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>08 (Route U0_M0_F08)</hierarchical_id>
     <order>F</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_Build_ZDBPostProc_Script">
   <label>Create Script (DB PP)</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/Global DB Controller/Global DB Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zDB_Global_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostFpgaCompilationJoin">
   <label>Post FPGA Compilation Join</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze zPar result"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_U0_M0_IF_zFpgaTiming">
   <label>Create Timing DB (SDF Mode)</label>
   <row>26</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>FPGA Place &amp; Route</hierarchical_id>
     <order>HEADER_2</order>
    </node>
    <node raw="2">
     <hierarchical_id>0</hierarchical_id>
     <order>U</order>
    </node>
    <node raw="3">
     <hierarchical_id>0</hierarchical_id>
     <order>M</order>
    </node>
    <node raw="4">
     <hierarchical_id>F</hierarchical_id>
     <order>I</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_FpgaResultAnalyzer">
   <label>FPGA PaRs Analyzer</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_PostZFpgaTimingJoin">
   <label>Post zFpgaTiming Join</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Compilation</hierarchical_id>
     <order>HEADER_1</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F/Create Timing DB (SDF Mode)"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_U0_M0_F00_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_F08_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_IF_zFpgaTiming</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_preparezTimeFpga">
   <label>Prepare Timing DB (post FPGA)</label>
   <row>27</row>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_U0_M0_F00_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F08_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zTimeFpga">
   <label>Create Timing DB (post FPGA)</label>
   <row>28</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze zPar result"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Prepare Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Analyze System Building Results"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/zCore Compilation/Analyze zCore Building Results Part_0"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/Create Timing DB (SDF Mode)"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F/Create Timing DB (SDF Mode)"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_Design_FPGA_Dispatch</ancestor>
    <ancestor>backend_default_preparezTimeFpga</ancestor>
    <ancestor>backend_default_zTopBuildResultAnalyzer</ancestor>
    <ancestor>backend_default_zCoreBuildAnalyzer_Part_0</ancestor>
    <ancestor>backend_default_U0_M0_F00_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_F08_zFpgaTiming</ancestor>
    <ancestor>backend_default_U0_M0_IF_zFpgaTiming</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_zAuditReport">
   <label>zAudit Report</label>
   <row>29</row>
   <state>Unkown</state>
   <type_task>Zebu</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Backend: default backend</hierarchical_id>
     <order>HEADER_4</order>
    </node>
    <node raw="1">
     <hierarchical_id>System Data Base</hierarchical_id>
     <order>HEADER_3</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Post zFpgaTiming Join"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_zTimeFpga</ancestor>
    <ancestor>backend_default_PostZFpgaTimingJoin</ancestor>
   </ancestors>
  </task>
  <task name="backend_default_SingleBackend_Compilation_Checker">
   <label>Backend Checker : default</label>
   <row>30</row>
   <target/>
   <state>Unkown</state>
   <type_task>zCui</type_task>
   <hierarchie>
    <node raw="0">
     <hierarchical_id>Final Check</hierarchical_id>
     <order>HEADER_5</order>
    </node>
   </hierarchie>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Post FPGA Compilation Join"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/FPGA PaRs Analyzer"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Create Timing DB"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Script (DB PP)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Simulate Graphs"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/Create Timing DB (post FPGA)"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/zAudit Report"/>
   <predecessors hierarchicel_name="Backend: default backend/System Data Base/zSimuFsdbHeader"/>
   <predecessors hierarchicel_name="VCS/Prepare Post Vcs Tasks"/>
   <predecessors hierarchicel_name="VCS/Analyze VCS Results"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Make RTL DB for Run Time"/>
   <predecessors hierarchicel_name="Initial Check/Analyze Project"/>
   <predecessors hierarchicel_name="VCS/Launch Verdi"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Save Clustering Results"/>
   <predecessors hierarchicel_name="Backend: default backend/System Compilation/Post zFpgaTiming Join"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/00 (U0_M0_F0)/FPGA post Process"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/F (U0_M0_IF)/Controller"/>
   <predecessors hierarchicel_name="Backend: default backend/FPGA Place &amp; Route/0/0/08 (Route U0_M0_F08)/FPGA post Process"/>
   <profiling>
    <slot>0</slot>
    <spawn>0</spawn>
    <release>0</release>
    <start>0</start>
    <finish>0</finish>
   </profiling>
   <ancestors>
    <ancestor>backend_default_PostFpgaCompilationJoin</ancestor>
    <ancestor>backend_default_FpgaResultAnalyzer</ancestor>
    <ancestor>backend_default_zTime</ancestor>
    <ancestor>backend_default_Build_ZDBPostProc_Script</ancestor>
    <ancestor>backend_default_zSimzilla</ancestor>
    <ancestor>backend_default_zTimeFpga</ancestor>
    <ancestor>backend_default_zAuditReport</ancestor>
    <ancestor>backend_default_zSimuFsdbHeader</ancestor>
    <ancestor>Post_Vcs_Task_Builder</ancestor>
    <ancestor>VCS_Task_Analyzer</ancestor>
    <ancestor>backend_default_RTL_DB_RunTime</ancestor>
    <ancestor>backend_default_Project_Analyzer</ancestor>
    <ancestor>Verdi_Compilation</ancestor>
    <ancestor>backend_default_zBuildClusteringSaver</ancestor>
    <ancestor>backend_default_PostZFpgaTimingJoin</ancestor>
    <ancestor>backend_default_U0_M0_F00_FpgaPostProc</ancestor>
    <ancestor>backend_default_U0_M0_IF_PaR_Controller</ancestor>
    <ancestor>backend_default_U0_M0_F08_FpgaPostProc</ancestor>
   </ancestors>
  </task>
 </Graph_tasks>
 <statistics/>
 <diskSpaceChecker>
  <frontend>
   <Begin>
    <du>0</du>
    <de>0</de>
   </Begin>
   <Elab>
    <du>0</du>
    <de>0</de>
   </Elab>
   <Synthesis>
    <synthSize>0</synthSize>
   </Synthesis>
  </frontend>
  <backends/>
 </diskSpaceChecker>
</ZeBuUiDoc>
