
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
Command: synth_design -top test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4196
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/test.vhd:54]
INFO: [Synth 8-638] synthesizing module 'test' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/test.vhd:40]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:37' bound to instance 'mipsA' of component 'mips' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/test.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:42]
INFO: [Synth 8-3491] module 'phaseGenerator' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/phaseGenerator.vhd:34' bound to instance 'PHASEA' of component 'phaseGenerator' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:131]
INFO: [Synth 8-638] synthesizing module 'phaseGenerator' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/phaseGenerator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'phaseGenerator' (1#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/phaseGenerator.vhd:40]
INFO: [Synth 8-3491] module 'pc' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/pc.vhd:6' bound to instance 'PCA' of component 'pc' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:135]
INFO: [Synth 8-638] synthesizing module 'pc' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/pc.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pc' (2#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/pc.vhd:14]
INFO: [Synth 8-3491] module 'instreg' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/instreg.vhd:6' bound to instance 'IRA' of component 'instreg' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:141]
INFO: [Synth 8-638] synthesizing module 'instreg' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/instreg.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'instreg' (3#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/instreg.vhd:22]
INFO: [Synth 8-3491] module 'regfile' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/regfile.vhd:6' bound to instance 'REGA' of component 'regfile' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:150]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/regfile.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/regfile.vhd:17]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/alu.vhd:6' bound to instance 'ALUA' of component 'alu' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:160]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/alu.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'controlUnit' declared at 'D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/controlUnit.vhd:34' bound to instance 'CONTROLA' of component 'controlUnit' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:165]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/controlUnit.vhd:51]
WARNING: [Synth 8-614] signal 'func' is read in the process but is not in the sensitivity list [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/controlUnit.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (6#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/controlUnit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'mips' (7#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/mips.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'test' (8#1) [D:/Universitate/An 3/SCS/MIPS/MIPS.srcs/sources_1/new/test.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'phaseGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     iff |                            00001 |                              000
                      id |                            00010 |                              001
                      ex |                            00100 |                              010
                      ma |                            01000 |                              011
                  iSTATE |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'phaseGenerator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 31    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	  16 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.465 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 15521a21
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1144.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Universitate/An 3/SCS/MIPS/MIPS.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 15:51:19 2021...
