 
****************************************
Report : qor
Design : multOp_integration
Version: U-2022.12-SP7
Date   : Sat Dec 23 19:46:06 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          2.18
  Critical Path Slack:         uninit
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        445
  Leaf Cell Count:               2551
  Buf/Inv Cell Count:             174
  Buf Cell Count:                  15
  Inv Cell Count:                 159
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2423
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    36841.881323
  Noncombinational Area:  3185.049561
  Buf/Inv Area:            962.150425
  Total Buffer Area:            82.94
  Total Inverter Area:         879.21
  Macro/Black Box Area:      0.000000
  Net Area:               1995.208838
  -----------------------------------
  Cell Area:             40026.930883
  Design Area:           42022.139722


  Design Rules
  -----------------------------------
  Total Number of Nets:          3551
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.73
  Logic Optimization:                  0.40
  Mapping Optimization:                0.67
  -----------------------------------------
  Overall Compile Time:                4.33
  Overall Compile Wall Clock Time:     4.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
