{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605536077345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605536077375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 23:14:37 2020 " "Processing started: Mon Nov 16 23:14:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605536077375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536077375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536077375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605536079464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605536079464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sample_rtc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sample_rtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_SAMPLE_RTC-rtl " "Found design unit 1: I2C_SAMPLE_RTC-rtl" {  } { { "../hdl/sample_rtc.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample_rtc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110423 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_SAMPLE_RTC " "Found entity 1: I2C_SAMPLE_RTC" {  } { { "../hdl/sample_rtc.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample_rtc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/x68_frontpanel_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/x68_frontpanel_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X68_FRONTPANEL_CONTROLLER-rtl " "Found design unit 1: X68_FRONTPANEL_CONTROLLER-rtl" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110443 ""} { "Info" "ISGN_ENTITY_NAME" "1 X68_FRONTPANEL_CONTROLLER " "Found entity 1: X68_FRONTPANEL_CONTROLLER" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX_PROXY-rtl " "Found design unit 1: I2C_MUX_PROXY-rtl" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110473 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX_PROXY " "Found entity 1: I2C_MUX_PROXY" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX-rtl " "Found design unit 1: I2C_MUX-rtl" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110504 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX " "Found entity 1: I2C_MUX" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116_pkg " "Found design unit 1: I2C_TLC59116_pkg" {  } { { "../hdl/I2C_TLC59116_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFTCLK-main " "Found design unit 1: SFTCLK-main" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110534 ""} { "Info" "ISGN_ENTITY_NAME" "1 SFTCLK " "Found entity 1: SFTCLK" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_SAMPLE-rtl " "Found design unit 1: I2C_SAMPLE-rtl" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110563 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_SAMPLE " "Found entity 1: I2C_SAMPLE" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2Crtc-rtl " "Found design unit 1: I2Crtc-rtl" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110583 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2Crtc " "Found entity 1: I2Crtc" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CIF-MAIN " "Found design unit 1: I2CIF-MAIN" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110604 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CIF " "Found entity 1: I2CIF" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116-rtl " "Found design unit 1: I2C_TLC59116-rtl" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110613 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_TLC59116 " "Found entity 1: I2C_TLC59116" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_pkg " "Found design unit 1: I2C_pkg" {  } { { "../hdl/I2C_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605536110633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_SAMPLE " "Elaborating entity \"I2C_SAMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605536110874 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_POWER sample.vhd(443) " "VHDL Process Statement warning at sample.vhd(443): inferring latch(es) for signal or variable \"LED_POWER\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_TIMER sample.vhd(443) " "VHDL Process Statement warning at sample.vhd(443): inferring latch(es) for signal or variable \"LED_TIMER\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_FDD1_ACCESS sample.vhd(443) " "VHDL Process Statement warning at sample.vhd(443): inferring latch(es) for signal or variable \"LED_FDD1_ACCESS\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_FDD1_EJECT sample.vhd(443) " "VHDL Process Statement warning at sample.vhd(443): inferring latch(es) for signal or variable \"LED_FDD1_EJECT\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_FDD1_EJECT sample.vhd(443) " "Inferred latch for \"LED_FDD1_EJECT\" at sample.vhd(443)" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_FDD1_ACCESS\[0\] sample.vhd(443) " "Inferred latch for \"LED_FDD1_ACCESS\[0\]\" at sample.vhd(443)" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_FDD1_ACCESS\[1\] sample.vhd(443) " "Inferred latch for \"LED_FDD1_ACCESS\[1\]\" at sample.vhd(443)" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_TIMER sample.vhd(443) " "Inferred latch for \"LED_TIMER\" at sample.vhd(443)" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_POWER\[0\] sample.vhd(443) " "Inferred latch for \"LED_POWER\[0\]\" at sample.vhd(443)" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_POWER\[1\] sample.vhd(443) " "Inferred latch for \"LED_POWER\[1\]\" at sample.vhd(443)" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536110883 "|I2C_SAMPLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CIF I2CIF:I2C " "Elaborating entity \"I2CIF\" for hierarchy \"I2CIF:I2C\"" {  } { { "../hdl/sample.vhd" "I2C" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536110913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MUX I2C_MUX:I2CMUX " "Elaborating entity \"I2C_MUX\" for hierarchy \"I2C_MUX:I2CMUX\"" {  } { { "../hdl/sample.vhd" "I2CMUX" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536110943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MUX_PROXY I2C_MUX:I2CMUX\|I2C_MUX_PROXY:\\GEN1:0:U " "Elaborating entity \"I2C_MUX_PROXY\" for hierarchy \"I2C_MUX:I2CMUX\|I2C_MUX_PROXY:\\GEN1:0:U\"" {  } { { "../hdl/I2C_MUX.vhd" "\\GEN1:0:U" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536111053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFTCLK SFTCLK:i2cclk " "Elaborating entity \"SFTCLK\" for hierarchy \"SFTCLK:i2cclk\"" {  } { { "../hdl/sample.vhd" "i2cclk" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536111163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2Crtc I2Crtc:rtc " "Elaborating entity \"I2Crtc\" for hierarchy \"I2Crtc:rtc\"" {  } { { "../hdl/sample.vhd" "rtc" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536111173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_TLC59116 I2C_TLC59116:tlc59116 " "Elaborating entity \"I2C_TLC59116\" for hierarchy \"I2C_TLC59116:tlc59116\"" {  } { { "../hdl/sample.vhd" "tlc59116" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536111193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X68_FRONTPANEL_CONTROLLER X68_FRONTPANEL_CONTROLLER:FP " "Elaborating entity \"X68_FRONTPANEL_CONTROLLER\" for hierarchy \"X68_FRONTPANEL_CONTROLLER:FP\"" {  } { { "../hdl/sample.vhd" "FP" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536111213 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDMODES X68_FRONTPANEL_CONTROLLER.vhd(74) " "VHDL Process Statement warning at X68_FRONTPANEL_CONTROLLER.vhd(74): inferring latch(es) for signal or variable \"LEDMODES\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605536111213 "|I2C_SAMPLE|X68_FRONTPANEL_CONTROLLER:FP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDMODES\[3\]\[0\] X68_FRONTPANEL_CONTROLLER.vhd(74) " "Inferred latch for \"LEDMODES\[3\]\[0\]\" at X68_FRONTPANEL_CONTROLLER.vhd(74)" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536111213 "|I2C_SAMPLE|X68_FRONTPANEL_CONTROLLER:FP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDMODES\[3\]\[1\] X68_FRONTPANEL_CONTROLLER.vhd(74) " "Inferred latch for \"LEDMODES\[3\]\[1\]\" at X68_FRONTPANEL_CONTROLLER.vhd(74)" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536111213 "|I2C_SAMPLE|X68_FRONTPANEL_CONTROLLER:FP"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 39 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 54 -1 0 } } { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 38 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 45 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 67 -1 0 } } { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 36 -1 0 } } { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 52 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 42 -1 0 } } { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 37 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1605536114183 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1605536114183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605536115133 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2CIF:I2C\|INITCOUNT\[3\] High " "Register I2CIF:I2C\|INITCOUNT\[3\] will power up to High" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2CIF:I2C\|INITCOUNT\[1\] High " "Register I2CIF:I2C\|INITCOUNT\[1\] will power up to High" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[5\] High " "Register SFTCLK:i2cclk\|counter\[5\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[4\] High " "Register SFTCLK:i2cclk\|counter\[4\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[3\] High " "Register SFTCLK:i2cclk\|counter\[3\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[1\] High " "Register SFTCLK:i2cclk\|counter\[1\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[0\] High " "Register SFTCLK:i2cclk\|counter\[0\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605536115403 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1605536115403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605536117045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605536117045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pPsw\[3\] " "No output dependent on input pin \"pPsw\[3\]\"" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605536117325 "|I2C_SAMPLE|pPsw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605536117325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605536117325 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605536117325 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605536117325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605536117325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605536117325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605536117445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 23:15:17 2020 " "Processing ended: Mon Nov 16 23:15:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605536117445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605536117445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605536117445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605536117445 ""}
