<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100AN Series BSP: C:/Users/yachen/workzone/bsp/nano100absp/Library/StdDriver/src/clk.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100AN Series BSP
   &#160;<span id="projectnumber">V3.02.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100AN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea620cb3525f279964da8d6b877172c1.html">nano100absp</a></li><li class="navelem"><a class="el" href="dir_4bfd880fefd00748661d54be9866cf4f.html">Library</a></li><li class="navelem"><a class="el" href="dir_5bb014ff284e7ec96c51cc728404c9a7.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_2fb29128ea5bba0a0eb1cffb5e614980.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nano100_series_8h.html">Nano100Series.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">   32</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;{</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">/* Disable CKO0 clock source */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK &amp;= (~<a class="code" href="group___n_a_n_o100___definitions.html#gab24fbe0de32ba93f3f9672f052f2bccc">CLK_APBCLK_FDIV_EN_Msk</a>);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga24ffb222c0a6fb4cfd02244057963a86">   55</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga24ffb222c0a6fb4cfd02244057963a86">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">/* CKO = clock source / 2^(u32ClkDiv + 1) */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;FRQDIV = <a class="code" href="group___n_a_n_o100___definitions.html#gadcc739e546c9a521366b91f23a659646">CLK_FRQDIV_FDIV_EN_Msk</a> | u32ClkDiv ;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">/* Enable CKO clock source */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK |= <a class="code" href="group___n_a_n_o100___definitions.html#gab24fbe0de32ba93f3f9672f052f2bccc">CLK_APBCLK_FDIV_EN_Msk</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">/* Select CKO clock source */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="group___n_a_n_o100___definitions.html#ga08b8c5038d63ebd75ebf0a5a39da0be7">CLK_CLKSEL2_FRQDIV_S_Msk</a>)) | u32ClkSrc;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">   72</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    SCB-&gt;SCR = SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= (<a class="code" href="group___n_a_n_o100___definitions.html#gacac5970b946f416117e8b39a9153cc01">CLK_PWRCTL_PD_EN_Msk</a> | <a class="code" href="group___n_a_n_o100___definitions.html#ga0f6d055b606d294bfdf6660e4453b47d">CLK_PWRCTL_WK_DLY_Msk</a> );</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    __WFI();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">   84</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~(<a class="code" href="group___n_a_n_o100___definitions.html#gacac5970b946f416117e8b39a9153cc01">CLK_PWRCTL_PD_EN_Msk</a> );</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __WFI();</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">   95</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gaa22aa5d1fd502dbe0d3f069d4fa472a6">CLK_PWRCTL_HXT_EN_Msk</a> )</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___nano100_series_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">  108</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga06bf3361cd126f78614f2e5fcf466292">CLK_PWRCTL_LXT_EN_Msk</a> )</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___nano100_series_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">  121</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="system___nano100_series_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___nano100_series_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">  133</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="system___nano100_series_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___nano100_series_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">  144</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    uint32_t u32Freq =0, u32PLLSrc;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    uint32_t u32NO, u32NR, u32IN_DV, u32PllReg;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    u32PllReg = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span> (u32PllReg &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a>)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">return</span> 0;  <span class="comment">/* PLL is in power down mode */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (u32PllReg &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gab1238d0ba67645db7cafd7c2a9a85adc">CLK_PLLCTL_PLL_SRC_Msk</a>)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        u32PLLSrc = <a class="code" href="system___nano100_series_8h.html#ad145c32431f633b887d84ef0c78f42f3">__HIRC12M</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        u32PLLSrc = <a class="code" href="system___nano100_series_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    u32NO = (u32PllReg &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gad42fc6a22dcd065f2745c0609f83d9d6">CLK_PLLCTL_OUT_DV_Msk</a>) ? 2: 1;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    u32IN_DV = (u32PllReg &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga6da64895f7946e4f2d29abadd6aaca0d">CLK_PLLCTL_IN_DV_Msk</a>) &gt;&gt; 8;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">if</span> (u32IN_DV == 0)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        u32NR = 2;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (u32IN_DV == 1)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        u32NR = 4;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (u32IN_DV == 2)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        u32NR = 8;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        u32NR = 16;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    u32Freq = u32PLLSrc * ((u32PllReg &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga92eebbd31fbce8e3e7b654ce298684d2">CLK_PLLCTL_FB_DV_Msk</a>) +32) / u32NR / u32NO;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">return</span> u32Freq;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">  181</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    uint32_t u32HIRCSTB;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    u32HIRCSTB = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSTATUS &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span>(u32Hclk==<a class="code" href="system___nano100_series_8h.html#ad145c32431f633b887d84ef0c78f42f3">__HIRC12M</a>)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(<a class="code" href="group___n_a_n_o100___definitions.html#ga5e60ac75085810bc20567cc0f30e0980">CLK_PWRCTL_HIRC_EN_Msk</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">CLK_CLKSEL0_HCLK_S_HIRC</a>,<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">CLK_HCLK_CLK_DIVIDER</a>(1));</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___nano100_series_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">if</span>(u32Hclk&lt;<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a>) u32Hclk=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span>(u32Hclk&gt;<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">FREQ_32MHZ</a>) u32Hclk=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">FREQ_32MHZ</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">/* Configure PLL setting if HXT clock is enabled */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gaa22aa5d1fd502dbe0d3f069d4fa472a6">CLK_PWRCTL_HXT_EN_Msk</a>)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">CLK_PLLCTL_PLL_SRC_HXT</a>,u32Hclk*3);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">/* Configure PLL setting if HXT clock is not enabled */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a>,u32Hclk*3);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        u32HIRCSTB = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSTATUS &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">/* Select HCLK clock source to PLL,</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">       Select HCLK clock source divider as 3</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">       and update system core clock</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3399b4fa416b9e84a25040adf4b3a8c">CLK_CLKSEL0_HCLK_S_PLL</a>,<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">CLK_HCLK_CLK_DIVIDER</a>(3));</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">/* Disable HIRC if HIRC is disabled before setting core clock */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">if</span>(u32HIRCSTB == 0)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="group___n_a_n_o100___definitions.html#ga5e60ac75085810bc20567cc0f30e0980">CLK_PWRCTL_HIRC_EN_Msk</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___nano100_series_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">  235</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint32_t u32HIRCSTB;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    u32HIRCSTB = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSTATUS &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* Switch to HIRC for Safe. Avoid HCLK too high when applying new divider. */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="group___n_a_n_o100___definitions.html#ga5e60ac75085810bc20567cc0f30e0980">CLK_PWRCTL_HIRC_EN_Msk</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; (~<a class="code" href="group___n_a_n_o100___definitions.html#ga2b0b9da2546b63f8a826d81e604948c2">CLK_CLKSEL0_HCLK_S_Msk</a>)) | <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">CLK_CLKSEL0_HCLK_S_HIRC</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">/* Apply new Divider */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp; ~<a class="code" href="group___n_a_n_o100___definitions.html#gabc063298172f123ecf062108faa63136">CLK_CLKDIV0_HCLK_N_Msk</a>) | u32ClkDiv;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">/* Switch to new HCLK source */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="group___n_a_n_o100___definitions.html#ga2b0b9da2546b63f8a826d81e604948c2">CLK_CLKSEL0_HCLK_S_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="system___nano100_series_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">/* Disable HIRC if HIRC is disabled before switching HCLK source */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">if</span>(u32HIRCSTB == 0)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">  350</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    uint32_t u32tmp=0,u32sel=0,u32div=0;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx)!=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        u32div =(uint32_t)&amp;<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0+((<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx))*4);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        u32tmp = *(<span class="keyword">volatile</span> uint32_t *)(u32div);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        u32tmp = ( u32tmp &amp; ~(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx)&lt;&lt;<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(u32ModuleIdx)) ) | u32ClkDiv;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        *(<span class="keyword">volatile</span> uint32_t *)(u32div) = u32tmp;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx)!=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        u32sel = (uint32_t)&amp;<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0+((<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(u32ModuleIdx))*4);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        u32tmp = *(<span class="keyword">volatile</span> uint32_t *)(u32sel);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        u32tmp = ( u32tmp &amp; ~(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx)&lt;&lt;<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(u32ModuleIdx)) ) | u32ClkSrc;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        *(<span class="keyword">volatile</span> uint32_t *)(u32sel) = u32tmp;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">  380</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= u32ClkMask;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span>(u32ClkMask &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gaa22aa5d1fd502dbe0d3f069d4fa472a6">CLK_PWRCTL_HXT_EN_Msk</a>)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___n_a_n_o100___definitions.html#gaede884bc05f2824d3968ab7552e9c507">CLK_CLKSTATUS_HXT_STB_Msk</a>);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">if</span>(u32ClkMask &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga06bf3361cd126f78614f2e5fcf466292">CLK_PWRCTL_LXT_EN_Msk</a>)</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___n_a_n_o100___definitions.html#ga28f04eeaccc25eaa1ace814d7422aa2e">CLK_CLKSTATUS_LXT_STB_Msk</a>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">if</span>(u32ClkMask &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga5e60ac75085810bc20567cc0f30e0980">CLK_PWRCTL_HIRC_EN_Msk</a>)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">if</span>(u32ClkMask &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gae476c5b648e80d4f655a3787f80cc4c1">CLK_PWRCTL_LIRC_EN_Msk</a>)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___n_a_n_o100___definitions.html#ga050d8f3b8465e35faa9e0129529c5518">CLK_CLKSTATUS_LIRC_STB_Msk</a>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">  405</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~u32ClkMask;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">  444</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)((uint32_t)&amp;<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK+(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx)*4))  |= 1&lt;&lt;<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">  483</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;{</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)((uint32_t)&amp;<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK+(<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx)*4))  &amp;= ~(1&lt;&lt;<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">  496</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;{</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    uint32_t u32ClkSrc,u32NR, u32NF,u32Register;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    uint32_t u32NRTable[4]= {2,4,8,16};</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    int32_t i32NRVal;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">if</span> ( u32PllFreq &lt; <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f868cd2dfa8aaa27518bcab49d63e8">FREQ_48MHZ</a>)</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        u32PllFreq=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f868cd2dfa8aaa27518bcab49d63e8">FREQ_48MHZ</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32PllFreq &gt; <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga42903fd1c8b6350e115f5fcbd482ddc0">FREQ_120MHZ</a>)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        u32PllFreq=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga42903fd1c8b6350e115f5fcbd482ddc0">FREQ_120MHZ</a>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">if</span>(u32PllClkSrc!=<a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a>)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    {</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <span class="comment">/* PLL source clock from HXT */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        u32Register = (0x0UL&lt;&lt;<a class="code" href="group___n_a_n_o100___definitions.html#gaf203977243e290c545841027e4d0ab43">CLK_PLLCTL_PLL_SRC_Pos</a>);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        u32ClkSrc = <a class="code" href="system___nano100_series_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    }</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="comment">/* PLL source clock from HIRC */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        u32Register = (0x1UL&lt;&lt;<a class="code" href="group___n_a_n_o100___definitions.html#gaf203977243e290c545841027e4d0ab43">CLK_PLLCTL_PLL_SRC_Pos</a>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        u32ClkSrc =<a class="code" href="system___nano100_series_8h.html#ad145c32431f633b887d84ef0c78f42f3">__HIRC12M</a>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    u32NF = u32PllFreq / 1000000;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    u32NR = u32ClkSrc / 1000000;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">if</span>(u32ClkSrc%12==0)</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        u32NF=(u32NF/3)*4;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        u32NR=(u32NR/3)*4;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">while</span>( u32NR&gt;16 || u32NF&gt;(0x3F+32) )</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        u32NR = u32NR&gt;&gt;1;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        u32NF = u32NF&gt;&gt;1;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">for</span>(i32NRVal=3; i32NRVal&gt;=0; i32NRVal--)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">if</span>(u32NR==u32NRTable[i32NRVal]) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = u32Register | (i32NRVal&lt;&lt;8) | (u32NF - 32) ;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL &amp;= ~<a class="code" href="group___n_a_n_o100___definitions.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="group___n_a_n_o100___definitions.html#ga5c7cd7e3006f8e9319a8be663bc10739">CLK_CLKSTATUS_PLL_STB_Msk</a>);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">  551</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL |= <a class="code" href="group___n_a_n_o100___definitions.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;}</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">  564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a>(uint32_t us)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    SysTick-&gt;LOAD = us * <a class="code" href="system___nano100_series_8h.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    SysTick-&gt;VAL  =  (0x00);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    SysTick-&gt;CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">/* Waiting for down-count to zero */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">while</span>((SysTick-&gt;CTRL &amp; SysTick_CTRL_COUNTFLAG_Msk) == 0);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    SysTick-&gt;CTRL = 0;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;}</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">  585</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    SysTick-&gt;CTRL=0;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">if</span>( u32ClkSrc== <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a> )    <span class="comment">/* Set System Tick clock source */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        SysTick-&gt;CTRL |= SysTick_CTRL_CLKSOURCE_Msk;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        SysTick-&gt;CTRL &amp;= ~SysTick_CTRL_CLKSOURCE_Msk;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    SysTick-&gt;LOAD  = u32Count;                <span class="comment">/* Set System Tick reload value */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    SysTick-&gt;VAL = 0;                         <span class="comment">/* Clear System Tick current value and counter flag  */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    SysTick-&gt;CTRL |= SysTick_CTRL_ENABLE_Msk; <span class="comment">/* Set System Tick counter enabled */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">  604</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    SysTick-&gt;CTRL = 0;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">  623</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    int32_t i32TimeOutCnt;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    i32TimeOutCnt = <a class="code" href="system___nano100_series_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a> / 200; <span class="comment">/* About 5ms */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSTATUS &amp; u32ClkMask) != u32ClkMask)</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">if</span>(i32TimeOutCnt-- &lt;= 0)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;}</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; <span class="comment">/* end of group NANO100_CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; <span class="comment">/* end of group NANO100_CLK_Driver */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160; <span class="comment">/* end of group NANO100_Device_Driver */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="ttc" id="system___nano100_series_8h_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="system___nano100_series_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8c_source.html#l00020">system_Nano100Series.c:20</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga0f6d055b606d294bfdf6660e4453b47d"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga0f6d055b606d294bfdf6660e4453b47d">CLK_PWRCTL_WK_DLY_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_WK_DLY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01051">Nano100Series.h:1051</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gaa22aa5d1fd502dbe0d3f069d4fa472a6"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gaa22aa5d1fd502dbe0d3f069d4fa472a6">CLK_PWRCTL_HXT_EN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HXT_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01039">Nano100Series.h:1039</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00604">clk.c:604</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2ba0e54c58638770ff47160b4092ab7d"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></div><div class="ttdeci">#define MODULE_NoMsk</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00205">clk.h:205</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00585">clk.c:585</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">This function get external low frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00108">clk.c:108</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab3399b4fa416b9e84a25040adf4b3a8c"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3399b4fa416b9e84a25040adf4b3a8c">CLK_CLKSEL0_HCLK_S_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLK_S_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00087">clk.h:87</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga781435991b8a07e0951b23be1beadeea"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">CLK_PLLCTL_PLL_SRC_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_PLL_SRC_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00191">clk.h:191</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00444">clk.c:444</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5ab15677ea51c3099b27f42dc4b6fcb2"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a></div><div class="ttdeci">void CLK_SysTickDelay(uint32_t us)</div><div class="ttdoc">This function execute delay function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00564">clk.c:564</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00483">clk.c:483</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdoc">Pointer to CLK register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l10121">Nano100Series.h:10121</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">This function get HCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00121">clk.c:121</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">This function set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00496">clk.c:496</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaece48376de6a6e9090b8c394344e8636"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a></div><div class="ttdeci">#define MODULE_APBCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00197">clk.h:197</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00235">clk.c:235</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">This function get external high frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00095">clk.c:95</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga28f04eeaccc25eaa1ace814d7422aa2e"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga28f04eeaccc25eaa1ace814d7422aa2e">CLK_CLKSTATUS_LXT_STB_Msk</a></div><div class="ttdeci">#define CLK_CLKSTATUS_LXT_STB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01159">Nano100Series.h:1159</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">This function set HCLK frequency. The frequency unit is Hz. The range of u32Hclk is 24 ~ 32 MHz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00181">clk.c:181</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00623">clk.c:623</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gacac5970b946f416117e8b39a9153cc01"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gacac5970b946f416117e8b39a9153cc01">CLK_PWRCTL_PD_EN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_PD_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01057">Nano100Series.h:1057</a></div></div>
<div class="ttc" id="system___nano100_series_8h_html_abbd628d8a30e6695b3715ae72a693e56"><div class="ttname"><a href="system___nano100_series_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a></div><div class="ttdeci">#define __HSI</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8h_source.html#l00031">system_Nano100Series.h:31</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga5c7cd7e3006f8e9319a8be663bc10739"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga5c7cd7e3006f8e9319a8be663bc10739">CLK_CLKSTATUS_PLL_STB_Msk</a></div><div class="ttdeci">#define CLK_CLKSTATUS_PLL_STB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01162">Nano100Series.h:1162</a></div></div>
<div class="ttc" id="_nano100_series_8h_html"><div class="ttname"><a href="_nano100_series_8h.html">Nano100Series.h</a></div><div class="ttdoc">Nano100 series peripheral access layer header file. This file contains all the peripheral register's ...</div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00144">clk.c:144</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga06bf3361cd126f78614f2e5fcf466292"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga06bf3361cd126f78614f2e5fcf466292">CLK_PWRCTL_LXT_EN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_LXT_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01042">Nano100Series.h:1042</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0bb6f7eaf2ebcf04d5c23083f03e6fc6"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">CLK_PLLCTL_PLL_SRC_HXT</a></div><div class="ttdeci">#define CLK_PLLCTL_PLL_SRC_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00192">clk.h:192</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga68463e4ea5c62de742b13a1c018577af"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_PD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01246">Nano100Series.h:1246</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga050d8f3b8465e35faa9e0129529c5518"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga050d8f3b8465e35faa9e0129529c5518">CLK_CLKSTATUS_LIRC_STB_Msk</a></div><div class="ttdeci">#define CLK_CLKSTATUS_LIRC_STB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01165">Nano100Series.h:1165</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gab24fbe0de32ba93f3f9672f052f2bccc"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gab24fbe0de32ba93f3f9672f052f2bccc">CLK_APBCLK_FDIV_EN_Msk</a></div><div class="ttdeci">#define CLK_APBCLK_FDIV_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01105">Nano100Series.h:1105</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gabc063298172f123ecf062108faa63136"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gabc063298172f123ecf062108faa63136">CLK_CLKDIV0_HCLK_N_Msk</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLK_N_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01216">Nano100Series.h:1216</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00405">clk.c:405</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gaede884bc05f2824d3968ab7552e9c507"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gaede884bc05f2824d3968ab7552e9c507">CLK_CLKSTATUS_HXT_STB_Msk</a></div><div class="ttdeci">#define CLK_CLKSTATUS_HXT_STB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01156">Nano100Series.h:1156</a></div></div>
<div class="ttc" id="system___nano100_series_8h_html_ad145c32431f633b887d84ef0c78f42f3"><div class="ttname"><a href="system___nano100_series_8h.html#ad145c32431f633b887d84ef0c78f42f3">__HIRC12M</a></div><div class="ttdeci">#define __HIRC12M</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8h_source.html#l00028">system_Nano100Series.h:28</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gad42fc6a22dcd065f2745c0609f83d9d6"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gad42fc6a22dcd065f2745c0609f83d9d6">CLK_PLLCTL_OUT_DV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_OUT_DV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01243">Nano100Series.h:1243</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga5e60ac75085810bc20567cc0f30e0980"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga5e60ac75085810bc20567cc0f30e0980">CLK_PWRCTL_HIRC_EN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HIRC_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01045">Nano100Series.h:1045</a></div></div>
<div class="ttc" id="system___nano100_series_8h_html_a63bedf89ae7fbb102b8653aca20d3a14"><div class="ttname"><a href="system___nano100_series_8h.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a></div><div class="ttdeci">uint32_t CyclesPerUs</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8c_source.html#l00021">system_Nano100Series.c:21</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac2f868cd2dfa8aaa27518bcab49d63e8"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f868cd2dfa8aaa27518bcab49d63e8">FREQ_48MHZ</a></div><div class="ttdeci">#define FREQ_48MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00036">clk.h:36</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga2b0b9da2546b63f8a826d81e604948c2"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga2b0b9da2546b63f8a826d81e604948c2">CLK_CLKSEL0_HCLK_S_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLK_S_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01174">Nano100Series.h:1174</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">This function let system enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00084">clk.c:84</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga6da64895f7946e4f2d29abadd6aaca0d"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga6da64895f7946e4f2d29abadd6aaca0d">CLK_PLLCTL_IN_DV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_IN_DV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01240">Nano100Series.h:1240</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaa2203c161439a832e436d08e783b952"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">CLK_HCLK_CLK_DIVIDER</a></div><div class="ttdeci">#define CLK_HCLK_CLK_DIVIDER(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00162">clk.h:162</a></div></div>
<div class="ttc" id="system___nano100_series_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___nano100_series_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8h_source.html#l00026">system_Nano100Series.h:26</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafa76a76292a6fbe63388a660f4f6d0f4"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">CLK_CLKSEL0_HCLK_S_HIRC</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLK_S_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00089">clk.h:89</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga92eebbd31fbce8e3e7b654ce298684d2"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga92eebbd31fbce8e3e7b654ce298684d2">CLK_PLLCTL_FB_DV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_FB_DV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01237">Nano100Series.h:1237</a></div></div>
<div class="ttc" id="system___nano100_series_8h_html_ab781074cbf310ee17748083dbe36ae98"><div class="ttname"><a href="system___nano100_series_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a></div><div class="ttdeci">#define __LXT</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8h_source.html#l00027">system_Nano100Series.h:27</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">This function get CPU frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00133">clk.c:133</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga24ffb222c0a6fb4cfd02244057963a86"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga24ffb222c0a6fb4cfd02244057963a86">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00055">clk.c:55</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga42903fd1c8b6350e115f5fcbd482ddc0"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga42903fd1c8b6350e115f5fcbd482ddc0">FREQ_120MHZ</a></div><div class="ttdeci">#define FREQ_120MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00035">clk.h:35</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gae476c5b648e80d4f655a3787f80cc4c1"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gae476c5b648e80d4f655a3787f80cc4c1">CLK_PWRCTL_LIRC_EN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_LIRC_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01048">Nano100Series.h:1048</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gab1238d0ba67645db7cafd7c2a9a85adc"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gab1238d0ba67645db7cafd7c2a9a85adc">CLK_PLLCTL_PLL_SRC_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_PLL_SRC_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01249">Nano100Series.h:1249</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9a5d1ea18e1cd359bcfb1c949e083d59"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a></div><div class="ttdeci">#define FREQ_24MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00039">clk.h:39</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">This function disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00551">clk.c:551</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00380">clk.c:380</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">This function let system enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00072">clk.c:72</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9b25b61e468527aaaa7f38f09e48121e"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a></div><div class="ttdeci">#define MODULE_CLKSEL_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00200">clk.h:200</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab72016bfc37d178f20aeb164b213eaf5"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a></div><div class="ttdeci">#define MODULE_CLKDIV_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00203">clk.h:203</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">This function disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00032">clk.c:32</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a></div><div class="ttdeci">#define MODULE_CLKSEL_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00199">clk.h:199</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga36140d28e8333e89f0cb81eb48a77351"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">FREQ_32MHZ</a></div><div class="ttdeci">#define FREQ_32MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00038">clk.h:38</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga08b8c5038d63ebd75ebf0a5a39da0be7"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga08b8c5038d63ebd75ebf0a5a39da0be7">CLK_CLKSEL2_FRQDIV_S_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_FRQDIV_S_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01195">Nano100Series.h:1195</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd693274238f70a5351e2f9e9af43caf"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a></div><div class="ttdeci">#define MODULE_IP_EN_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00204">clk.h:204</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafbcd006f65cef4b22d0d1bca3b1afef3"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a></div><div class="ttdeci">#define MODULE_CLKSEL(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00198">clk.h:198</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga52d9a371108e7d4c7b4c76aed13ecb3b"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga52d9a371108e7d4c7b4c76aed13ecb3b">CLK_CLKSTATUS_HIRC_STB_Msk</a></div><div class="ttdeci">#define CLK_CLKSTATUS_HIRC_STB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01168">Nano100Series.h:1168</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaeaea38131f5a6d44c686cc6d5e634493"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a></div><div class="ttdeci">#define MODULE_CLKDIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00201">clk.h:201</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd85866b3fa7a302a80aa94c2b394bb0"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a></div><div class="ttdeci">#define MODULE_CLKDIV_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00202">clk.h:202</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga05b43f9775b946d78d652472a03f0d50"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00174">clk.h:174</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gadcc739e546c9a521366b91f23a659646"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gadcc739e546c9a521366b91f23a659646">CLK_FRQDIV_FDIV_EN_Msk</a></div><div class="ttdeci">#define CLK_FRQDIV_FDIV_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01255">Nano100Series.h:1255</a></div></div>
<div class="ttc" id="system___nano100_series_8h_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system___nano100_series_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from CPU registers.</div><div class="ttdef"><b>Definition:</b> <a href="system___nano100_series_8c_source.html#l00106">system_Nano100Series.c:106</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00350">clk.c:350</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gaf203977243e290c545841027e4d0ab43"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gaf203977243e290c545841027e4d0ab43">CLK_PLLCTL_PLL_SRC_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_PLL_SRC_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01248">Nano100Series.h:1248</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 18:49:26 for Nano100AN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
