{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617296124421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617296124431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 12:55:24 2021 " "Processing started: Thu Apr 01 12:55:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617296124431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296124431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296124431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617296124808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617296124809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Circuit " "Found design unit 1: Compx4-Circuit" {  } { { "Compx4.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Compx4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Compx4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Circuit " "Found design unit 1: Compx1-Circuit" {  } { { "Compx1.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Compx1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133449 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133451 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Bidir_shift_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Bidir_shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/U_D_Bin_Counter8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133454 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/U_D_Bin_Counter8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler_Control-one " "Found design unit 1: Grappler_Control-one" {  } { { "Grappler_Control.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Grappler_Control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler_Control " "Found entity 1: Grappler_Control" {  } { { "Grappler_Control.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Grappler_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender_State_Machine-SM " "Found design unit 1: Extender_State_Machine-SM" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Extender_State_Machine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender_State_Machine " "Found entity 1: Extender_State_Machine" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Extender_State_Machine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg_4bit-one " "Found design unit 1: Bidir_shift_reg_4bit-one" {  } { { "Bidir_shift_reg_4bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Bidir_shift_reg_4bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg_4bit " "Found entity 1: Bidir_shift_reg_4bit" {  } { { "Bidir_shift_reg_4bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Bidir_shift_reg_4bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617296133494 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(14) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(14)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133501 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "u_d_bin_counter4bit.vhd 2 1 " "Using design file u_d_bin_counter4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/u_d_bin_counter4bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133512 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/u_d_bin_counter4bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617296133512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:X_COUNTER " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:X_COUNTER\"" {  } { { "LogicalStep_Lab4_top.vhd" "X_COUNTER" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:X_DRIVE " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:X_DRIVE\"" {  } { { "LogicalStep_Lab4_top.vhd" "X_DRIVE" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:X_DRIVE\|Compx1:comp0 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:X_DRIVE\|Compx1:comp0\"" {  } { { "Compx4.vhd" "comp0" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Compx4.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motion_driver.vhd 2 1 " "Using design file motion_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motion_Driver-Circuit " "Found design unit 1: Motion_Driver-Circuit" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133591 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motion_Driver " "Found entity 1: Motion_Driver" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617296133591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617296133591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motion_Driver Motion_Driver:M_DRIVE " "Elaborating entity \"Motion_Driver\" for hierarchy \"Motion_Driver:M_DRIVE\"" {  } { { "LogicalStep_Lab4_top.vhd" "M_DRIVE" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133591 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_T motion_driver.vhd(61) " "VHDL Process Statement warning at motion_driver.vhd(61): signal \"X_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133592 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_T motion_driver.vhd(62) " "VHDL Process Statement warning at motion_driver.vhd(62): signal \"Y_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133592 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_OUT motion_driver.vhd(44) " "VHDL Process Statement warning at motion_driver.vhd(44): inferring latch(es) for signal or variable \"X_OUT\", which holds its previous value in one or more paths through the process" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_OUT motion_driver.vhd(44) " "VHDL Process Statement warning at motion_driver.vhd(44): inferring latch(es) for signal or variable \"Y_OUT\", which holds its previous value in one or more paths through the process" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXTEND_EN motion_driver.vhd(85) " "VHDL Process Statement warning at motion_driver.vhd(85): inferring latch(es) for signal or variable \"EXTEND_EN\", which holds its previous value in one or more paths through the process" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_UP0_DOWN1 motion_driver.vhd(85) " "VHDL Process Statement warning at motion_driver.vhd(85): inferring latch(es) for signal or variable \"X_UP0_DOWN1\", which holds its previous value in one or more paths through the process" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_UP0_DOWN1 motion_driver.vhd(85) " "VHDL Process Statement warning at motion_driver.vhd(85): inferring latch(es) for signal or variable \"Y_UP0_DOWN1\", which holds its previous value in one or more paths through the process" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_UP0_DOWN1 motion_driver.vhd(85) " "Inferred latch for \"Y_UP0_DOWN1\" at motion_driver.vhd(85)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_UP0_DOWN1 motion_driver.vhd(85) " "Inferred latch for \"X_UP0_DOWN1\" at motion_driver.vhd(85)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133593 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXTEND_EN motion_driver.vhd(85) " "Inferred latch for \"EXTEND_EN\" at motion_driver.vhd(85)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_OUT\[0\] motion_driver.vhd(44) " "Inferred latch for \"Y_OUT\[0\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_OUT\[1\] motion_driver.vhd(44) " "Inferred latch for \"Y_OUT\[1\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_OUT\[2\] motion_driver.vhd(44) " "Inferred latch for \"Y_OUT\[2\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_OUT\[3\] motion_driver.vhd(44) " "Inferred latch for \"Y_OUT\[3\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_OUT\[0\] motion_driver.vhd(44) " "Inferred latch for \"X_OUT\[0\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_OUT\[1\] motion_driver.vhd(44) " "Inferred latch for \"X_OUT\[1\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_OUT\[2\] motion_driver.vhd(44) " "Inferred latch for \"X_OUT\[2\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_OUT\[3\] motion_driver.vhd(44) " "Inferred latch for \"X_OUT\[3\]\" at motion_driver.vhd(44)" {  } { { "motion_driver.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/motion_driver.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296133594 "|LogicalStep_Lab4_top|Motion_Driver:M_DRIVE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender_State_Machine Extender_State_Machine:Extender_SM " "Elaborating entity \"Extender_State_Machine\" for hierarchy \"Extender_State_Machine:Extender_SM\"" {  } { { "LogicalStep_Lab4_top.vhd" "Extender_SM" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133611 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "previous_extender_toggle Extender_State_Machine.vhd(58) " "VHDL Process Statement warning at Extender_State_Machine.vhd(58): signal \"previous_extender_toggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Extender_State_Machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133612 "|LogicalStep_Lab4_top|Extender_State_Machine:Extender_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "previous_extender_toggle Extender_State_Machine.vhd(74) " "VHDL Process Statement warning at Extender_State_Machine.vhd(74): signal \"previous_extender_toggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Extender_State_Machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133612 "|LogicalStep_Lab4_top|Extender_State_Machine:Extender_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg_4bit Bidir_shift_reg_4bit:Extender_bsr " "Elaborating entity \"Bidir_shift_reg_4bit\" for hierarchy \"Bidir_shift_reg_4bit:Extender_bsr\"" {  } { { "LogicalStep_Lab4_top.vhd" "Extender_bsr" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133613 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg_4bit.vhd(28) " "VHDL Process Statement warning at Bidir_shift_reg_4bit.vhd(28): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg_4bit.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Bidir_shift_reg_4bit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133613 "|LogicalStep_Lab4_top|Bidir_shift_reg_4bit:Extender_bsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler_Control Grappler_Control:g_controller " "Elaborating entity \"Grappler_Control\" for hierarchy \"Grappler_Control:g_controller\"" {  } { { "LogicalStep_Lab4_top.vhd" "g_controller" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296133614 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n Grappler_Control.vhd(24) " "VHDL Process Statement warning at Grappler_Control.vhd(24): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Grappler_Control.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Grappler_Control.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133614 "|LogicalStep_Lab4_top|Grappler_Control:g_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Grappler_Enable Grappler_Control.vhd(26) " "VHDL Process Statement warning at Grappler_Control.vhd(26): signal \"Grappler_Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Grappler_Control.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/Grappler_Control.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617296133614 "|LogicalStep_Lab4_top|Grappler_Control:g_controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617296134242 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617296134242 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617296134242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617296134305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617296134940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617296134940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab4/PartC/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617296135162 "|LogicalStep_Lab4_top|pb[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617296135162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617296135163 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617296135163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617296135163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617296135163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617296135209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 12:55:35 2021 " "Processing ended: Thu Apr 01 12:55:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617296135209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617296135209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617296135209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617296135209 ""}
