{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668343439243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668343439248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 23:43:59 2022 " "Processing started: Sun Nov 13 23:43:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668343439248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343439248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off line_follower -c line_follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off line_follower -c line_follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343439248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668343439983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668343439984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/vga.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447450 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "void top_level.v(163) " "Verilog HDL Declaration warning at top_level.v(163): \"void\" is SystemVerilog-2005 keyword" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 163 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1668343447454 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level.v(553) " "Verilog HDL Module Instantiation warning at top_level.v(553): ignored dangling comma in List of Port Connections" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 553 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1668343447455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/RGB.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_registers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_capture.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_frame_buffer_15to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_frame_buffer_15to0.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_altpll.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/i2c_sender.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/frame_buffer.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/address_Generator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447504 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ed_first_buffer.v(59) " "Verilog HDL warning at ed_first_buffer.v(59): extended using \"x\" or \"z\"" {  } { { "ed_first_buffer.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_first_buffer.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668343447507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ed_first_buffer.v(52) " "Verilog HDL information at ed_first_buffer.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "ed_first_buffer.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_first_buffer.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668343447508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_first_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ed_first_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ed_first_buffer " "Found entity 1: ed_first_buffer" {  } { { "ed_first_buffer.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_first_buffer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_generic_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ed_generic_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ed_generic_buffer " "Found entity 1: ed_generic_buffer" {  } { { "ed_generic_buffer.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_generic_buffer.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_gaussian_kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file ed_gaussian_kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ed_gaussian_kernel " "Found entity 1: ed_gaussian_kernel" {  } { { "ed_gaussian_kernel.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_gaussian_kernel.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ed_binarisation_filter.v(94) " "Verilog HDL warning at ed_binarisation_filter.v(94): extended using \"x\" or \"z\"" {  } { { "ed_binarisation_filter.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_binarisation_filter.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668343447534 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ed_binarisation_filter.v(173) " "Verilog HDL warning at ed_binarisation_filter.v(173): extended using \"x\" or \"z\"" {  } { { "ed_binarisation_filter.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_binarisation_filter.v" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668343447534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_binarisation_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file ed_binarisation_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ed_binarisation_filter " "Found entity 1: ed_binarisation_filter" {  } { { "ed_binarisation_filter.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ed_binarisation_filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 4 4 " "Found 4 design units, including 4 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447549 ""} { "Info" "ISGN_ENTITY_NAME" "2 proportional " "Found entity 2: proportional" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447549 ""} { "Info" "ISGN_ENTITY_NAME" "3 integral " "Found entity 3: integral" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447549 ""} { "Info" "ISGN_ENTITY_NAME" "4 derivative " "Found entity 4: derivative" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.v 1 1 " "Found 1 design units, including 1 entities, in source file serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343447554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343447554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_config_finished top_level.v(441) " "Verilog HDL Implicit Net warning at top_level.v(441): created implicit net for \"led_config_finished\"" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 441 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343447554 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.v(502) " "Verilog HDL Instantiation warning at top_level.v(502): instance has no name" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 502 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1668343447557 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "serial serial.v(23) " "Verilog HDL Parameter Declaration warning at serial.v(23): Parameter Declaration in module \"serial\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668343447558 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "serial serial.v(24) " "Verilog HDL Parameter Declaration warning at serial.v(24): Parameter Declaration in module \"serial\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668343447558 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "serial serial.v(25) " "Verilog HDL Parameter Declaration warning at serial.v(25): Parameter Declaration in module \"serial\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668343447558 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "serial serial.v(26) " "Verilog HDL Parameter Declaration warning at serial.v(26): Parameter Declaration in module \"serial\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668343447558 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "serial serial.v(27) " "Verilog HDL Parameter Declaration warning at serial.v(27): Parameter Declaration in module \"serial\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668343447558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668343448215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_filter top_level.v(124) " "Verilog HDL or VHDL warning at top_level.v(124): object \"enable_filter\" assigned a value but never read" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448218 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_test top_level.v(143) " "Verilog HDL or VHDL warning at top_level.v(143): object \"h_test\" assigned a value but never read" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_test top_level.v(144) " "Verilog HDL or VHDL warning at top_level.v(144): object \"v_test\" assigned a value but never read" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h_test_reg top_level.v(146) " "Verilog HDL warning at top_level.v(146): object h_test_reg used but never assigned" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 146 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v_test_reg top_level.v(147) " "Verilog HDL warning at top_level.v(147): object v_test_reg used but never assigned" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waiting_frame_cent top_level.v(153) " "Verilog HDL or VHDL warning at top_level.v(153): object \"waiting_frame_cent\" assigned a value but never read" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resume_wait_done top_level.v(177) " "Verilog HDL or VHDL warning at top_level.v(177): object \"resume_wait_done\" assigned a value but never read" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resume_wait top_level.v(182) " "Verilog HDL or VHDL warning at top_level.v(182): object \"resume_wait\" assigned a value but never read" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448219 "|line_follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top_level.v(308) " "Verilog HDL assignment warning at top_level.v(308): truncated value with size 32 to match size of target (25)" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448220 "|line_follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..3\] top_level.v(62) " "Output port \"LEDG\[8..3\]\" at top_level.v(62) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668343448223 "|line_follower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:Inst_reset_delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:Inst_reset_delay\"" {  } { { "top_level.v" "Inst_reset_delay" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(12) " "Verilog HDL assignment warning at Reset_Delay.v(12): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/Reset_Delay.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448258 "|digital_cam_impl1|Reset_Delay:Inst_reset_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:Inst_vga_pll " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\"" {  } { { "top_level.v" "Inst_vga_pll" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "my_altpll.v" "altpll_component" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_altpll.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "my_altpll.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_altpll.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:Inst_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448381 ""}  } { { "my_altpll.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_altpll.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668343448381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/my_altpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343448438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343448438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.v" "Inst_VGA" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(74) " "Verilog HDL assignment warning at vga.v(74): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/vga.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448465 "|line_follower|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(81) " "Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/vga.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448465 "|line_follower|VGA:Inst_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.v" "Inst_ov7670_controller" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.v" "Inst_i2c_sender" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_sender.v(65) " "Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8)" {  } { { "i2c_sender.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/i2c_sender.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448485 "|line_follower|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_sender.v(191) " "Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8)" {  } { { "i2c_sender.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/i2c_sender.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448485 "|line_follower|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.v" "Inst_ov7670_registers" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_controller.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ov7670_registers.v(68) " "Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ov7670_registers.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_registers.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448501 "|line_follower|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.v" "Inst_ov7670_capture" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ov7670_capture.v(63) " "Verilog HDL assignment warning at ov7670_capture.v(63): truncated value with size 32 to match size of target (17)" {  } { { "ov7670_capture.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/ov7670_capture.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448511 "|line_follower|ov7670_capture:Inst_ov7670_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:Inst_frame_buffer_1 " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\"" {  } { { "top_level.v" "Inst_frame_buffer_1" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.v" "Inst_buffer_top" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/frame_buffer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.v" "altsyncram_component" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_frame_buffer_15to0.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_frame_buffer_15to0.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668343448601 ""}  } { { "my_frame_buffer_15to0.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/my_frame_buffer_15to0.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668343448601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eik1 " "Found entity 1: altsyncram_eik1" {  } { { "db/altsyncram_eik1.tdf" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/altsyncram_eik1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343448662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343448662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eik1 frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated " "Elaborating entity \"altsyncram_eik1\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343448720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343448720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_eik1.tdf" "decode2" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/altsyncram_eik1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343448771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343448771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_eik1.tdf" "rden_decode_b" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/altsyncram_eik1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/mux_mob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343448832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343448832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|mux_mob:mux3 " "Elaborating entity \"mux_mob\" for hierarchy \"frame_buffer:Inst_frame_buffer_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|mux_mob:mux3\"" {  } { { "db/altsyncram_eik1.tdf" "mux3" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/db/altsyncram_eik1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.v" "Inst_RGB" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.v" "Inst_Address_Generator" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 address_Generator.v(45) " "Verilog HDL assignment warning at address_Generator.v(45): truncated value with size 32 to match size of target (17)" {  } { { "address_Generator.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/address_Generator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448984 "|line_follower|Address_Generator:Inst_Address_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:Inst_LCD_TEST " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:Inst_LCD_TEST\"" {  } { { "top_level.v" "Inst_LCD_TEST" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343448986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NEXT_VAL LCD_TEST.v(36) " "Verilog HDL or VHDL warning at LCD_TEST.v(36): object \"NEXT_VAL\" assigned a value but never read" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(94) " "Verilog HDL assignment warning at LCD_TEST.v(94): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(103) " "Verilog HDL assignment warning at LCD_TEST.v(103): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(121) " "Verilog HDL assignment warning at LCD_TEST.v(121): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(126) " "Verilog HDL assignment warning at LCD_TEST.v(126): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(134) " "Verilog HDL assignment warning at LCD_TEST.v(134): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(141) " "Verilog HDL assignment warning at LCD_TEST.v(141): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(148) " "Verilog HDL assignment warning at LCD_TEST.v(148): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(153) " "Verilog HDL assignment warning at LCD_TEST.v(153): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(158) " "Verilog HDL assignment warning at LCD_TEST.v(158): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(175) " "Verilog HDL assignment warning at LCD_TEST.v(175): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(176) " "Verilog HDL assignment warning at LCD_TEST.v(176): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(177) " "Verilog HDL assignment warning at LCD_TEST.v(177): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(189) " "Verilog HDL assignment warning at LCD_TEST.v(189): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(190) " "Verilog HDL assignment warning at LCD_TEST.v(190): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448998 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(191) " "Verilog HDL assignment warning at LCD_TEST.v(191): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(192) " "Verilog HDL assignment warning at LCD_TEST.v(192): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(193) " "Verilog HDL assignment warning at LCD_TEST.v(193): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(196) " "Verilog HDL assignment warning at LCD_TEST.v(196): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(197) " "Verilog HDL assignment warning at LCD_TEST.v(197): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(198) " "Verilog HDL assignment warning at LCD_TEST.v(198): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(199) " "Verilog HDL assignment warning at LCD_TEST.v(199): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_TEST.v(201) " "Verilog HDL assignment warning at LCD_TEST.v(201): truncated value with size 32 to match size of target (8)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343448999 "|line_follower|LCD_TEST:Inst_LCD_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:Inst_LCD_TEST\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:Inst_LCD_TEST\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_TEST.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(68) " "Verilog HDL assignment warning at LCD_Controller.v(68): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/LCD_Controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449008 "|digital_cam_impl1|LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Inst_controller " "Elaborating entity \"controller\" for hierarchy \"controller:Inst_controller\"" {  } { { "top_level.v" "Inst_controller" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(58) " "Verilog HDL assignment warning at controller.v(58): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449013 "|line_follower|controller:Inst_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(59) " "Verilog HDL assignment warning at controller.v(59): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449014 "|line_follower|controller:Inst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proportional controller:Inst_controller\|proportional:_proportional " "Elaborating entity \"proportional\" for hierarchy \"controller:Inst_controller\|proportional:_proportional\"" {  } { { "controller.v" "_proportional" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(78) " "Verilog HDL assignment warning at controller.v(78): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449023 "|line_follower|controller:Inst_controller|proportional:_proportional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integral controller:Inst_controller\|integral:_integral " "Elaborating entity \"integral\" for hierarchy \"controller:Inst_controller\|integral:_integral\"" {  } { { "controller.v" "_integral" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(105) " "Verilog HDL assignment warning at controller.v(105): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449031 "|line_follower|controller:Inst_controller|integral:_integral"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "derivative controller:Inst_controller\|derivative:_derivative " "Elaborating entity \"derivative\" for hierarchy \"controller:Inst_controller\|derivative:_derivative\"" {  } { { "controller.v" "_derivative" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(127) " "Verilog HDL assignment warning at controller.v(127): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449040 "|line_follower|controller:Inst_controller|derivative:_derivative"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:Inst_motor_R " "Elaborating entity \"PWM\" for hierarchy \"PWM:Inst_motor_R\"" {  } { { "top_level.v" "Inst_motor_R" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM.v(18) " "Verilog HDL assignment warning at PWM.v(18): truncated value with size 32 to match size of target (1)" {  } { { "PWM.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/PWM.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449060 "|digital_cam_impl1|PWM:motor_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial serial:Inst_UART_rx " "Elaborating entity \"serial\" for hierarchy \"serial:Inst_UART_rx\"" {  } { { "top_level.v" "Inst_UART_rx" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343449063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Rx_DV serial.v(35) " "Verilog HDL or VHDL warning at serial.v(35): object \"r_Rx_DV\" assigned a value but never read" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "light_new serial.v(37) " "Verilog HDL or VHDL warning at serial.v(37): object \"light_new\" assigned a value but never read" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_lightr serial.v(38) " "Verilog HDL or VHDL warning at serial.v(38): object \"my_lightr\" assigned a value but never read" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 serial.v(90) " "Verilog HDL assignment warning at serial.v(90): truncated value with size 32 to match size of target (13)" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 serial.v(102) " "Verilog HDL assignment warning at serial.v(102): truncated value with size 32 to match size of target (13)" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(113) " "Verilog HDL assignment warning at serial.v(113): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 serial.v(132) " "Verilog HDL assignment warning at serial.v(132): truncated value with size 32 to match size of target (13)" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Rx_DV serial.v(19) " "Output port \"o_Rx_DV\" at serial.v(19) has no driver" {  } { { "serial.v" "" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/serial.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668343449078 "|digital_cam_impl1|serial:UART_rx"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_501 Inst_ED_filter " "Node instance \"comb_501\" instantiates undefined entity \"Inst_ED_filter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.v" "comb_501" { Text "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/top_level.v" 502 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668343449080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/output_files/line_follower.map.smsg " "Generated suppressed messages file C:/Users/tajwe/Desktop/quartus_files/MTRX3700_MAJOR/Line follower integrated/output_files/line_follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343449133 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 66 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668343449204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 23:44:09 2022 " "Processing ended: Sun Nov 13 23:44:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668343449204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668343449204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668343449204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343449204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 66 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 66 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343449789 ""}
