{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684703646047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684703646047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 22:14:05 2023 " "Processing started: Sun May 21 22:14:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684703646047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684703646047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684703646047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684703646797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684703646797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 6 3 " "Found 6 design units, including 3 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684703666581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dec3to8-arch " "Found design unit 2: dec3to8-arch" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684703666581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg_n-arch " "Found design unit 3: reg_n-arch" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684703666581 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684703666581 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684703666581 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_n " "Found entity 3: reg_n" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684703666581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684703666581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684703667081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Yregn processor.vhd(85) " "VHDL Process Statement warning at processor.vhd(85): signal \"Yregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xregn processor.vhd(85) " "VHDL Process Statement warning at processor.vhd(85): signal \"Xregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xregn processor.vhd(86) " "VHDL Process Statement warning at processor.vhd(86): signal \"Xregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xregn processor.vhd(87) " "VHDL Process Statement warning at processor.vhd(87): signal \"Xregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xregn processor.vhd(88) " "VHDL Process Statement warning at processor.vhd(88): signal \"Xregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Yregn processor.vhd(92) " "VHDL Process Statement warning at processor.vhd(92): signal \"Yregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Yregn processor.vhd(93) " "VHDL Process Statement warning at processor.vhd(93): signal \"Yregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xregn processor.vhd(97) " "VHDL Process Statement warning at processor.vhd(97): signal \"Xregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xregn processor.vhd(98) " "VHDL Process Statement warning at processor.vhd(98): signal \"Xregn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddSub processor.vhd(117) " "VHDL Process Statement warning at processor.vhd(117): signal \"AddSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684703667097 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:U1 " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:U1\"" {  } { { "processor.vhd" "U1" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684703667206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n reg_n:Reg0 " "Elaborating entity \"reg_n\" for hierarchy \"reg_n:Reg0\"" {  } { { "processor.vhd" "Reg0" { Text "C:/Users/hp/Documents/ENSAM/Architecture/Advanced-Architecture-Of-Embedded-Computers/TP2_processor/processor.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684703667253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684703669003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684703670175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684703670175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684703670503 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684703670503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684703670503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684703670503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684703670534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 22:14:30 2023 " "Processing ended: Sun May 21 22:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684703670534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684703670534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684703670534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684703670534 ""}
