
MotionControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057d8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080059a8  080059a8  000159a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a88  08005a88  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005a88  08005a88  00015a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a90  08005a90  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a90  08005a90  00015a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a94  08005a94  00015a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011e4  20000078  08005b10  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000125c  08005b10  0002125c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018306  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000407a  00000000  00000000  000383ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0003c428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d58  00000000  00000000  0003d3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025128  00000000  00000000  0003e150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b40f  00000000  00000000  00063278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8b6d  00000000  00000000  0007e687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001571f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cac  00000000  00000000  00157244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005990 	.word	0x08005990

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08005990 	.word	0x08005990

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	491a      	ldr	r1, [pc, #104]	; (8000280 <__tx_DBGHandler+0x6>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <__tx_DBGHandler+0xa>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4918      	ldr	r1, [pc, #96]	; (8000280 <__tx_DBGHandler+0x6>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4818      	ldr	r0, [pc, #96]	; (8000288 <__tx_DBGHandler+0xe>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	f240 5177 	movw	r1, #1399	; 0x577
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000236:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000238:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023c:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023e:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000242:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000246:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 800024a:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024e:	490f      	ldr	r1, [pc, #60]	; (800028c <__tx_DBGHandler+0x12>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 8000250:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000254:	4770      	bx	lr

08000256 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000256:	f7ff bffe 	b.w	8000256 <__tx_BadHandler>

0800025a <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 800025a:	f7ff bffe 	b.w	800025a <__tx_HardfaultHandler>

0800025e <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025e:	f7ff bffe 	b.w	800025e <__tx_SVCallHandler>

08000262 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000262:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000264:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000268:	4770      	bx	lr

0800026a <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 800026a:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026c:	f000 f890 	bl	8000390 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000270:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000274:	4770      	bx	lr

08000276 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000276:	f7ff bffe 	b.w	8000276 <__tx_NMIHandler>

0800027a <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 800027a:	f7ff bffe 	b.w	800027a <__tx_DBGHandler>
 800027e:	0000      	.short	0x0000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000280:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000284:	20000c14 	.word	0x20000c14
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000288:	e0001000 	.word	0xe0001000
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2a      	ldr	r2, [pc, #168]	; (8000340 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4821      	ldr	r0, [pc, #132]	; (8000344 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a22      	ldr	r2, [pc, #136]	; (8000348 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1b      	ldr	r4, [pc, #108]	; (800034c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c14      	ldr	r4, [pc, #80]	; (800034c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b909      	cbnz	r1, 800032e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800032a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800032c:	e7f9      	b.n	8000322 <__tx_ts_wait>

0800032e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800032e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000332:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000336:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800033c:	e7dc      	b.n	80002f8 <__tx_ts_restore>

0800033e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800033e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000340:	20000cb0 	.word	0x20000cb0
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000344:	20000c18 	.word	0x20000c18
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000348:	20000c1c 	.word	0x20000c1c
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800034c:	2000121c 	.word	0x2000121c

08000350 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000350:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000352:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000356:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800035a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800035e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000360:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000364:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000366:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000368:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800036a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800036c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800036e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000370:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000372:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000374:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000376:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000378:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800037a:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800037c:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800037e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000382:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000384:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000386:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800038a:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800038c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800038e:	4770      	bx	lr

08000390 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000390:	4922      	ldr	r1, [pc, #136]	; (800041c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000392:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000394:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000398:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800039a:	4b21      	ldr	r3, [pc, #132]	; (8000420 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800039c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800039e:	b13a      	cbz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003a0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003a4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003a6:	b91a      	cbnz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003a8:	4b1e      	ldr	r3, [pc, #120]	; (8000424 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003aa:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003ae:	6018      	str	r0, [r3, #0]

080003b0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003b0:	491d      	ldr	r1, [pc, #116]	; (8000428 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003b2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003b4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003b6:	b122      	cbz	r2, 80003c2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003b8:	4b1c      	ldr	r3, [pc, #112]	; (800042c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ba:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003be:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003c0:	e008      	b.n	80003d4 <__tx_timer_done>

080003c2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003c2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003c6:	4b1a      	ldr	r3, [pc, #104]	; (8000430 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003c8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003ca:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003cc:	d101      	bne.n	80003d2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003ce:	4b19      	ldr	r3, [pc, #100]	; (8000434 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003d0:	6818      	ldr	r0, [r3, #0]

080003d2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003d2:	6008      	str	r0, [r1, #0]

080003d4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003d6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003d8:	b912      	cbnz	r2, 80003e0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003da:	4914      	ldr	r1, [pc, #80]	; (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003dc:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003de:	b1d0      	cbz	r0, 8000416 <__tx_timer_nothing_expired>

080003e0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003e0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003e4:	4911      	ldr	r1, [pc, #68]	; (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003e6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003e8:	b108      	cbz	r0, 80003ee <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003ea:	f004 f957 	bl	800469c <_tx_timer_expiration_process>

080003ee <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003ee:	4b0d      	ldr	r3, [pc, #52]	; (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80003f0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80003f2:	b172      	cbz	r2, 8000412 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80003f4:	f004 f836 	bl	8004464 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003f8:	480f      	ldr	r0, [pc, #60]	; (8000438 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80003fa:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80003fc:	b949      	cbnz	r1, 8000412 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003fe:	480f      	ldr	r0, [pc, #60]	; (800043c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000400:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000402:	4a0f      	ldr	r2, [pc, #60]	; (8000440 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000404:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000406:	480f      	ldr	r0, [pc, #60]	; (8000444 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800040c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800040e:	d000      	beq.n	8000412 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000410:	6002      	str	r2, [r0, #0]

08000412 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000412:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000416 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000416:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800041a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800041c:	20000cbc 	.word	0x20000cbc
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000420:	2000121c 	.word	0x2000121c
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000424:	20000cc0 	.word	0x20000cc0
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000428:	20000d4c 	.word	0x20000d4c
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800042c:	20000d50 	.word	0x20000d50
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000430:	20000d48 	.word	0x20000d48
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000434:	20000d44 	.word	0x20000d44
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000438:	20000cb0 	.word	0x20000cb0
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800043c:	20000c18 	.word	0x20000c18
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000440:	20000c1c 	.word	0x20000c1c
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000444:	e000ed04 	.word	0xe000ed04
	...

08000450 <memchr>:
 8000450:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000454:	2a10      	cmp	r2, #16
 8000456:	db2b      	blt.n	80004b0 <memchr+0x60>
 8000458:	f010 0f07 	tst.w	r0, #7
 800045c:	d008      	beq.n	8000470 <memchr+0x20>
 800045e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000462:	3a01      	subs	r2, #1
 8000464:	428b      	cmp	r3, r1
 8000466:	d02d      	beq.n	80004c4 <memchr+0x74>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	b342      	cbz	r2, 80004c0 <memchr+0x70>
 800046e:	d1f6      	bne.n	800045e <memchr+0xe>
 8000470:	b4f0      	push	{r4, r5, r6, r7}
 8000472:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000476:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800047a:	f022 0407 	bic.w	r4, r2, #7
 800047e:	f07f 0700 	mvns.w	r7, #0
 8000482:	2300      	movs	r3, #0
 8000484:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000488:	3c08      	subs	r4, #8
 800048a:	ea85 0501 	eor.w	r5, r5, r1
 800048e:	ea86 0601 	eor.w	r6, r6, r1
 8000492:	fa85 f547 	uadd8	r5, r5, r7
 8000496:	faa3 f587 	sel	r5, r3, r7
 800049a:	fa86 f647 	uadd8	r6, r6, r7
 800049e:	faa5 f687 	sel	r6, r5, r7
 80004a2:	b98e      	cbnz	r6, 80004c8 <memchr+0x78>
 80004a4:	d1ee      	bne.n	8000484 <memchr+0x34>
 80004a6:	bcf0      	pop	{r4, r5, r6, r7}
 80004a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004ac:	f002 0207 	and.w	r2, r2, #7
 80004b0:	b132      	cbz	r2, 80004c0 <memchr+0x70>
 80004b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004b6:	3a01      	subs	r2, #1
 80004b8:	ea83 0301 	eor.w	r3, r3, r1
 80004bc:	b113      	cbz	r3, 80004c4 <memchr+0x74>
 80004be:	d1f8      	bne.n	80004b2 <memchr+0x62>
 80004c0:	2000      	movs	r0, #0
 80004c2:	4770      	bx	lr
 80004c4:	3801      	subs	r0, #1
 80004c6:	4770      	bx	lr
 80004c8:	2d00      	cmp	r5, #0
 80004ca:	bf06      	itte	eq
 80004cc:	4635      	moveq	r5, r6
 80004ce:	3803      	subeq	r0, #3
 80004d0:	3807      	subne	r0, #7
 80004d2:	f015 0f01 	tst.w	r5, #1
 80004d6:	d107      	bne.n	80004e8 <memchr+0x98>
 80004d8:	3001      	adds	r0, #1
 80004da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004de:	bf02      	ittt	eq
 80004e0:	3001      	addeq	r0, #1
 80004e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004e6:	3001      	addeq	r0, #1
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	3801      	subs	r0, #1
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <__aeabi_uldivmod>:
 80004f0:	b953      	cbnz	r3, 8000508 <__aeabi_uldivmod+0x18>
 80004f2:	b94a      	cbnz	r2, 8000508 <__aeabi_uldivmod+0x18>
 80004f4:	2900      	cmp	r1, #0
 80004f6:	bf08      	it	eq
 80004f8:	2800      	cmpeq	r0, #0
 80004fa:	bf1c      	itt	ne
 80004fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000500:	f04f 30ff 	movne.w	r0, #4294967295
 8000504:	f000 b974 	b.w	80007f0 <__aeabi_idiv0>
 8000508:	f1ad 0c08 	sub.w	ip, sp, #8
 800050c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000510:	f000 f806 	bl	8000520 <__udivmoddi4>
 8000514:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000518:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800051c:	b004      	add	sp, #16
 800051e:	4770      	bx	lr

08000520 <__udivmoddi4>:
 8000520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000524:	9d08      	ldr	r5, [sp, #32]
 8000526:	4604      	mov	r4, r0
 8000528:	468e      	mov	lr, r1
 800052a:	2b00      	cmp	r3, #0
 800052c:	d14d      	bne.n	80005ca <__udivmoddi4+0xaa>
 800052e:	428a      	cmp	r2, r1
 8000530:	4694      	mov	ip, r2
 8000532:	d969      	bls.n	8000608 <__udivmoddi4+0xe8>
 8000534:	fab2 f282 	clz	r2, r2
 8000538:	b152      	cbz	r2, 8000550 <__udivmoddi4+0x30>
 800053a:	fa01 f302 	lsl.w	r3, r1, r2
 800053e:	f1c2 0120 	rsb	r1, r2, #32
 8000542:	fa20 f101 	lsr.w	r1, r0, r1
 8000546:	fa0c fc02 	lsl.w	ip, ip, r2
 800054a:	ea41 0e03 	orr.w	lr, r1, r3
 800054e:	4094      	lsls	r4, r2
 8000550:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000554:	0c21      	lsrs	r1, r4, #16
 8000556:	fbbe f6f8 	udiv	r6, lr, r8
 800055a:	fa1f f78c 	uxth.w	r7, ip
 800055e:	fb08 e316 	mls	r3, r8, r6, lr
 8000562:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000566:	fb06 f107 	mul.w	r1, r6, r7
 800056a:	4299      	cmp	r1, r3
 800056c:	d90a      	bls.n	8000584 <__udivmoddi4+0x64>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f106 30ff 	add.w	r0, r6, #4294967295
 8000576:	f080 811f 	bcs.w	80007b8 <__udivmoddi4+0x298>
 800057a:	4299      	cmp	r1, r3
 800057c:	f240 811c 	bls.w	80007b8 <__udivmoddi4+0x298>
 8000580:	3e02      	subs	r6, #2
 8000582:	4463      	add	r3, ip
 8000584:	1a5b      	subs	r3, r3, r1
 8000586:	b2a4      	uxth	r4, r4
 8000588:	fbb3 f0f8 	udiv	r0, r3, r8
 800058c:	fb08 3310 	mls	r3, r8, r0, r3
 8000590:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000594:	fb00 f707 	mul.w	r7, r0, r7
 8000598:	42a7      	cmp	r7, r4
 800059a:	d90a      	bls.n	80005b2 <__udivmoddi4+0x92>
 800059c:	eb1c 0404 	adds.w	r4, ip, r4
 80005a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80005a4:	f080 810a 	bcs.w	80007bc <__udivmoddi4+0x29c>
 80005a8:	42a7      	cmp	r7, r4
 80005aa:	f240 8107 	bls.w	80007bc <__udivmoddi4+0x29c>
 80005ae:	4464      	add	r4, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005b6:	1be4      	subs	r4, r4, r7
 80005b8:	2600      	movs	r6, #0
 80005ba:	b11d      	cbz	r5, 80005c4 <__udivmoddi4+0xa4>
 80005bc:	40d4      	lsrs	r4, r2
 80005be:	2300      	movs	r3, #0
 80005c0:	e9c5 4300 	strd	r4, r3, [r5]
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	428b      	cmp	r3, r1
 80005cc:	d909      	bls.n	80005e2 <__udivmoddi4+0xc2>
 80005ce:	2d00      	cmp	r5, #0
 80005d0:	f000 80ef 	beq.w	80007b2 <__udivmoddi4+0x292>
 80005d4:	2600      	movs	r6, #0
 80005d6:	e9c5 0100 	strd	r0, r1, [r5]
 80005da:	4630      	mov	r0, r6
 80005dc:	4631      	mov	r1, r6
 80005de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005e2:	fab3 f683 	clz	r6, r3
 80005e6:	2e00      	cmp	r6, #0
 80005e8:	d14a      	bne.n	8000680 <__udivmoddi4+0x160>
 80005ea:	428b      	cmp	r3, r1
 80005ec:	d302      	bcc.n	80005f4 <__udivmoddi4+0xd4>
 80005ee:	4282      	cmp	r2, r0
 80005f0:	f200 80f9 	bhi.w	80007e6 <__udivmoddi4+0x2c6>
 80005f4:	1a84      	subs	r4, r0, r2
 80005f6:	eb61 0303 	sbc.w	r3, r1, r3
 80005fa:	2001      	movs	r0, #1
 80005fc:	469e      	mov	lr, r3
 80005fe:	2d00      	cmp	r5, #0
 8000600:	d0e0      	beq.n	80005c4 <__udivmoddi4+0xa4>
 8000602:	e9c5 4e00 	strd	r4, lr, [r5]
 8000606:	e7dd      	b.n	80005c4 <__udivmoddi4+0xa4>
 8000608:	b902      	cbnz	r2, 800060c <__udivmoddi4+0xec>
 800060a:	deff      	udf	#255	; 0xff
 800060c:	fab2 f282 	clz	r2, r2
 8000610:	2a00      	cmp	r2, #0
 8000612:	f040 8092 	bne.w	800073a <__udivmoddi4+0x21a>
 8000616:	eba1 010c 	sub.w	r1, r1, ip
 800061a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800061e:	fa1f fe8c 	uxth.w	lr, ip
 8000622:	2601      	movs	r6, #1
 8000624:	0c20      	lsrs	r0, r4, #16
 8000626:	fbb1 f3f7 	udiv	r3, r1, r7
 800062a:	fb07 1113 	mls	r1, r7, r3, r1
 800062e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000632:	fb0e f003 	mul.w	r0, lr, r3
 8000636:	4288      	cmp	r0, r1
 8000638:	d908      	bls.n	800064c <__udivmoddi4+0x12c>
 800063a:	eb1c 0101 	adds.w	r1, ip, r1
 800063e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000642:	d202      	bcs.n	800064a <__udivmoddi4+0x12a>
 8000644:	4288      	cmp	r0, r1
 8000646:	f200 80cb 	bhi.w	80007e0 <__udivmoddi4+0x2c0>
 800064a:	4643      	mov	r3, r8
 800064c:	1a09      	subs	r1, r1, r0
 800064e:	b2a4      	uxth	r4, r4
 8000650:	fbb1 f0f7 	udiv	r0, r1, r7
 8000654:	fb07 1110 	mls	r1, r7, r0, r1
 8000658:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800065c:	fb0e fe00 	mul.w	lr, lr, r0
 8000660:	45a6      	cmp	lr, r4
 8000662:	d908      	bls.n	8000676 <__udivmoddi4+0x156>
 8000664:	eb1c 0404 	adds.w	r4, ip, r4
 8000668:	f100 31ff 	add.w	r1, r0, #4294967295
 800066c:	d202      	bcs.n	8000674 <__udivmoddi4+0x154>
 800066e:	45a6      	cmp	lr, r4
 8000670:	f200 80bb 	bhi.w	80007ea <__udivmoddi4+0x2ca>
 8000674:	4608      	mov	r0, r1
 8000676:	eba4 040e 	sub.w	r4, r4, lr
 800067a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800067e:	e79c      	b.n	80005ba <__udivmoddi4+0x9a>
 8000680:	f1c6 0720 	rsb	r7, r6, #32
 8000684:	40b3      	lsls	r3, r6
 8000686:	fa22 fc07 	lsr.w	ip, r2, r7
 800068a:	ea4c 0c03 	orr.w	ip, ip, r3
 800068e:	fa20 f407 	lsr.w	r4, r0, r7
 8000692:	fa01 f306 	lsl.w	r3, r1, r6
 8000696:	431c      	orrs	r4, r3
 8000698:	40f9      	lsrs	r1, r7
 800069a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800069e:	fa00 f306 	lsl.w	r3, r0, r6
 80006a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80006a6:	0c20      	lsrs	r0, r4, #16
 80006a8:	fa1f fe8c 	uxth.w	lr, ip
 80006ac:	fb09 1118 	mls	r1, r9, r8, r1
 80006b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80006b4:	fb08 f00e 	mul.w	r0, r8, lr
 80006b8:	4288      	cmp	r0, r1
 80006ba:	fa02 f206 	lsl.w	r2, r2, r6
 80006be:	d90b      	bls.n	80006d8 <__udivmoddi4+0x1b8>
 80006c0:	eb1c 0101 	adds.w	r1, ip, r1
 80006c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80006c8:	f080 8088 	bcs.w	80007dc <__udivmoddi4+0x2bc>
 80006cc:	4288      	cmp	r0, r1
 80006ce:	f240 8085 	bls.w	80007dc <__udivmoddi4+0x2bc>
 80006d2:	f1a8 0802 	sub.w	r8, r8, #2
 80006d6:	4461      	add	r1, ip
 80006d8:	1a09      	subs	r1, r1, r0
 80006da:	b2a4      	uxth	r4, r4
 80006dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80006e0:	fb09 1110 	mls	r1, r9, r0, r1
 80006e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80006e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006ec:	458e      	cmp	lr, r1
 80006ee:	d908      	bls.n	8000702 <__udivmoddi4+0x1e2>
 80006f0:	eb1c 0101 	adds.w	r1, ip, r1
 80006f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80006f8:	d26c      	bcs.n	80007d4 <__udivmoddi4+0x2b4>
 80006fa:	458e      	cmp	lr, r1
 80006fc:	d96a      	bls.n	80007d4 <__udivmoddi4+0x2b4>
 80006fe:	3802      	subs	r0, #2
 8000700:	4461      	add	r1, ip
 8000702:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000706:	fba0 9402 	umull	r9, r4, r0, r2
 800070a:	eba1 010e 	sub.w	r1, r1, lr
 800070e:	42a1      	cmp	r1, r4
 8000710:	46c8      	mov	r8, r9
 8000712:	46a6      	mov	lr, r4
 8000714:	d356      	bcc.n	80007c4 <__udivmoddi4+0x2a4>
 8000716:	d053      	beq.n	80007c0 <__udivmoddi4+0x2a0>
 8000718:	b15d      	cbz	r5, 8000732 <__udivmoddi4+0x212>
 800071a:	ebb3 0208 	subs.w	r2, r3, r8
 800071e:	eb61 010e 	sbc.w	r1, r1, lr
 8000722:	fa01 f707 	lsl.w	r7, r1, r7
 8000726:	fa22 f306 	lsr.w	r3, r2, r6
 800072a:	40f1      	lsrs	r1, r6
 800072c:	431f      	orrs	r7, r3
 800072e:	e9c5 7100 	strd	r7, r1, [r5]
 8000732:	2600      	movs	r6, #0
 8000734:	4631      	mov	r1, r6
 8000736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	40d8      	lsrs	r0, r3
 8000740:	fa0c fc02 	lsl.w	ip, ip, r2
 8000744:	fa21 f303 	lsr.w	r3, r1, r3
 8000748:	4091      	lsls	r1, r2
 800074a:	4301      	orrs	r1, r0
 800074c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000750:	fa1f fe8c 	uxth.w	lr, ip
 8000754:	fbb3 f0f7 	udiv	r0, r3, r7
 8000758:	fb07 3610 	mls	r6, r7, r0, r3
 800075c:	0c0b      	lsrs	r3, r1, #16
 800075e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000762:	fb00 f60e 	mul.w	r6, r0, lr
 8000766:	429e      	cmp	r6, r3
 8000768:	fa04 f402 	lsl.w	r4, r4, r2
 800076c:	d908      	bls.n	8000780 <__udivmoddi4+0x260>
 800076e:	eb1c 0303 	adds.w	r3, ip, r3
 8000772:	f100 38ff 	add.w	r8, r0, #4294967295
 8000776:	d22f      	bcs.n	80007d8 <__udivmoddi4+0x2b8>
 8000778:	429e      	cmp	r6, r3
 800077a:	d92d      	bls.n	80007d8 <__udivmoddi4+0x2b8>
 800077c:	3802      	subs	r0, #2
 800077e:	4463      	add	r3, ip
 8000780:	1b9b      	subs	r3, r3, r6
 8000782:	b289      	uxth	r1, r1
 8000784:	fbb3 f6f7 	udiv	r6, r3, r7
 8000788:	fb07 3316 	mls	r3, r7, r6, r3
 800078c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000790:	fb06 f30e 	mul.w	r3, r6, lr
 8000794:	428b      	cmp	r3, r1
 8000796:	d908      	bls.n	80007aa <__udivmoddi4+0x28a>
 8000798:	eb1c 0101 	adds.w	r1, ip, r1
 800079c:	f106 38ff 	add.w	r8, r6, #4294967295
 80007a0:	d216      	bcs.n	80007d0 <__udivmoddi4+0x2b0>
 80007a2:	428b      	cmp	r3, r1
 80007a4:	d914      	bls.n	80007d0 <__udivmoddi4+0x2b0>
 80007a6:	3e02      	subs	r6, #2
 80007a8:	4461      	add	r1, ip
 80007aa:	1ac9      	subs	r1, r1, r3
 80007ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80007b0:	e738      	b.n	8000624 <__udivmoddi4+0x104>
 80007b2:	462e      	mov	r6, r5
 80007b4:	4628      	mov	r0, r5
 80007b6:	e705      	b.n	80005c4 <__udivmoddi4+0xa4>
 80007b8:	4606      	mov	r6, r0
 80007ba:	e6e3      	b.n	8000584 <__udivmoddi4+0x64>
 80007bc:	4618      	mov	r0, r3
 80007be:	e6f8      	b.n	80005b2 <__udivmoddi4+0x92>
 80007c0:	454b      	cmp	r3, r9
 80007c2:	d2a9      	bcs.n	8000718 <__udivmoddi4+0x1f8>
 80007c4:	ebb9 0802 	subs.w	r8, r9, r2
 80007c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80007cc:	3801      	subs	r0, #1
 80007ce:	e7a3      	b.n	8000718 <__udivmoddi4+0x1f8>
 80007d0:	4646      	mov	r6, r8
 80007d2:	e7ea      	b.n	80007aa <__udivmoddi4+0x28a>
 80007d4:	4620      	mov	r0, r4
 80007d6:	e794      	b.n	8000702 <__udivmoddi4+0x1e2>
 80007d8:	4640      	mov	r0, r8
 80007da:	e7d1      	b.n	8000780 <__udivmoddi4+0x260>
 80007dc:	46d0      	mov	r8, sl
 80007de:	e77b      	b.n	80006d8 <__udivmoddi4+0x1b8>
 80007e0:	3b02      	subs	r3, #2
 80007e2:	4461      	add	r1, ip
 80007e4:	e732      	b.n	800064c <__udivmoddi4+0x12c>
 80007e6:	4630      	mov	r0, r6
 80007e8:	e709      	b.n	80005fe <__udivmoddi4+0xde>
 80007ea:	4464      	add	r4, ip
 80007ec:	3802      	subs	r0, #2
 80007ee:	e742      	b.n	8000676 <__udivmoddi4+0x156>

080007f0 <__aeabi_idiv0>:
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop

080007f4 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af02      	add	r7, sp, #8
 80007fa:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80007fc:	2334      	movs	r3, #52	; 0x34
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000804:	4a08      	ldr	r2, [pc, #32]	; (8000828 <tx_application_define+0x34>)
 8000806:	4909      	ldr	r1, [pc, #36]	; (800082c <tx_application_define+0x38>)
 8000808:	4809      	ldr	r0, [pc, #36]	; (8000830 <tx_application_define+0x3c>)
 800080a:	f004 fa8f 	bl	8004d2c <_txe_byte_pool_create>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d104      	bne.n	800081e <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <tx_application_define+0x3c>)
 8000816:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 8000818:	68f8      	ldr	r0, [r7, #12]
 800081a:	f000 f80b 	bl	8000834 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

}
 800081e:	bf00      	nop
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000094 	.word	0x20000094
 800082c:	080059a8 	.word	0x080059a8
 8000830:	20000494 	.word	0x20000494

08000834 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af08      	add	r7, sp, #32
 800083a:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  tx_thread_create(&thread_ptr1,"my_First_trade",my_Thread_entry_1,0x1234,thread_stack1,THREAD_STACK_SIZE,
 8000844:	23b0      	movs	r3, #176	; 0xb0
 8000846:	9306      	str	r3, [sp, #24]
 8000848:	2301      	movs	r3, #1
 800084a:	9305      	str	r3, [sp, #20]
 800084c:	2301      	movs	r3, #1
 800084e:	9304      	str	r3, [sp, #16]
 8000850:	2303      	movs	r3, #3
 8000852:	9303      	str	r3, [sp, #12]
 8000854:	2303      	movs	r3, #3
 8000856:	9302      	str	r3, [sp, #8]
 8000858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800085c:	9301      	str	r3, [sp, #4]
 800085e:	4b07      	ldr	r3, [pc, #28]	; (800087c <App_ThreadX_Init+0x48>)
 8000860:	9300      	str	r3, [sp, #0]
 8000862:	f241 2334 	movw	r3, #4660	; 0x1234
 8000866:	4a06      	ldr	r2, [pc, #24]	; (8000880 <App_ThreadX_Init+0x4c>)
 8000868:	4906      	ldr	r1, [pc, #24]	; (8000884 <App_ThreadX_Init+0x50>)
 800086a:	4807      	ldr	r0, [pc, #28]	; (8000888 <App_ThreadX_Init+0x54>)
 800086c:	f004 fafe 	bl	8004e6c <_txe_thread_create>
     	  */
  (void)byte_pool;

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000870:	68fb      	ldr	r3, [r7, #12]
}
 8000872:	4618      	mov	r0, r3
 8000874:	3710      	adds	r7, #16
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200004c8 	.word	0x200004c8
 8000880:	080008b9 	.word	0x080008b9
 8000884:	080059bc 	.word	0x080059bc
 8000888:	200008c8 	.word	0x200008c8

0800088c <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */
  sprintf(HEADER2, "Init ThreadX");
 8000890:	4906      	ldr	r1, [pc, #24]	; (80008ac <MX_ThreadX_Init+0x20>)
 8000892:	4807      	ldr	r0, [pc, #28]	; (80008b0 <MX_ThreadX_Init+0x24>)
 8000894:	f004 fc0e 	bl	80050b4 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER2, sizeof(HEADER2), 100);
 8000898:	2364      	movs	r3, #100	; 0x64
 800089a:	220e      	movs	r2, #14
 800089c:	4904      	ldr	r1, [pc, #16]	; (80008b0 <MX_ThreadX_Init+0x24>)
 800089e:	4805      	ldr	r0, [pc, #20]	; (80008b4 <MX_ThreadX_Init+0x28>)
 80008a0:	f002 fae7 	bl	8002e72 <HAL_UART_Transmit>
  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 80008a4:	f002 ffc4 	bl	8003830 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	080059cc 	.word	0x080059cc
 80008b0:	20000978 	.word	0x20000978
 80008b4:	20000b14 	.word	0x20000b14

080008b8 <my_Thread_entry_1>:

/* USER CODE BEGIN 1 */
void my_Thread_entry_1(ULONG initial_input)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af02      	add	r7, sp, #8
 80008be:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(TickSerial == true)
 80008c0:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <my_Thread_entry_1+0x7c>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d0fb      	beq.n	80008c0 <my_Thread_entry_1+0x8>
					{
					  TickSerial = false;
 80008c8:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <my_Thread_entry_1+0x7c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
					  if (SerialTX >= ThransholdSerialTX)
 80008ce:	4b1a      	ldr	r3, [pc, #104]	; (8000938 <my_Thread_entry_1+0x80>)
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <my_Thread_entry_1+0x84>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d308      	bcc.n	80008ec <my_Thread_entry_1+0x34>
					  {
						  SerialTX = 0;
 80008da:	4b17      	ldr	r3, [pc, #92]	; (8000938 <my_Thread_entry_1+0x80>)
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
						  SerialTX++;
 80008e0:	4b15      	ldr	r3, [pc, #84]	; (8000938 <my_Thread_entry_1+0x80>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3301      	adds	r3, #1
 80008e6:	4a14      	ldr	r2, [pc, #80]	; (8000938 <my_Thread_entry_1+0x80>)
 80008e8:	6013      	str	r3, [r2, #0]
 80008ea:	e004      	b.n	80008f6 <my_Thread_entry_1+0x3e>
					  }
					  else
					  {
						  SerialTX++;
 80008ec:	4b12      	ldr	r3, [pc, #72]	; (8000938 <my_Thread_entry_1+0x80>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3301      	adds	r3, #1
 80008f2:	4a11      	ldr	r2, [pc, #68]	; (8000938 <my_Thread_entry_1+0x80>)
 80008f4:	6013      	str	r3, [r2, #0]
					  }
						  sprintf(MSG,"Px,%d;%d;%d;Sx",SerialTX,Counter,CounterDiag);
 80008f6:	4b10      	ldr	r3, [pc, #64]	; (8000938 <my_Thread_entry_1+0x80>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	4b11      	ldr	r3, [pc, #68]	; (8000940 <my_Thread_entry_1+0x88>)
 80008fc:	6819      	ldr	r1, [r3, #0]
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <my_Thread_entry_1+0x8c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	460b      	mov	r3, r1
 8000906:	4910      	ldr	r1, [pc, #64]	; (8000948 <my_Thread_entry_1+0x90>)
 8000908:	4810      	ldr	r0, [pc, #64]	; (800094c <my_Thread_entry_1+0x94>)
 800090a:	f004 fbd3 	bl	80050b4 <siprintf>
						  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 0xFFFF);
 800090e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000912:	2256      	movs	r2, #86	; 0x56
 8000914:	490d      	ldr	r1, [pc, #52]	; (800094c <my_Thread_entry_1+0x94>)
 8000916:	480e      	ldr	r0, [pc, #56]	; (8000950 <my_Thread_entry_1+0x98>)
 8000918:	f002 faab 	bl	8002e72 <HAL_UART_Transmit>
						  sprintf(CR,"\r\n");   // sprintf(CR,"\r\n"); 	//Ritorno a capo e a destra
 800091c:	490d      	ldr	r1, [pc, #52]	; (8000954 <my_Thread_entry_1+0x9c>)
 800091e:	480e      	ldr	r0, [pc, #56]	; (8000958 <my_Thread_entry_1+0xa0>)
 8000920:	f004 fbc8 	bl	80050b4 <siprintf>
						  HAL_UART_Transmit(&huart2, CR, sizeof(CR), 0xFFFF);
 8000924:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000928:	2204      	movs	r2, #4
 800092a:	490b      	ldr	r1, [pc, #44]	; (8000958 <my_Thread_entry_1+0xa0>)
 800092c:	4808      	ldr	r0, [pc, #32]	; (8000950 <my_Thread_entry_1+0x98>)
 800092e:	f002 faa0 	bl	8002e72 <HAL_UART_Transmit>
		if(TickSerial == true)
 8000932:	e7c5      	b.n	80008c0 <my_Thread_entry_1+0x8>
 8000934:	20000b8c 	.word	0x20000b8c
 8000938:	200009f0 	.word	0x200009f0
 800093c:	20000000 	.word	0x20000000
 8000940:	200009e4 	.word	0x200009e4
 8000944:	200009ec 	.word	0x200009ec
 8000948:	080059dc 	.word	0x080059dc
 800094c:	20000988 	.word	0x20000988
 8000950:	20000b14 	.word	0x20000b14
 8000954:	080059ec 	.word	0x080059ec
 8000958:	200009e0 	.word	0x200009e0

0800095c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000960:	f000 fccc 	bl	80012fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000964:	f000 f820 	bl	80009a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000968:	f000 f98c 	bl	8000c84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800096c:	f000 f960 	bl	8000c30 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8000970:	f000 f8d8 	bl	8000b24 <MX_TIM7_Init>
  MX_TIM10_Init();
 8000974:	f000 f90e 	bl	8000b94 <MX_TIM10_Init>
  MX_TIM11_Init();
 8000978:	f000 f934 	bl	8000be4 <MX_TIM11_Init>
  MX_TIM1_Init();
 800097c:	f000 f882 	bl	8000a84 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  sprintf(HEADER1, "Initialized Serial Comunication \n");
 8000980:	4906      	ldr	r1, [pc, #24]	; (800099c <main+0x40>)
 8000982:	4807      	ldr	r0, [pc, #28]	; (80009a0 <main+0x44>)
 8000984:	f004 fb96 	bl	80050b4 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER1, sizeof(HEADER1), 100);
 8000988:	2364      	movs	r3, #100	; 0x64
 800098a:	2223      	movs	r2, #35	; 0x23
 800098c:	4904      	ldr	r1, [pc, #16]	; (80009a0 <main+0x44>)
 800098e:	4805      	ldr	r0, [pc, #20]	; (80009a4 <main+0x48>)
 8000990:	f002 fa6f 	bl	8002e72 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000994:	f7ff ff7a 	bl	800088c <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000998:	e7fe      	b.n	8000998 <main+0x3c>
 800099a:	bf00      	nop
 800099c:	080059f0 	.word	0x080059f0
 80009a0:	20000b58 	.word	0x20000b58
 80009a4:	20000b14 	.word	0x20000b14

080009a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b094      	sub	sp, #80	; 0x50
 80009ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	2234      	movs	r2, #52	; 0x34
 80009b4:	2100      	movs	r1, #0
 80009b6:	4618      	mov	r0, r3
 80009b8:	f004 fb74 	bl	80050a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009bc:	f107 0308 	add.w	r3, r7, #8
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009cc:	2300      	movs	r3, #0
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	4b2a      	ldr	r3, [pc, #168]	; (8000a7c <SystemClock_Config+0xd4>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d4:	4a29      	ldr	r2, [pc, #164]	; (8000a7c <SystemClock_Config+0xd4>)
 80009d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009da:	6413      	str	r3, [r2, #64]	; 0x40
 80009dc:	4b27      	ldr	r3, [pc, #156]	; (8000a7c <SystemClock_Config+0xd4>)
 80009de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009e8:	2300      	movs	r3, #0
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	4b24      	ldr	r3, [pc, #144]	; (8000a80 <SystemClock_Config+0xd8>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80009f4:	4a22      	ldr	r2, [pc, #136]	; (8000a80 <SystemClock_Config+0xd8>)
 80009f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009fa:	6013      	str	r3, [r2, #0]
 80009fc:	4b20      	ldr	r3, [pc, #128]	; (8000a80 <SystemClock_Config+0xd8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a04:	603b      	str	r3, [r7, #0]
 8000a06:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a10:	2310      	movs	r3, #16
 8000a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a14:	2302      	movs	r3, #2
 8000a16:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a1c:	2310      	movs	r3, #16
 8000a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a20:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000a24:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a26:	2304      	movs	r3, #4
 8000a28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4618      	mov	r0, r3
 8000a38:	f001 faae 	bl	8001f98 <HAL_RCC_OscConfig>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a42:	f000 f9e3 	bl	8000e0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a46:	230f      	movs	r3, #15
 8000a48:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a5c:	f107 0308 	add.w	r3, r7, #8
 8000a60:	2102      	movs	r1, #2
 8000a62:	4618      	mov	r0, r3
 8000a64:	f000 ff1c 	bl	80018a0 <HAL_RCC_ClockConfig>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000a6e:	f000 f9cd 	bl	8000e0c <Error_Handler>
  }
}
 8000a72:	bf00      	nop
 8000a74:	3750      	adds	r7, #80	; 0x50
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40007000 	.word	0x40007000

08000a84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a98:	463b      	mov	r3, r7
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000aa0:	4b1e      	ldr	r3, [pc, #120]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000aa2:	4a1f      	ldr	r2, [pc, #124]	; (8000b20 <MX_TIM1_Init+0x9c>)
 8000aa4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000ab4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ab8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aba:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ac0:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000acc:	4813      	ldr	r0, [pc, #76]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000ace:	f001 fd01 	bl	80024d4 <HAL_TIM_Base_Init>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ad8:	f000 f998 	bl	8000e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ae0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ae2:	f107 0308 	add.w	r3, r7, #8
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480c      	ldr	r0, [pc, #48]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000aea:	f001 febb 	bl	8002864 <HAL_TIM_ConfigClockSource>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000af4:	f000 f98a 	bl	8000e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000af8:	2300      	movs	r3, #0
 8000afa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000afc:	2300      	movs	r3, #0
 8000afe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b00:	463b      	mov	r3, r7
 8000b02:	4619      	mov	r1, r3
 8000b04:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_TIM1_Init+0x98>)
 8000b06:	f002 f8d7 	bl	8002cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000b10:	f000 f97c 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200009f4 	.word	0x200009f4
 8000b20:	40010000 	.word	0x40010000

08000b24 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b2a:	463b      	mov	r3, r7
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b32:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b34:	4a16      	ldr	r2, [pc, #88]	; (8000b90 <MX_TIM7_Init+0x6c>)
 8000b36:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3e:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2099;
 8000b44:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b46:	f640 0233 	movw	r2, #2099	; 0x833
 8000b4a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b4c:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b4e:	2280      	movs	r2, #128	; 0x80
 8000b50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000b52:	480e      	ldr	r0, [pc, #56]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b54:	f001 fcbe 	bl	80024d4 <HAL_TIM_Base_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000b5e:	f000 f955 	bl	8000e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b62:	2300      	movs	r3, #0
 8000b64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000b6a:	463b      	mov	r3, r7
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4807      	ldr	r0, [pc, #28]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b70:	f002 f8a2 	bl	8002cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000b7a:	f000 f947 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
  HAL_TIM_Base_Start_IT(&htim7); // Start Timer
 8000b7e:	4803      	ldr	r0, [pc, #12]	; (8000b8c <MX_TIM7_Init+0x68>)
 8000b80:	f001 fcf8 	bl	8002574 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM7_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000a3c 	.word	0x20000a3c
 8000b90:	40001400 	.word	0x40001400

08000b94 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000b98:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000b9a:	4a11      	ldr	r2, [pc, #68]	; (8000be0 <MX_TIM10_Init+0x4c>)
 8000b9c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1000;
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000ba0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ba4:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 839;
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000bae:	f240 3247 	movw	r2, #839	; 0x347
 8000bb2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000bbc:	2280      	movs	r2, #128	; 0x80
 8000bbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000bc0:	4806      	ldr	r0, [pc, #24]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000bc2:	f001 fc87 	bl	80024d4 <HAL_TIM_Base_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8000bcc:	f000 f91e 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */
  HAL_TIM_Base_Start_IT(&htim10); // Start Timer
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <MX_TIM10_Init+0x48>)
 8000bd2:	f001 fccf 	bl	8002574 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM10_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000a84 	.word	0x20000a84
 8000be0:	40014400 	.word	0x40014400

08000be4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000bea:	4a10      	ldr	r2, [pc, #64]	; (8000c2c <MX_TIM11_Init+0x48>)
 8000bec:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1000;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000bf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bf4:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 83;
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000bfe:	2253      	movs	r2, #83	; 0x53
 8000c00:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c08:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000c0a:	2280      	movs	r2, #128	; 0x80
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000c0e:	4806      	ldr	r0, [pc, #24]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000c10:	f001 fc60 	bl	80024d4 <HAL_TIM_Base_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000c1a:	f000 f8f7 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */
  HAL_TIM_Base_Start_IT(&htim11); // Start Timer
 8000c1e:	4802      	ldr	r0, [pc, #8]	; (8000c28 <MX_TIM11_Init+0x44>)
 8000c20:	f001 fca8 	bl	8002574 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM11_Init 2 */

}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	20000acc 	.word	0x20000acc
 8000c2c:	40014800 	.word	0x40014800

08000c30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <MX_USART2_UART_Init+0x50>)
 8000c38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c42:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c48:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c4e:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c54:	4b09      	ldr	r3, [pc, #36]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c56:	220c      	movs	r2, #12
 8000c58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5a:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c66:	4805      	ldr	r0, [pc, #20]	; (8000c7c <MX_USART2_UART_Init+0x4c>)
 8000c68:	f002 f8b6 	bl	8002dd8 <HAL_UART_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c72:	f000 f8cb 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000b14 	.word	0x20000b14
 8000c80:	40004400 	.word	0x40004400

08000c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	; 0x28
 8000c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	4b3a      	ldr	r3, [pc, #232]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a39      	ldr	r2, [pc, #228]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000ca4:	f043 0304 	orr.w	r3, r3, #4
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b37      	ldr	r3, [pc, #220]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0304 	and.w	r3, r3, #4
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	4b33      	ldr	r3, [pc, #204]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a32      	ldr	r2, [pc, #200]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b30      	ldr	r3, [pc, #192]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	4b2c      	ldr	r3, [pc, #176]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a2b      	ldr	r2, [pc, #172]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b29      	ldr	r3, [pc, #164]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	4b25      	ldr	r3, [pc, #148]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	4a24      	ldr	r2, [pc, #144]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000cf8:	f043 0302 	orr.w	r3, r3, #2
 8000cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfe:	4b22      	ldr	r3, [pc, #136]	; (8000d88 <MX_GPIO_Init+0x104>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	607b      	str	r3, [r7, #4]
 8000d08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_Green_Led_GPIO_Port, LD2_Green_Led_Pin, GPIO_PIN_RESET);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2120      	movs	r1, #32
 8000d0e:	481f      	ldr	r0, [pc, #124]	; (8000d8c <MX_GPIO_Init+0x108>)
 8000d10:	f000 fdac 	bl	800186c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d1a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4819      	ldr	r0, [pc, #100]	; (8000d90 <MX_GPIO_Init+0x10c>)
 8000d2c:	f000 fc0a 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pins : Encoder1_Count_Pin Encoder1_Direction_Pin */
  GPIO_InitStruct.Pin = Encoder1_Count_Pin|Encoder1_Direction_Pin;
 8000d30:	2303      	movs	r3, #3
 8000d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d34:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4619      	mov	r1, r3
 8000d44:	4811      	ldr	r0, [pc, #68]	; (8000d8c <MX_GPIO_Init+0x108>)
 8000d46:	f000 fbfd 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Green_Led_Pin */
  GPIO_InitStruct.Pin = LD2_Green_Led_Pin;
 8000d4a:	2320      	movs	r3, #32
 8000d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_Green_Led_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	4619      	mov	r1, r3
 8000d60:	480a      	ldr	r0, [pc, #40]	; (8000d8c <MX_GPIO_Init+0x108>)
 8000d62:	f000 fbef 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pin : Encoder_Index_Pin */
  GPIO_InitStruct.Pin = Encoder_Index_Pin;
 8000d66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encoder_Index_GPIO_Port, &GPIO_InitStruct);
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4804      	ldr	r0, [pc, #16]	; (8000d8c <MX_GPIO_Init+0x108>)
 8000d7c:	f000 fbe2 	bl	8001544 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d80:	bf00      	nop
 8000d82:	3728      	adds	r7, #40	; 0x28
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40020000 	.word	0x40020000
 8000d90:	40020800 	.word	0x40020800

08000d94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a13      	ldr	r2, [pc, #76]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d102      	bne.n	8000dac <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8000da6:	f000 facb 	bl	8001340 <HAL_IncTick>
  }
  else if (htim->Instance == TIM11) {
    DiagnosticMotor();
    }
  /* USER CODE END Callback 1 */
}
 8000daa:	e01d      	b.n	8000de8 <HAL_TIM_PeriodElapsedCallback+0x54>
  else if (htim->Instance == TIM7) {
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a10      	ldr	r2, [pc, #64]	; (8000df4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d108      	bne.n	8000dc8 <HAL_TIM_PeriodElapsedCallback+0x34>
	TM1_Currentvalue = __HAL_TIM_GET_COUNTER(&htim1); // Get current time (microseconds)
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dbc:	b21a      	sxth	r2, r3
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000dc0:	801a      	strh	r2, [r3, #0]
	Motion();
 8000dc2:	f000 f839 	bl	8000e38 <Motion>
}
 8000dc6:	e00f      	b.n	8000de8 <HAL_TIM_PeriodElapsedCallback+0x54>
  else if (htim->Instance == TIM10) {
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d103      	bne.n	8000dda <HAL_TIM_PeriodElapsedCallback+0x46>
  	TickSerial = true;
 8000dd2:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
}
 8000dd8:	e006      	b.n	8000de8 <HAL_TIM_PeriodElapsedCallback+0x54>
  else if (htim->Instance == TIM11) {
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a0a      	ldr	r2, [pc, #40]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d101      	bne.n	8000de8 <HAL_TIM_PeriodElapsedCallback+0x54>
    DiagnosticMotor();
 8000de4:	f000 f842 	bl	8000e6c <DiagnosticMotor>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40001000 	.word	0x40001000
 8000df4:	40001400 	.word	0x40001400
 8000df8:	200009f4 	.word	0x200009f4
 8000dfc:	20000b8e 	.word	0x20000b8e
 8000e00:	40014400 	.word	0x40014400
 8000e04:	20000b8c 	.word	0x20000b8c
 8000e08:	40014800 	.word	0x40014800

08000e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e10:	b672      	cpsid	i
}
 8000e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  sprintf(HEADER4, "Inside TradeMASTER");
 8000e14:	4905      	ldr	r1, [pc, #20]	; (8000e2c <Error_Handler+0x20>)
 8000e16:	4806      	ldr	r0, [pc, #24]	; (8000e30 <Error_Handler+0x24>)
 8000e18:	f004 f94c 	bl	80050b4 <siprintf>
	  HAL_UART_Transmit(&huart2, HEADER4, sizeof(HEADER4), 100);
 8000e1c:	2364      	movs	r3, #100	; 0x64
 8000e1e:	2210      	movs	r2, #16
 8000e20:	4903      	ldr	r1, [pc, #12]	; (8000e30 <Error_Handler+0x24>)
 8000e22:	4804      	ldr	r0, [pc, #16]	; (8000e34 <Error_Handler+0x28>)
 8000e24:	f002 f825 	bl	8002e72 <HAL_UART_Transmit>
  {
 8000e28:	e7f4      	b.n	8000e14 <Error_Handler+0x8>
 8000e2a:	bf00      	nop
 8000e2c:	08005a14 	.word	0x08005a14
 8000e30:	20000b7c 	.word	0x20000b7c
 8000e34:	20000b14 	.word	0x20000b14

08000e38 <Motion>:
float a_i;
int16_t TM1_Currentvalue;


void Motion(void)      // THIS VOID RUN AT 20Khz
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	  Counter++;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <Motion+0x28>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	3301      	adds	r3, #1
 8000e42:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <Motion+0x28>)
 8000e44:	6013      	str	r3, [r2, #0]
	  if(TickSerial == true)
 8000e46:	4b07      	ldr	r3, [pc, #28]	; (8000e64 <Motion+0x2c>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <Motion+0x1e>
	  {
		  CouterSerial = Counter;
 8000e4e:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <Motion+0x28>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a05      	ldr	r2, [pc, #20]	; (8000e68 <Motion+0x30>)
 8000e54:	6013      	str	r3, [r2, #0]
	  }
	  EncoderFeadBack();
 8000e56:	f000 f817 	bl	8000e88 <EncoderFeadBack>
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	200009e4 	.word	0x200009e4
 8000e64:	20000b8c 	.word	0x20000b8c
 8000e68:	200009e8 	.word	0x200009e8

08000e6c <DiagnosticMotor>:
void DiagnosticMotor(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
	  CounterDiag++;
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <DiagnosticMotor+0x18>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	3301      	adds	r3, #1
 8000e76:	4a03      	ldr	r2, [pc, #12]	; (8000e84 <DiagnosticMotor+0x18>)
 8000e78:	6013      	str	r3, [r2, #0]
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	200009ec 	.word	0x200009ec

08000e88 <EncoderFeadBack>:

void EncoderFeadBack(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
void EncoderFeadBack(void)
 8000e8e:	f107 0310 	add.w	r3, r7, #16
 8000e92:	607b      	str	r3, [r7, #4]

			rot_old_state = rot_new_state;
			Calculate_Rotation(EncoderPulse,RevoluctionFactor);
		}
	}
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <HAL_MspInit+0x4c>)
 8000eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eae:	4a0f      	ldr	r2, [pc, #60]	; (8000eec <HAL_MspInit+0x4c>)
 8000eb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb4:	6453      	str	r3, [r2, #68]	; 0x44
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <HAL_MspInit+0x4c>)
 8000eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	603b      	str	r3, [r7, #0]
 8000ec6:	4b09      	ldr	r3, [pc, #36]	; (8000eec <HAL_MspInit+0x4c>)
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eca:	4a08      	ldr	r2, [pc, #32]	; (8000eec <HAL_MspInit+0x4c>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed2:	4b06      	ldr	r3, [pc, #24]	; (8000eec <HAL_MspInit+0x4c>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800

08000ef0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a3c      	ldr	r2, [pc, #240]	; (8000ff0 <HAL_TIM_Base_MspInit+0x100>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d11e      	bne.n	8000f40 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	4b3b      	ldr	r3, [pc, #236]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0a:	4a3a      	ldr	r2, [pc, #232]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6453      	str	r3, [r2, #68]	; 0x44
 8000f12:	4b38      	ldr	r3, [pc, #224]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2019      	movs	r0, #25
 8000f24:	f000 fae4 	bl	80014f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000f28:	2019      	movs	r0, #25
 8000f2a:	f000 fafd 	bl	8001528 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2100      	movs	r1, #0
 8000f32:	201a      	movs	r0, #26
 8000f34:	f000 fadc 	bl	80014f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000f38:	201a      	movs	r0, #26
 8000f3a:	f000 faf5 	bl	8001528 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8000f3e:	e052      	b.n	8000fe6 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM7)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a2c      	ldr	r2, [pc, #176]	; (8000ff8 <HAL_TIM_Base_MspInit+0x108>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d116      	bne.n	8000f78 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	613b      	str	r3, [r7, #16]
 8000f4e:	4b29      	ldr	r3, [pc, #164]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f52:	4a28      	ldr	r2, [pc, #160]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f54:	f043 0320 	orr.w	r3, r3, #32
 8000f58:	6413      	str	r3, [r2, #64]	; 0x40
 8000f5a:	4b26      	ldr	r3, [pc, #152]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5e:	f003 0320 	and.w	r3, r3, #32
 8000f62:	613b      	str	r3, [r7, #16]
 8000f64:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2037      	movs	r0, #55	; 0x37
 8000f6c:	f000 fac0 	bl	80014f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000f70:	2037      	movs	r0, #55	; 0x37
 8000f72:	f000 fad9 	bl	8001528 <HAL_NVIC_EnableIRQ>
}
 8000f76:	e036      	b.n	8000fe6 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a1f      	ldr	r2, [pc, #124]	; (8000ffc <HAL_TIM_Base_MspInit+0x10c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d116      	bne.n	8000fb0 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8a:	4a1a      	ldr	r2, [pc, #104]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f90:	6453      	str	r3, [r2, #68]	; 0x44
 8000f92:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2019      	movs	r0, #25
 8000fa4:	f000 faa4 	bl	80014f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000fa8:	2019      	movs	r0, #25
 8000faa:	f000 fabd 	bl	8001528 <HAL_NVIC_EnableIRQ>
}
 8000fae:	e01a      	b.n	8000fe6 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM11)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a12      	ldr	r2, [pc, #72]	; (8001000 <HAL_TIM_Base_MspInit+0x110>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d115      	bne.n	8000fe6 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc2:	4a0c      	ldr	r2, [pc, #48]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000fc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fca:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <HAL_TIM_Base_MspInit+0x104>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	201a      	movs	r0, #26
 8000fdc:	f000 fa88 	bl	80014f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000fe0:	201a      	movs	r0, #26
 8000fe2:	f000 faa1 	bl	8001528 <HAL_NVIC_EnableIRQ>
}
 8000fe6:	bf00      	nop
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40010000 	.word	0x40010000
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40001400 	.word	0x40001400
 8000ffc:	40014400 	.word	0x40014400
 8001000:	40014800 	.word	0x40014800

08001004 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	; 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a19      	ldr	r2, [pc, #100]	; (8001088 <HAL_UART_MspInit+0x84>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d12b      	bne.n	800107e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <HAL_UART_MspInit+0x88>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	4a17      	ldr	r2, [pc, #92]	; (800108c <HAL_UART_MspInit+0x88>)
 8001030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001034:	6413      	str	r3, [r2, #64]	; 0x40
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <HAL_UART_MspInit+0x88>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103e:	613b      	str	r3, [r7, #16]
 8001040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <HAL_UART_MspInit+0x88>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a10      	ldr	r2, [pc, #64]	; (800108c <HAL_UART_MspInit+0x88>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b0e      	ldr	r3, [pc, #56]	; (800108c <HAL_UART_MspInit+0x88>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800105e:	230c      	movs	r3, #12
 8001060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106a:	2303      	movs	r3, #3
 800106c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800106e:	2307      	movs	r3, #7
 8001070:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <HAL_UART_MspInit+0x8c>)
 800107a:	f000 fa63 	bl	8001544 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800107e:	bf00      	nop
 8001080:	3728      	adds	r7, #40	; 0x28
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40004400 	.word	0x40004400
 800108c:	40023800 	.word	0x40023800
 8001090:	40020000 	.word	0x40020000

08001094 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08e      	sub	sp, #56	; 0x38
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	4b33      	ldr	r3, [pc, #204]	; (8001178 <HAL_InitTick+0xe4>)
 80010aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ac:	4a32      	ldr	r2, [pc, #200]	; (8001178 <HAL_InitTick+0xe4>)
 80010ae:	f043 0310 	orr.w	r3, r3, #16
 80010b2:	6413      	str	r3, [r2, #64]	; 0x40
 80010b4:	4b30      	ldr	r3, [pc, #192]	; (8001178 <HAL_InitTick+0xe4>)
 80010b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b8:	f003 0310 	and.w	r3, r3, #16
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010c0:	f107 0210 	add.w	r2, r7, #16
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	4611      	mov	r1, r2
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 fd02 	bl	8001ad4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010d0:	6a3b      	ldr	r3, [r7, #32]
 80010d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d103      	bne.n	80010e2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010da:	f000 fcd3 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 80010de:	6378      	str	r0, [r7, #52]	; 0x34
 80010e0:	e004      	b.n	80010ec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010e2:	f000 fccf 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 80010e6:	4603      	mov	r3, r0
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010ee:	4a23      	ldr	r2, [pc, #140]	; (800117c <HAL_InitTick+0xe8>)
 80010f0:	fba2 2303 	umull	r2, r3, r2, r3
 80010f4:	0c9b      	lsrs	r3, r3, #18
 80010f6:	3b01      	subs	r3, #1
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010fa:	4b21      	ldr	r3, [pc, #132]	; (8001180 <HAL_InitTick+0xec>)
 80010fc:	4a21      	ldr	r2, [pc, #132]	; (8001184 <HAL_InitTick+0xf0>)
 80010fe:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001100:	4b1f      	ldr	r3, [pc, #124]	; (8001180 <HAL_InitTick+0xec>)
 8001102:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001106:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001108:	4a1d      	ldr	r2, [pc, #116]	; (8001180 <HAL_InitTick+0xec>)
 800110a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800110c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800110e:	4b1c      	ldr	r3, [pc, #112]	; (8001180 <HAL_InitTick+0xec>)
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001114:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <HAL_InitTick+0xec>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111a:	4b19      	ldr	r3, [pc, #100]	; (8001180 <HAL_InitTick+0xec>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001120:	4817      	ldr	r0, [pc, #92]	; (8001180 <HAL_InitTick+0xec>)
 8001122:	f001 f9d7 	bl	80024d4 <HAL_TIM_Base_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800112c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001130:	2b00      	cmp	r3, #0
 8001132:	d11b      	bne.n	800116c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001134:	4812      	ldr	r0, [pc, #72]	; (8001180 <HAL_InitTick+0xec>)
 8001136:	f001 fa1d 	bl	8002574 <HAL_TIM_Base_Start_IT>
 800113a:	4603      	mov	r3, r0
 800113c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001140:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001144:	2b00      	cmp	r3, #0
 8001146:	d111      	bne.n	800116c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001148:	2036      	movs	r0, #54	; 0x36
 800114a:	f000 f9ed 	bl	8001528 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b0f      	cmp	r3, #15
 8001152:	d808      	bhi.n	8001166 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001154:	2200      	movs	r2, #0
 8001156:	6879      	ldr	r1, [r7, #4]
 8001158:	2036      	movs	r0, #54	; 0x36
 800115a:	f000 f9c9 	bl	80014f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <HAL_InitTick+0xf4>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6013      	str	r3, [r2, #0]
 8001164:	e002      	b.n	800116c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800116c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001170:	4618      	mov	r0, r3
 8001172:	3738      	adds	r7, #56	; 0x38
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40023800 	.word	0x40023800
 800117c:	431bde83 	.word	0x431bde83
 8001180:	20000b90 	.word	0x20000b90
 8001184:	40001000 	.word	0x40001000
 8001188:	20000008 	.word	0x20000008

0800118c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001190:	e7fe      	b.n	8001190 <NMI_Handler+0x4>

08001192 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001196:	e7fe      	b.n	8001196 <HardFault_Handler+0x4>

08001198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800119c:	e7fe      	b.n	800119c <MemManage_Handler+0x4>

0800119e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a2:	e7fe      	b.n	80011a2 <BusFault_Handler+0x4>

080011a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <UsageFault_Handler+0x4>

080011aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011aa:	b480      	push	{r7}
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011bc:	4803      	ldr	r0, [pc, #12]	; (80011cc <TIM1_UP_TIM10_IRQHandler+0x14>)
 80011be:	f001 fa49 	bl	8002654 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80011c2:	4803      	ldr	r0, [pc, #12]	; (80011d0 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80011c4:	f001 fa46 	bl	8002654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200009f4 	.word	0x200009f4
 80011d0:	20000a84 	.word	0x20000a84

080011d4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011d8:	4803      	ldr	r0, [pc, #12]	; (80011e8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80011da:	f001 fa3b 	bl	8002654 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80011de:	4803      	ldr	r0, [pc, #12]	; (80011ec <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80011e0:	f001 fa38 	bl	8002654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	200009f4 	.word	0x200009f4
 80011ec:	20000acc 	.word	0x20000acc

080011f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011f4:	4802      	ldr	r0, [pc, #8]	; (8001200 <TIM6_DAC_IRQHandler+0x10>)
 80011f6:	f001 fa2d 	bl	8002654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000b90 	.word	0x20000b90

08001204 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001208:	4802      	ldr	r0, [pc, #8]	; (8001214 <TIM7_IRQHandler+0x10>)
 800120a:	f001 fa23 	bl	8002654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000a3c 	.word	0x20000a3c

08001218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001220:	4a14      	ldr	r2, [pc, #80]	; (8001274 <_sbrk+0x5c>)
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <_sbrk+0x60>)
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <_sbrk+0x64>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <_sbrk+0x64>)
 8001236:	4a12      	ldr	r2, [pc, #72]	; (8001280 <_sbrk+0x68>)
 8001238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <_sbrk+0x64>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	429a      	cmp	r2, r3
 8001246:	d207      	bcs.n	8001258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001248:	f003 ff02 	bl	8005050 <__errno>
 800124c:	4603      	mov	r3, r0
 800124e:	220c      	movs	r2, #12
 8001250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001252:	f04f 33ff 	mov.w	r3, #4294967295
 8001256:	e009      	b.n	800126c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <_sbrk+0x64>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800125e:	4b07      	ldr	r3, [pc, #28]	; (800127c <_sbrk+0x64>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	4a05      	ldr	r2, [pc, #20]	; (800127c <_sbrk+0x64>)
 8001268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800126a:	68fb      	ldr	r3, [r7, #12]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20020000 	.word	0x20020000
 8001278:	00000400 	.word	0x00000400
 800127c:	20000bd8 	.word	0x20000bd8
 8001280:	20001260 	.word	0x20001260

08001284 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <SystemInit+0x20>)
 800128a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800128e:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <SystemInit+0x20>)
 8001290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012ac:	480d      	ldr	r0, [pc, #52]	; (80012e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012ae:	490e      	ldr	r1, [pc, #56]	; (80012e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012b0:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012b4:	e002      	b.n	80012bc <LoopCopyDataInit>

080012b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ba:	3304      	adds	r3, #4

080012bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012c0:	d3f9      	bcc.n	80012b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012c2:	4a0b      	ldr	r2, [pc, #44]	; (80012f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012c4:	4c0b      	ldr	r4, [pc, #44]	; (80012f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012c8:	e001      	b.n	80012ce <LoopFillZerobss>

080012ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012cc:	3204      	adds	r2, #4

080012ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012d0:	d3fb      	bcc.n	80012ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012d2:	f7ff ffd7 	bl	8001284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012d6:	f003 fec1 	bl	800505c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012da:	f7ff fb3f 	bl	800095c <main>
  bx  lr    
 80012de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012e8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80012ec:	08005a98 	.word	0x08005a98
  ldr r2, =_sbss
 80012f0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80012f4:	2000125c 	.word	0x2000125c

080012f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012f8:	e7fe      	b.n	80012f8 <ADC_IRQHandler>
	...

080012fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001300:	4b0e      	ldr	r3, [pc, #56]	; (800133c <HAL_Init+0x40>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a0d      	ldr	r2, [pc, #52]	; (800133c <HAL_Init+0x40>)
 8001306:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800130a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800130c:	4b0b      	ldr	r3, [pc, #44]	; (800133c <HAL_Init+0x40>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a0a      	ldr	r2, [pc, #40]	; (800133c <HAL_Init+0x40>)
 8001312:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001316:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_Init+0x40>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_Init+0x40>)
 800131e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001322:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001324:	2003      	movs	r0, #3
 8001326:	f000 f8d8 	bl	80014da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800132a:	200f      	movs	r0, #15
 800132c:	f7ff feb2 	bl	8001094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001330:	f7ff fdb6 	bl	8000ea0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40023c00 	.word	0x40023c00

08001340 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <HAL_IncTick+0x20>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	461a      	mov	r2, r3
 800134a:	4b06      	ldr	r3, [pc, #24]	; (8001364 <HAL_IncTick+0x24>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4413      	add	r3, r2
 8001350:	4a04      	ldr	r2, [pc, #16]	; (8001364 <HAL_IncTick+0x24>)
 8001352:	6013      	str	r3, [r2, #0]
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	2000000c 	.word	0x2000000c
 8001364:	20000bdc 	.word	0x20000bdc

08001368 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return uwTick;
 800136c:	4b03      	ldr	r3, [pc, #12]	; (800137c <HAL_GetTick+0x14>)
 800136e:	681b      	ldr	r3, [r3, #0]
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	20000bdc 	.word	0x20000bdc

08001380 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001390:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800139c:	4013      	ands	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013b2:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <__NVIC_SetPriorityGrouping+0x44>)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	60d3      	str	r3, [r2, #12]
}
 80013b8:	bf00      	nop
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013cc:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	f003 0307 	and.w	r3, r3, #7
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	db0b      	blt.n	800140e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 021f 	and.w	r2, r3, #31
 80013fc:	4907      	ldr	r1, [pc, #28]	; (800141c <__NVIC_EnableIRQ+0x38>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	095b      	lsrs	r3, r3, #5
 8001404:	2001      	movs	r0, #1
 8001406:	fa00 f202 	lsl.w	r2, r0, r2
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000e100 	.word	0xe000e100

08001420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	db0a      	blt.n	800144a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	b2da      	uxtb	r2, r3
 8001438:	490c      	ldr	r1, [pc, #48]	; (800146c <__NVIC_SetPriority+0x4c>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	0112      	lsls	r2, r2, #4
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	440b      	add	r3, r1
 8001444:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001448:	e00a      	b.n	8001460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	b2da      	uxtb	r2, r3
 800144e:	4908      	ldr	r1, [pc, #32]	; (8001470 <__NVIC_SetPriority+0x50>)
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	f003 030f 	and.w	r3, r3, #15
 8001456:	3b04      	subs	r3, #4
 8001458:	0112      	lsls	r2, r2, #4
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	440b      	add	r3, r1
 800145e:	761a      	strb	r2, [r3, #24]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	e000e100 	.word	0xe000e100
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001474:	b480      	push	{r7}
 8001476:	b089      	sub	sp, #36	; 0x24
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f003 0307 	and.w	r3, r3, #7
 8001486:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f1c3 0307 	rsb	r3, r3, #7
 800148e:	2b04      	cmp	r3, #4
 8001490:	bf28      	it	cs
 8001492:	2304      	movcs	r3, #4
 8001494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	3304      	adds	r3, #4
 800149a:	2b06      	cmp	r3, #6
 800149c:	d902      	bls.n	80014a4 <NVIC_EncodePriority+0x30>
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3b03      	subs	r3, #3
 80014a2:	e000      	b.n	80014a6 <NVIC_EncodePriority+0x32>
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43da      	mvns	r2, r3
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	401a      	ands	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014bc:	f04f 31ff 	mov.w	r1, #4294967295
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	43d9      	mvns	r1, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	4313      	orrs	r3, r2
         );
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3724      	adds	r7, #36	; 0x24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr

080014da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b082      	sub	sp, #8
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ff4c 	bl	8001380 <__NVIC_SetPriorityGrouping>
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
 80014fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001502:	f7ff ff61 	bl	80013c8 <__NVIC_GetPriorityGrouping>
 8001506:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	68b9      	ldr	r1, [r7, #8]
 800150c:	6978      	ldr	r0, [r7, #20]
 800150e:	f7ff ffb1 	bl	8001474 <NVIC_EncodePriority>
 8001512:	4602      	mov	r2, r0
 8001514:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001518:	4611      	mov	r1, r2
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff ff80 	bl	8001420 <__NVIC_SetPriority>
}
 8001520:	bf00      	nop
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff54 	bl	80013e4 <__NVIC_EnableIRQ>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001544:	b480      	push	{r7}
 8001546:	b089      	sub	sp, #36	; 0x24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
 800155e:	e165      	b.n	800182c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001560:	2201      	movs	r2, #1
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	4013      	ands	r3, r2
 8001572:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	429a      	cmp	r2, r3
 800157a:	f040 8154 	bne.w	8001826 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 0303 	and.w	r3, r3, #3
 8001586:	2b01      	cmp	r3, #1
 8001588:	d005      	beq.n	8001596 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001592:	2b02      	cmp	r3, #2
 8001594:	d130      	bne.n	80015f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	2203      	movs	r2, #3
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4313      	orrs	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015cc:	2201      	movs	r2, #1
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4013      	ands	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	f003 0201 	and.w	r2, r3, #1
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b03      	cmp	r3, #3
 8001602:	d017      	beq.n	8001634 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	2203      	movs	r2, #3
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4313      	orrs	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d123      	bne.n	8001688 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	08da      	lsrs	r2, r3, #3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3208      	adds	r2, #8
 8001648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	220f      	movs	r2, #15
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	43db      	mvns	r3, r3
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	691a      	ldr	r2, [r3, #16]
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	08da      	lsrs	r2, r3, #3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3208      	adds	r2, #8
 8001682:	69b9      	ldr	r1, [r7, #24]
 8001684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	2203      	movs	r2, #3
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43db      	mvns	r3, r3
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	4013      	ands	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0203 	and.w	r2, r3, #3
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f000 80ae 	beq.w	8001826 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	4b5d      	ldr	r3, [pc, #372]	; (8001844 <HAL_GPIO_Init+0x300>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	4a5c      	ldr	r2, [pc, #368]	; (8001844 <HAL_GPIO_Init+0x300>)
 80016d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d8:	6453      	str	r3, [r2, #68]	; 0x44
 80016da:	4b5a      	ldr	r3, [pc, #360]	; (8001844 <HAL_GPIO_Init+0x300>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016e6:	4a58      	ldr	r2, [pc, #352]	; (8001848 <HAL_GPIO_Init+0x304>)
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	089b      	lsrs	r3, r3, #2
 80016ec:	3302      	adds	r3, #2
 80016ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	220f      	movs	r2, #15
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	4013      	ands	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a4f      	ldr	r2, [pc, #316]	; (800184c <HAL_GPIO_Init+0x308>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d025      	beq.n	800175e <HAL_GPIO_Init+0x21a>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a4e      	ldr	r2, [pc, #312]	; (8001850 <HAL_GPIO_Init+0x30c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d01f      	beq.n	800175a <HAL_GPIO_Init+0x216>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a4d      	ldr	r2, [pc, #308]	; (8001854 <HAL_GPIO_Init+0x310>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d019      	beq.n	8001756 <HAL_GPIO_Init+0x212>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a4c      	ldr	r2, [pc, #304]	; (8001858 <HAL_GPIO_Init+0x314>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0x20e>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a4b      	ldr	r2, [pc, #300]	; (800185c <HAL_GPIO_Init+0x318>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d00d      	beq.n	800174e <HAL_GPIO_Init+0x20a>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a4a      	ldr	r2, [pc, #296]	; (8001860 <HAL_GPIO_Init+0x31c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d007      	beq.n	800174a <HAL_GPIO_Init+0x206>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a49      	ldr	r2, [pc, #292]	; (8001864 <HAL_GPIO_Init+0x320>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d101      	bne.n	8001746 <HAL_GPIO_Init+0x202>
 8001742:	2306      	movs	r3, #6
 8001744:	e00c      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 8001746:	2307      	movs	r3, #7
 8001748:	e00a      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800174a:	2305      	movs	r3, #5
 800174c:	e008      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800174e:	2304      	movs	r3, #4
 8001750:	e006      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 8001752:	2303      	movs	r3, #3
 8001754:	e004      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 8001756:	2302      	movs	r3, #2
 8001758:	e002      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800175e:	2300      	movs	r3, #0
 8001760:	69fa      	ldr	r2, [r7, #28]
 8001762:	f002 0203 	and.w	r2, r2, #3
 8001766:	0092      	lsls	r2, r2, #2
 8001768:	4093      	lsls	r3, r2
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4313      	orrs	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001770:	4935      	ldr	r1, [pc, #212]	; (8001848 <HAL_GPIO_Init+0x304>)
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	089b      	lsrs	r3, r3, #2
 8001776:	3302      	adds	r3, #2
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800177e:	4b3a      	ldr	r3, [pc, #232]	; (8001868 <HAL_GPIO_Init+0x324>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017a2:	4a31      	ldr	r2, [pc, #196]	; (8001868 <HAL_GPIO_Init+0x324>)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017a8:	4b2f      	ldr	r3, [pc, #188]	; (8001868 <HAL_GPIO_Init+0x324>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017cc:	4a26      	ldr	r2, [pc, #152]	; (8001868 <HAL_GPIO_Init+0x324>)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017d2:	4b25      	ldr	r3, [pc, #148]	; (8001868 <HAL_GPIO_Init+0x324>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	43db      	mvns	r3, r3
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	4013      	ands	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017f6:	4a1c      	ldr	r2, [pc, #112]	; (8001868 <HAL_GPIO_Init+0x324>)
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <HAL_GPIO_Init+0x324>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	43db      	mvns	r3, r3
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4013      	ands	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d003      	beq.n	8001820 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001820:	4a11      	ldr	r2, [pc, #68]	; (8001868 <HAL_GPIO_Init+0x324>)
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3301      	adds	r3, #1
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	2b0f      	cmp	r3, #15
 8001830:	f67f ae96 	bls.w	8001560 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	3724      	adds	r7, #36	; 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	40023800 	.word	0x40023800
 8001848:	40013800 	.word	0x40013800
 800184c:	40020000 	.word	0x40020000
 8001850:	40020400 	.word	0x40020400
 8001854:	40020800 	.word	0x40020800
 8001858:	40020c00 	.word	0x40020c00
 800185c:	40021000 	.word	0x40021000
 8001860:	40021400 	.word	0x40021400
 8001864:	40021800 	.word	0x40021800
 8001868:	40013c00 	.word	0x40013c00

0800186c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	807b      	strh	r3, [r7, #2]
 8001878:	4613      	mov	r3, r2
 800187a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800187c:	787b      	ldrb	r3, [r7, #1]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d003      	beq.n	800188a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001882:	887a      	ldrh	r2, [r7, #2]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001888:	e003      	b.n	8001892 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800188a:	887b      	ldrh	r3, [r7, #2]
 800188c:	041a      	lsls	r2, r3, #16
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	619a      	str	r2, [r3, #24]
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e0cc      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018b4:	4b68      	ldr	r3, [pc, #416]	; (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 030f 	and.w	r3, r3, #15
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d90c      	bls.n	80018dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c2:	4b65      	ldr	r3, [pc, #404]	; (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	b2d2      	uxtb	r2, r2
 80018c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ca:	4b63      	ldr	r3, [pc, #396]	; (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d001      	beq.n	80018dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e0b8      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d020      	beq.n	800192a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018f4:	4b59      	ldr	r3, [pc, #356]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	4a58      	ldr	r2, [pc, #352]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	2b00      	cmp	r3, #0
 800190a:	d005      	beq.n	8001918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800190c:	4b53      	ldr	r3, [pc, #332]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	4a52      	ldr	r2, [pc, #328]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001912:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001918:	4b50      	ldr	r3, [pc, #320]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	494d      	ldr	r1, [pc, #308]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d044      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193e:	4b47      	ldr	r3, [pc, #284]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d119      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e07f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d003      	beq.n	800195e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800195a:	2b03      	cmp	r3, #3
 800195c:	d107      	bne.n	800196e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195e:	4b3f      	ldr	r3, [pc, #252]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d109      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e06f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196e:	4b3b      	ldr	r3, [pc, #236]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e067      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800197e:	4b37      	ldr	r3, [pc, #220]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f023 0203 	bic.w	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4934      	ldr	r1, [pc, #208]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800198c:	4313      	orrs	r3, r2
 800198e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001990:	f7ff fcea 	bl	8001368 <HAL_GetTick>
 8001994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001996:	e00a      	b.n	80019ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001998:	f7ff fce6 	bl	8001368 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e04f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ae:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f003 020c 	and.w	r2, r3, #12
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	429a      	cmp	r2, r3
 80019be:	d1eb      	bne.n	8001998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019c0:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 030f 	and.w	r3, r3, #15
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d20c      	bcs.n	80019e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ce:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d6:	4b20      	ldr	r3, [pc, #128]	; (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e032      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d008      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f4:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4916      	ldr	r1, [pc, #88]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d009      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a12:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	490e      	ldr	r1, [pc, #56]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a26:	f000 f887 	bl	8001b38 <HAL_RCC_GetSysClockFreq>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	490a      	ldr	r1, [pc, #40]	; (8001a60 <HAL_RCC_ClockConfig+0x1c0>)
 8001a38:	5ccb      	ldrb	r3, [r1, r3]
 8001a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3e:	4a09      	ldr	r2, [pc, #36]	; (8001a64 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff fb24 	bl	8001094 <HAL_InitTick>

  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40023c00 	.word	0x40023c00
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	08005a3c 	.word	0x08005a3c
 8001a64:	20000004 	.word	0x20000004
 8001a68:	20000008 	.word	0x20000008

08001a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000004 	.word	0x20000004

08001a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a88:	f7ff fff0 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	0a9b      	lsrs	r3, r3, #10
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	4903      	ldr	r1, [pc, #12]	; (8001aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a9a:	5ccb      	ldrb	r3, [r1, r3]
 8001a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	08005a4c 	.word	0x08005a4c

08001aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ab0:	f7ff ffdc 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	4b05      	ldr	r3, [pc, #20]	; (8001acc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	0b5b      	lsrs	r3, r3, #13
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	4903      	ldr	r1, [pc, #12]	; (8001ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ac2:	5ccb      	ldrb	r3, [r1, r3]
 8001ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	08005a4c 	.word	0x08005a4c

08001ad4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	220f      	movs	r2, #15
 8001ae2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ae4:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 0203 	and.w	r2, r3, #3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	08db      	lsrs	r3, r3, #3
 8001b0e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b16:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <HAL_RCC_GetClockConfig+0x60>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 020f 	and.w	r2, r3, #15
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	601a      	str	r2, [r3, #0]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40023c00 	.word	0x40023c00

08001b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b3c:	b0ae      	sub	sp, #184	; 0xb8
 8001b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b5e:	4bcb      	ldr	r3, [pc, #812]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 030c 	and.w	r3, r3, #12
 8001b66:	2b0c      	cmp	r3, #12
 8001b68:	f200 8206 	bhi.w	8001f78 <HAL_RCC_GetSysClockFreq+0x440>
 8001b6c:	a201      	add	r2, pc, #4	; (adr r2, 8001b74 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b72:	bf00      	nop
 8001b74:	08001ba9 	.word	0x08001ba9
 8001b78:	08001f79 	.word	0x08001f79
 8001b7c:	08001f79 	.word	0x08001f79
 8001b80:	08001f79 	.word	0x08001f79
 8001b84:	08001bb1 	.word	0x08001bb1
 8001b88:	08001f79 	.word	0x08001f79
 8001b8c:	08001f79 	.word	0x08001f79
 8001b90:	08001f79 	.word	0x08001f79
 8001b94:	08001bb9 	.word	0x08001bb9
 8001b98:	08001f79 	.word	0x08001f79
 8001b9c:	08001f79 	.word	0x08001f79
 8001ba0:	08001f79 	.word	0x08001f79
 8001ba4:	08001da9 	.word	0x08001da9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ba8:	4bb9      	ldr	r3, [pc, #740]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x358>)
 8001baa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001bae:	e1e7      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bb0:	4bb8      	ldr	r3, [pc, #736]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bb6:	e1e3      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb8:	4bb4      	ldr	r3, [pc, #720]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bc4:	4bb1      	ldr	r3, [pc, #708]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d071      	beq.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd0:	4bae      	ldr	r3, [pc, #696]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	099b      	lsrs	r3, r3, #6
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001bdc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001be0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001be8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001bf2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001bf6:	4622      	mov	r2, r4
 8001bf8:	462b      	mov	r3, r5
 8001bfa:	f04f 0000 	mov.w	r0, #0
 8001bfe:	f04f 0100 	mov.w	r1, #0
 8001c02:	0159      	lsls	r1, r3, #5
 8001c04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c08:	0150      	lsls	r0, r2, #5
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4621      	mov	r1, r4
 8001c10:	1a51      	subs	r1, r2, r1
 8001c12:	6439      	str	r1, [r7, #64]	; 0x40
 8001c14:	4629      	mov	r1, r5
 8001c16:	eb63 0301 	sbc.w	r3, r3, r1
 8001c1a:	647b      	str	r3, [r7, #68]	; 0x44
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001c28:	4649      	mov	r1, r9
 8001c2a:	018b      	lsls	r3, r1, #6
 8001c2c:	4641      	mov	r1, r8
 8001c2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c32:	4641      	mov	r1, r8
 8001c34:	018a      	lsls	r2, r1, #6
 8001c36:	4641      	mov	r1, r8
 8001c38:	1a51      	subs	r1, r2, r1
 8001c3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	f04f 0300 	mov.w	r3, #0
 8001c4c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001c50:	4649      	mov	r1, r9
 8001c52:	00cb      	lsls	r3, r1, #3
 8001c54:	4641      	mov	r1, r8
 8001c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c5a:	4641      	mov	r1, r8
 8001c5c:	00ca      	lsls	r2, r1, #3
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	4622      	mov	r2, r4
 8001c66:	189b      	adds	r3, r3, r2
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
 8001c6a:	462b      	mov	r3, r5
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	eb42 0303 	adc.w	r3, r2, r3
 8001c72:	637b      	str	r3, [r7, #52]	; 0x34
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	f04f 0300 	mov.w	r3, #0
 8001c7c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001c80:	4629      	mov	r1, r5
 8001c82:	024b      	lsls	r3, r1, #9
 8001c84:	4621      	mov	r1, r4
 8001c86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c8a:	4621      	mov	r1, r4
 8001c8c:	024a      	lsls	r2, r1, #9
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c96:	2200      	movs	r2, #0
 8001c98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001c9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001ca0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001ca4:	f7fe fc24 	bl	80004f0 <__aeabi_uldivmod>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4613      	mov	r3, r2
 8001cae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001cb2:	e067      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cb4:	4b75      	ldr	r3, [pc, #468]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	099b      	lsrs	r3, r3, #6
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001cc0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001cc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ccc:	67bb      	str	r3, [r7, #120]	; 0x78
 8001cce:	2300      	movs	r3, #0
 8001cd0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001cd2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001cd6:	4622      	mov	r2, r4
 8001cd8:	462b      	mov	r3, r5
 8001cda:	f04f 0000 	mov.w	r0, #0
 8001cde:	f04f 0100 	mov.w	r1, #0
 8001ce2:	0159      	lsls	r1, r3, #5
 8001ce4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ce8:	0150      	lsls	r0, r2, #5
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4621      	mov	r1, r4
 8001cf0:	1a51      	subs	r1, r2, r1
 8001cf2:	62b9      	str	r1, [r7, #40]	; 0x28
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	eb63 0301 	sbc.w	r3, r3, r1
 8001cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001d08:	4649      	mov	r1, r9
 8001d0a:	018b      	lsls	r3, r1, #6
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d12:	4641      	mov	r1, r8
 8001d14:	018a      	lsls	r2, r1, #6
 8001d16:	4641      	mov	r1, r8
 8001d18:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d1c:	4649      	mov	r1, r9
 8001d1e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	f04f 0300 	mov.w	r3, #0
 8001d2a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d2e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d36:	4692      	mov	sl, r2
 8001d38:	469b      	mov	fp, r3
 8001d3a:	4623      	mov	r3, r4
 8001d3c:	eb1a 0303 	adds.w	r3, sl, r3
 8001d40:	623b      	str	r3, [r7, #32]
 8001d42:	462b      	mov	r3, r5
 8001d44:	eb4b 0303 	adc.w	r3, fp, r3
 8001d48:	627b      	str	r3, [r7, #36]	; 0x24
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d56:	4629      	mov	r1, r5
 8001d58:	028b      	lsls	r3, r1, #10
 8001d5a:	4621      	mov	r1, r4
 8001d5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d60:	4621      	mov	r1, r4
 8001d62:	028a      	lsls	r2, r1, #10
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
 8001d68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	673b      	str	r3, [r7, #112]	; 0x70
 8001d70:	677a      	str	r2, [r7, #116]	; 0x74
 8001d72:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001d76:	f7fe fbbb 	bl	80004f0 <__aeabi_uldivmod>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4613      	mov	r3, r2
 8001d80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d84:	4b41      	ldr	r3, [pc, #260]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	0c1b      	lsrs	r3, r3, #16
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	3301      	adds	r3, #1
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001d96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001d9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001da6:	e0eb      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001da8:	4b38      	ldr	r3, [pc, #224]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001db0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001db4:	4b35      	ldr	r3, [pc, #212]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d06b      	beq.n	8001e98 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dc0:	4b32      	ldr	r3, [pc, #200]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	099b      	lsrs	r3, r3, #6
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8001dca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001dcc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dd2:	663b      	str	r3, [r7, #96]	; 0x60
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	667b      	str	r3, [r7, #100]	; 0x64
 8001dd8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001ddc:	4622      	mov	r2, r4
 8001dde:	462b      	mov	r3, r5
 8001de0:	f04f 0000 	mov.w	r0, #0
 8001de4:	f04f 0100 	mov.w	r1, #0
 8001de8:	0159      	lsls	r1, r3, #5
 8001dea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dee:	0150      	lsls	r0, r2, #5
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4621      	mov	r1, r4
 8001df6:	1a51      	subs	r1, r2, r1
 8001df8:	61b9      	str	r1, [r7, #24]
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	eb63 0301 	sbc.w	r3, r3, r1
 8001e00:	61fb      	str	r3, [r7, #28]
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e0e:	4659      	mov	r1, fp
 8001e10:	018b      	lsls	r3, r1, #6
 8001e12:	4651      	mov	r1, sl
 8001e14:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e18:	4651      	mov	r1, sl
 8001e1a:	018a      	lsls	r2, r1, #6
 8001e1c:	4651      	mov	r1, sl
 8001e1e:	ebb2 0801 	subs.w	r8, r2, r1
 8001e22:	4659      	mov	r1, fp
 8001e24:	eb63 0901 	sbc.w	r9, r3, r1
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	f04f 0300 	mov.w	r3, #0
 8001e30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e3c:	4690      	mov	r8, r2
 8001e3e:	4699      	mov	r9, r3
 8001e40:	4623      	mov	r3, r4
 8001e42:	eb18 0303 	adds.w	r3, r8, r3
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	462b      	mov	r3, r5
 8001e4a:	eb49 0303 	adc.w	r3, r9, r3
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	f04f 0200 	mov.w	r2, #0
 8001e54:	f04f 0300 	mov.w	r3, #0
 8001e58:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e5c:	4629      	mov	r1, r5
 8001e5e:	024b      	lsls	r3, r1, #9
 8001e60:	4621      	mov	r1, r4
 8001e62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e66:	4621      	mov	r1, r4
 8001e68:	024a      	lsls	r2, r1, #9
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e72:	2200      	movs	r2, #0
 8001e74:	65bb      	str	r3, [r7, #88]	; 0x58
 8001e76:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001e78:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001e7c:	f7fe fb38 	bl	80004f0 <__aeabi_uldivmod>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4613      	mov	r3, r2
 8001e86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001e8a:	e065      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x420>
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	00f42400 	.word	0x00f42400
 8001e94:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e98:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <HAL_RCC_GetSysClockFreq+0x458>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	099b      	lsrs	r3, r3, #6
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ea8:	653b      	str	r3, [r7, #80]	; 0x50
 8001eaa:	2300      	movs	r3, #0
 8001eac:	657b      	str	r3, [r7, #84]	; 0x54
 8001eae:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001eb2:	4642      	mov	r2, r8
 8001eb4:	464b      	mov	r3, r9
 8001eb6:	f04f 0000 	mov.w	r0, #0
 8001eba:	f04f 0100 	mov.w	r1, #0
 8001ebe:	0159      	lsls	r1, r3, #5
 8001ec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ec4:	0150      	lsls	r0, r2, #5
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4641      	mov	r1, r8
 8001ecc:	1a51      	subs	r1, r2, r1
 8001ece:	60b9      	str	r1, [r7, #8]
 8001ed0:	4649      	mov	r1, r9
 8001ed2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ee4:	4659      	mov	r1, fp
 8001ee6:	018b      	lsls	r3, r1, #6
 8001ee8:	4651      	mov	r1, sl
 8001eea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eee:	4651      	mov	r1, sl
 8001ef0:	018a      	lsls	r2, r1, #6
 8001ef2:	4651      	mov	r1, sl
 8001ef4:	1a54      	subs	r4, r2, r1
 8001ef6:	4659      	mov	r1, fp
 8001ef8:	eb63 0501 	sbc.w	r5, r3, r1
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f04f 0300 	mov.w	r3, #0
 8001f04:	00eb      	lsls	r3, r5, #3
 8001f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f0a:	00e2      	lsls	r2, r4, #3
 8001f0c:	4614      	mov	r4, r2
 8001f0e:	461d      	mov	r5, r3
 8001f10:	4643      	mov	r3, r8
 8001f12:	18e3      	adds	r3, r4, r3
 8001f14:	603b      	str	r3, [r7, #0]
 8001f16:	464b      	mov	r3, r9
 8001f18:	eb45 0303 	adc.w	r3, r5, r3
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	f04f 0300 	mov.w	r3, #0
 8001f26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	028b      	lsls	r3, r1, #10
 8001f2e:	4621      	mov	r1, r4
 8001f30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f34:	4621      	mov	r1, r4
 8001f36:	028a      	lsls	r2, r1, #10
 8001f38:	4610      	mov	r0, r2
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f40:	2200      	movs	r2, #0
 8001f42:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f44:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001f46:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f4a:	f7fe fad1 	bl	80004f0 <__aeabi_uldivmod>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4613      	mov	r3, r2
 8001f54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f58:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	0f1b      	lsrs	r3, r3, #28
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001f66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f76:	e003      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f78:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	37b8      	adds	r7, #184	; 0xb8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800
 8001f94:	00f42400 	.word	0x00f42400

08001f98 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e28d      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 8083 	beq.w	80020be <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fb8:	4b94      	ldr	r3, [pc, #592]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 030c 	and.w	r3, r3, #12
 8001fc0:	2b04      	cmp	r3, #4
 8001fc2:	d019      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fc4:	4b91      	ldr	r3, [pc, #580]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d106      	bne.n	8001fde <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fd0:	4b8e      	ldr	r3, [pc, #568]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fdc:	d00c      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fde:	4b8b      	ldr	r3, [pc, #556]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	d112      	bne.n	8002010 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fea:	4b88      	ldr	r3, [pc, #544]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ff2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ff6:	d10b      	bne.n	8002010 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff8:	4b84      	ldr	r3, [pc, #528]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d05b      	beq.n	80020bc <HAL_RCC_OscConfig+0x124>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d157      	bne.n	80020bc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e25a      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002018:	d106      	bne.n	8002028 <HAL_RCC_OscConfig+0x90>
 800201a:	4b7c      	ldr	r3, [pc, #496]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a7b      	ldr	r2, [pc, #492]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e01d      	b.n	8002064 <HAL_RCC_OscConfig+0xcc>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0xb4>
 8002032:	4b76      	ldr	r3, [pc, #472]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a75      	ldr	r2, [pc, #468]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4b73      	ldr	r3, [pc, #460]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a72      	ldr	r2, [pc, #456]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	e00b      	b.n	8002064 <HAL_RCC_OscConfig+0xcc>
 800204c:	4b6f      	ldr	r3, [pc, #444]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a6e      	ldr	r2, [pc, #440]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4b6c      	ldr	r3, [pc, #432]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a6b      	ldr	r2, [pc, #428]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800205e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d013      	beq.n	8002094 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206c:	f7ff f97c 	bl	8001368 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002074:	f7ff f978 	bl	8001368 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	; 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e21f      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	4b61      	ldr	r3, [pc, #388]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f0      	beq.n	8002074 <HAL_RCC_OscConfig+0xdc>
 8002092:	e014      	b.n	80020be <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7ff f968 	bl	8001368 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800209c:	f7ff f964 	bl	8001368 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	; 0x64
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e20b      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	4b57      	ldr	r3, [pc, #348]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x104>
 80020ba:	e000      	b.n	80020be <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d06f      	beq.n	80021aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020ca:	4b50      	ldr	r3, [pc, #320]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d017      	beq.n	8002106 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020d6:	4b4d      	ldr	r3, [pc, #308]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d105      	bne.n	80020ee <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020e2:	4b4a      	ldr	r3, [pc, #296]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ee:	4b47      	ldr	r3, [pc, #284]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020f6:	2b0c      	cmp	r3, #12
 80020f8:	d11c      	bne.n	8002134 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020fa:	4b44      	ldr	r3, [pc, #272]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d116      	bne.n	8002134 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002106:	4b41      	ldr	r3, [pc, #260]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_OscConfig+0x186>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d001      	beq.n	800211e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e1d3      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211e:	4b3b      	ldr	r3, [pc, #236]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	4937      	ldr	r1, [pc, #220]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	e03a      	b.n	80021aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800213c:	4b34      	ldr	r3, [pc, #208]	; (8002210 <HAL_RCC_OscConfig+0x278>)
 800213e:	2201      	movs	r2, #1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002142:	f7ff f911 	bl	8001368 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800214a:	f7ff f90d 	bl	8001368 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e1b4      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215c:	4b2b      	ldr	r3, [pc, #172]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002168:	4b28      	ldr	r3, [pc, #160]	; (800220c <HAL_RCC_OscConfig+0x274>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4925      	ldr	r1, [pc, #148]	; (800220c <HAL_RCC_OscConfig+0x274>)
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e015      	b.n	80021aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <HAL_RCC_OscConfig+0x278>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002184:	f7ff f8f0 	bl	8001368 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800218c:	f7ff f8ec 	bl	8001368 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e193      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	4b1b      	ldr	r3, [pc, #108]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d036      	beq.n	8002224 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d016      	beq.n	80021ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c4:	f7ff f8d0 	bl	8001368 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff f8cc 	bl	8001368 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e173      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021de:	4b0b      	ldr	r3, [pc, #44]	; (800220c <HAL_RCC_OscConfig+0x274>)
 80021e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x234>
 80021ea:	e01b      	b.n	8002224 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f2:	f7ff f8b9 	bl	8001368 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f8:	e00e      	b.n	8002218 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021fa:	f7ff f8b5 	bl	8001368 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d907      	bls.n	8002218 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e15c      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
 800220c:	40023800 	.word	0x40023800
 8002210:	42470000 	.word	0x42470000
 8002214:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002218:	4b8a      	ldr	r3, [pc, #552]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800221a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ea      	bne.n	80021fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 8097 	beq.w	8002360 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002232:	2300      	movs	r3, #0
 8002234:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002236:	4b83      	ldr	r3, [pc, #524]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10f      	bne.n	8002262 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	4b7f      	ldr	r3, [pc, #508]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	4a7e      	ldr	r2, [pc, #504]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800224c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002250:	6413      	str	r3, [r2, #64]	; 0x40
 8002252:	4b7c      	ldr	r3, [pc, #496]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225e:	2301      	movs	r3, #1
 8002260:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002262:	4b79      	ldr	r3, [pc, #484]	; (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d118      	bne.n	80022a0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800226e:	4b76      	ldr	r3, [pc, #472]	; (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a75      	ldr	r2, [pc, #468]	; (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227a:	f7ff f875 	bl	8001368 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002282:	f7ff f871 	bl	8001368 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e118      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002294:	4b6c      	ldr	r3, [pc, #432]	; (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d106      	bne.n	80022b6 <HAL_RCC_OscConfig+0x31e>
 80022a8:	4b66      	ldr	r3, [pc, #408]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ac:	4a65      	ldr	r2, [pc, #404]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6713      	str	r3, [r2, #112]	; 0x70
 80022b4:	e01c      	b.n	80022f0 <HAL_RCC_OscConfig+0x358>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b05      	cmp	r3, #5
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0x340>
 80022be:	4b61      	ldr	r3, [pc, #388]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c2:	4a60      	ldr	r2, [pc, #384]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022c4:	f043 0304 	orr.w	r3, r3, #4
 80022c8:	6713      	str	r3, [r2, #112]	; 0x70
 80022ca:	4b5e      	ldr	r3, [pc, #376]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ce:	4a5d      	ldr	r2, [pc, #372]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6713      	str	r3, [r2, #112]	; 0x70
 80022d6:	e00b      	b.n	80022f0 <HAL_RCC_OscConfig+0x358>
 80022d8:	4b5a      	ldr	r3, [pc, #360]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022dc:	4a59      	ldr	r2, [pc, #356]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	6713      	str	r3, [r2, #112]	; 0x70
 80022e4:	4b57      	ldr	r3, [pc, #348]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e8:	4a56      	ldr	r2, [pc, #344]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022ea:	f023 0304 	bic.w	r3, r3, #4
 80022ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d015      	beq.n	8002324 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f8:	f7ff f836 	bl	8001368 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002300:	f7ff f832 	bl	8001368 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	; 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e0d7      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002316:	4b4b      	ldr	r3, [pc, #300]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0ee      	beq.n	8002300 <HAL_RCC_OscConfig+0x368>
 8002322:	e014      	b.n	800234e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002324:	f7ff f820 	bl	8001368 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800232a:	e00a      	b.n	8002342 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800232c:	f7ff f81c 	bl	8001368 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	f241 3288 	movw	r2, #5000	; 0x1388
 800233a:	4293      	cmp	r3, r2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e0c1      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002342:	4b40      	ldr	r3, [pc, #256]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1ee      	bne.n	800232c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800234e:	7dfb      	ldrb	r3, [r7, #23]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d105      	bne.n	8002360 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002354:	4b3b      	ldr	r3, [pc, #236]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	4a3a      	ldr	r2, [pc, #232]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800235a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 80ad 	beq.w	80024c4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800236a:	4b36      	ldr	r3, [pc, #216]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b08      	cmp	r3, #8
 8002374:	d060      	beq.n	8002438 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d145      	bne.n	800240a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237e:	4b33      	ldr	r3, [pc, #204]	; (800244c <HAL_RCC_OscConfig+0x4b4>)
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7fe fff0 	bl	8001368 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800238c:	f7fe ffec 	bl	8001368 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e093      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239e:	4b29      	ldr	r3, [pc, #164]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69da      	ldr	r2, [r3, #28]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c0:	085b      	lsrs	r3, r3, #1
 80023c2:	3b01      	subs	r3, #1
 80023c4:	041b      	lsls	r3, r3, #16
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023cc:	061b      	lsls	r3, r3, #24
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d4:	071b      	lsls	r3, r3, #28
 80023d6:	491b      	ldr	r1, [pc, #108]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023dc:	4b1b      	ldr	r3, [pc, #108]	; (800244c <HAL_RCC_OscConfig+0x4b4>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e2:	f7fe ffc1 	bl	8001368 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023ea:	f7fe ffbd 	bl	8001368 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e064      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x452>
 8002408:	e05c      	b.n	80024c4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <HAL_RCC_OscConfig+0x4b4>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002410:	f7fe ffaa 	bl	8001368 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002418:	f7fe ffa6 	bl	8001368 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e04d      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242a:	4b06      	ldr	r3, [pc, #24]	; (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x480>
 8002436:	e045      	b.n	80024c4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e040      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
 8002444:	40023800 	.word	0x40023800
 8002448:	40007000 	.word	0x40007000
 800244c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002450:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <HAL_RCC_OscConfig+0x538>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d030      	beq.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002468:	429a      	cmp	r2, r3
 800246a:	d129      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002476:	429a      	cmp	r2, r3
 8002478:	d122      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002480:	4013      	ands	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002486:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002488:	4293      	cmp	r3, r2
 800248a:	d119      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002496:	085b      	lsrs	r3, r3, #1
 8002498:	3b01      	subs	r3, #1
 800249a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800249c:	429a      	cmp	r2, r3
 800249e:	d10f      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d107      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e000      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800

080024d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e041      	b.n	800256a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d106      	bne.n	8002500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7fe fcf8 	bl	8000ef0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3304      	adds	r3, #4
 8002510:	4619      	mov	r1, r3
 8002512:	4610      	mov	r0, r2
 8002514:	f000 fa96 	bl	8002a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d001      	beq.n	800258c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e04e      	b.n	800262a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 0201 	orr.w	r2, r2, #1
 80025a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a23      	ldr	r2, [pc, #140]	; (8002638 <HAL_TIM_Base_Start_IT+0xc4>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d022      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b6:	d01d      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a1f      	ldr	r2, [pc, #124]	; (800263c <HAL_TIM_Base_Start_IT+0xc8>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d018      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a1e      	ldr	r2, [pc, #120]	; (8002640 <HAL_TIM_Base_Start_IT+0xcc>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d013      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a1c      	ldr	r2, [pc, #112]	; (8002644 <HAL_TIM_Base_Start_IT+0xd0>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d00e      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a1b      	ldr	r2, [pc, #108]	; (8002648 <HAL_TIM_Base_Start_IT+0xd4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d009      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a19      	ldr	r2, [pc, #100]	; (800264c <HAL_TIM_Base_Start_IT+0xd8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d004      	beq.n	80025f4 <HAL_TIM_Base_Start_IT+0x80>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a18      	ldr	r2, [pc, #96]	; (8002650 <HAL_TIM_Base_Start_IT+0xdc>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d111      	bne.n	8002618 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2b06      	cmp	r3, #6
 8002604:	d010      	beq.n	8002628 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f042 0201 	orr.w	r2, r2, #1
 8002614:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002616:	e007      	b.n	8002628 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40010000 	.word	0x40010000
 800263c:	40000400 	.word	0x40000400
 8002640:	40000800 	.word	0x40000800
 8002644:	40000c00 	.word	0x40000c00
 8002648:	40010400 	.word	0x40010400
 800264c:	40014000 	.word	0x40014000
 8002650:	40001800 	.word	0x40001800

08002654 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b02      	cmp	r3, #2
 8002668:	d122      	bne.n	80026b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b02      	cmp	r3, #2
 8002676:	d11b      	bne.n	80026b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0202 	mvn.w	r2, #2
 8002680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f9b5 	bl	8002a06 <HAL_TIM_IC_CaptureCallback>
 800269c:	e005      	b.n	80026aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f9a7 	bl	80029f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f9b8 	bl	8002a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	f003 0304 	and.w	r3, r3, #4
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	d122      	bne.n	8002704 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b04      	cmp	r3, #4
 80026ca:	d11b      	bne.n	8002704 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f06f 0204 	mvn.w	r2, #4
 80026d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2202      	movs	r2, #2
 80026da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d003      	beq.n	80026f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f98b 	bl	8002a06 <HAL_TIM_IC_CaptureCallback>
 80026f0:	e005      	b.n	80026fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f97d 	bl	80029f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 f98e 	bl	8002a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	2b08      	cmp	r3, #8
 8002710:	d122      	bne.n	8002758 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f003 0308 	and.w	r3, r3, #8
 800271c:	2b08      	cmp	r3, #8
 800271e:	d11b      	bne.n	8002758 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f06f 0208 	mvn.w	r2, #8
 8002728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2204      	movs	r2, #4
 800272e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	69db      	ldr	r3, [r3, #28]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 f961 	bl	8002a06 <HAL_TIM_IC_CaptureCallback>
 8002744:	e005      	b.n	8002752 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f953 	bl	80029f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 f964 	bl	8002a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	2b10      	cmp	r3, #16
 8002764:	d122      	bne.n	80027ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0310 	and.w	r3, r3, #16
 8002770:	2b10      	cmp	r3, #16
 8002772:	d11b      	bne.n	80027ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f06f 0210 	mvn.w	r2, #16
 800277c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2208      	movs	r2, #8
 8002782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f937 	bl	8002a06 <HAL_TIM_IC_CaptureCallback>
 8002798:	e005      	b.n	80027a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 f929 	bl	80029f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f93a 	bl	8002a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d10e      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d107      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f06f 0201 	mvn.w	r2, #1
 80027d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f7fe fade 	bl	8000d94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027e2:	2b80      	cmp	r3, #128	; 0x80
 80027e4:	d10e      	bne.n	8002804 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f0:	2b80      	cmp	r3, #128	; 0x80
 80027f2:	d107      	bne.n	8002804 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 fae0 	bl	8002dc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280e:	2b40      	cmp	r3, #64	; 0x40
 8002810:	d10e      	bne.n	8002830 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281c:	2b40      	cmp	r3, #64	; 0x40
 800281e:	d107      	bne.n	8002830 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f8ff 	bl	8002a2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f003 0320 	and.w	r3, r3, #32
 800283a:	2b20      	cmp	r3, #32
 800283c:	d10e      	bne.n	800285c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0320 	and.w	r3, r3, #32
 8002848:	2b20      	cmp	r3, #32
 800284a:	d107      	bne.n	800285c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f06f 0220 	mvn.w	r2, #32
 8002854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 faaa 	bl	8002db0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800285c:	bf00      	nop
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002878:	2b01      	cmp	r3, #1
 800287a:	d101      	bne.n	8002880 <HAL_TIM_ConfigClockSource+0x1c>
 800287c:	2302      	movs	r3, #2
 800287e:	e0b4      	b.n	80029ea <HAL_TIM_ConfigClockSource+0x186>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2202      	movs	r2, #2
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800289e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68ba      	ldr	r2, [r7, #8]
 80028ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028b8:	d03e      	beq.n	8002938 <HAL_TIM_ConfigClockSource+0xd4>
 80028ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028be:	f200 8087 	bhi.w	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028c6:	f000 8086 	beq.w	80029d6 <HAL_TIM_ConfigClockSource+0x172>
 80028ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ce:	d87f      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028d0:	2b70      	cmp	r3, #112	; 0x70
 80028d2:	d01a      	beq.n	800290a <HAL_TIM_ConfigClockSource+0xa6>
 80028d4:	2b70      	cmp	r3, #112	; 0x70
 80028d6:	d87b      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028d8:	2b60      	cmp	r3, #96	; 0x60
 80028da:	d050      	beq.n	800297e <HAL_TIM_ConfigClockSource+0x11a>
 80028dc:	2b60      	cmp	r3, #96	; 0x60
 80028de:	d877      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028e0:	2b50      	cmp	r3, #80	; 0x50
 80028e2:	d03c      	beq.n	800295e <HAL_TIM_ConfigClockSource+0xfa>
 80028e4:	2b50      	cmp	r3, #80	; 0x50
 80028e6:	d873      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028e8:	2b40      	cmp	r3, #64	; 0x40
 80028ea:	d058      	beq.n	800299e <HAL_TIM_ConfigClockSource+0x13a>
 80028ec:	2b40      	cmp	r3, #64	; 0x40
 80028ee:	d86f      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028f0:	2b30      	cmp	r3, #48	; 0x30
 80028f2:	d064      	beq.n	80029be <HAL_TIM_ConfigClockSource+0x15a>
 80028f4:	2b30      	cmp	r3, #48	; 0x30
 80028f6:	d86b      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 80028f8:	2b20      	cmp	r3, #32
 80028fa:	d060      	beq.n	80029be <HAL_TIM_ConfigClockSource+0x15a>
 80028fc:	2b20      	cmp	r3, #32
 80028fe:	d867      	bhi.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002900:	2b00      	cmp	r3, #0
 8002902:	d05c      	beq.n	80029be <HAL_TIM_ConfigClockSource+0x15a>
 8002904:	2b10      	cmp	r3, #16
 8002906:	d05a      	beq.n	80029be <HAL_TIM_ConfigClockSource+0x15a>
 8002908:	e062      	b.n	80029d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6899      	ldr	r1, [r3, #8]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f000 f9ad 	bl	8002c78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800292c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	609a      	str	r2, [r3, #8]
      break;
 8002936:	e04f      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6818      	ldr	r0, [r3, #0]
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	6899      	ldr	r1, [r3, #8]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f000 f996 	bl	8002c78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800295a:	609a      	str	r2, [r3, #8]
      break;
 800295c:	e03c      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6818      	ldr	r0, [r3, #0]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	6859      	ldr	r1, [r3, #4]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	461a      	mov	r2, r3
 800296c:	f000 f90a 	bl	8002b84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2150      	movs	r1, #80	; 0x50
 8002976:	4618      	mov	r0, r3
 8002978:	f000 f963 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 800297c:	e02c      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6818      	ldr	r0, [r3, #0]
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	6859      	ldr	r1, [r3, #4]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	461a      	mov	r2, r3
 800298c:	f000 f929 	bl	8002be2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2160      	movs	r1, #96	; 0x60
 8002996:	4618      	mov	r0, r3
 8002998:	f000 f953 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 800299c:	e01c      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6818      	ldr	r0, [r3, #0]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	6859      	ldr	r1, [r3, #4]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	461a      	mov	r2, r3
 80029ac:	f000 f8ea 	bl	8002b84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2140      	movs	r1, #64	; 0x40
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f943 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 80029bc:	e00c      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4619      	mov	r1, r3
 80029c8:	4610      	mov	r0, r2
 80029ca:	f000 f93a 	bl	8002c42 <TIM_ITRx_SetConfig>
      break;
 80029ce:	e003      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	73fb      	strb	r3, [r7, #15]
      break;
 80029d4:	e000      	b.n	80029d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80029d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
	...

08002a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a40      	ldr	r2, [pc, #256]	; (8002b58 <TIM_Base_SetConfig+0x114>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d013      	beq.n	8002a84 <TIM_Base_SetConfig+0x40>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a62:	d00f      	beq.n	8002a84 <TIM_Base_SetConfig+0x40>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a3d      	ldr	r2, [pc, #244]	; (8002b5c <TIM_Base_SetConfig+0x118>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d00b      	beq.n	8002a84 <TIM_Base_SetConfig+0x40>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a3c      	ldr	r2, [pc, #240]	; (8002b60 <TIM_Base_SetConfig+0x11c>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d007      	beq.n	8002a84 <TIM_Base_SetConfig+0x40>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a3b      	ldr	r2, [pc, #236]	; (8002b64 <TIM_Base_SetConfig+0x120>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d003      	beq.n	8002a84 <TIM_Base_SetConfig+0x40>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a3a      	ldr	r2, [pc, #232]	; (8002b68 <TIM_Base_SetConfig+0x124>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d108      	bne.n	8002a96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a2f      	ldr	r2, [pc, #188]	; (8002b58 <TIM_Base_SetConfig+0x114>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d02b      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aa4:	d027      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a2c      	ldr	r2, [pc, #176]	; (8002b5c <TIM_Base_SetConfig+0x118>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d023      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a2b      	ldr	r2, [pc, #172]	; (8002b60 <TIM_Base_SetConfig+0x11c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d01f      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a2a      	ldr	r2, [pc, #168]	; (8002b64 <TIM_Base_SetConfig+0x120>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d01b      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a29      	ldr	r2, [pc, #164]	; (8002b68 <TIM_Base_SetConfig+0x124>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d017      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a28      	ldr	r2, [pc, #160]	; (8002b6c <TIM_Base_SetConfig+0x128>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d013      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <TIM_Base_SetConfig+0x12c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d00f      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a26      	ldr	r2, [pc, #152]	; (8002b74 <TIM_Base_SetConfig+0x130>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00b      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a25      	ldr	r2, [pc, #148]	; (8002b78 <TIM_Base_SetConfig+0x134>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d007      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a24      	ldr	r2, [pc, #144]	; (8002b7c <TIM_Base_SetConfig+0x138>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d003      	beq.n	8002af6 <TIM_Base_SetConfig+0xb2>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a23      	ldr	r2, [pc, #140]	; (8002b80 <TIM_Base_SetConfig+0x13c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d108      	bne.n	8002b08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002afc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	; (8002b58 <TIM_Base_SetConfig+0x114>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d003      	beq.n	8002b3c <TIM_Base_SetConfig+0xf8>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a0c      	ldr	r2, [pc, #48]	; (8002b68 <TIM_Base_SetConfig+0x124>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d103      	bne.n	8002b44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	691a      	ldr	r2, [r3, #16]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	615a      	str	r2, [r3, #20]
}
 8002b4a:	bf00      	nop
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40010000 	.word	0x40010000
 8002b5c:	40000400 	.word	0x40000400
 8002b60:	40000800 	.word	0x40000800
 8002b64:	40000c00 	.word	0x40000c00
 8002b68:	40010400 	.word	0x40010400
 8002b6c:	40014000 	.word	0x40014000
 8002b70:	40014400 	.word	0x40014400
 8002b74:	40014800 	.word	0x40014800
 8002b78:	40001800 	.word	0x40001800
 8002b7c:	40001c00 	.word	0x40001c00
 8002b80:	40002000 	.word	0x40002000

08002b84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	f023 0201 	bic.w	r2, r3, #1
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f023 030a 	bic.w	r3, r3, #10
 8002bc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	697a      	ldr	r2, [r7, #20]
 8002bd4:	621a      	str	r2, [r3, #32]
}
 8002bd6:	bf00      	nop
 8002bd8:	371c      	adds	r7, #28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b087      	sub	sp, #28
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	60f8      	str	r0, [r7, #12]
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	f023 0210 	bic.w	r2, r3, #16
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	031b      	lsls	r3, r3, #12
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	621a      	str	r2, [r3, #32]
}
 8002c36:	bf00      	nop
 8002c38:	371c      	adds	r7, #28
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b085      	sub	sp, #20
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
 8002c4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f043 0307 	orr.w	r3, r3, #7
 8002c64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	609a      	str	r2, [r3, #8]
}
 8002c6c:	bf00      	nop
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
 8002c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	021a      	lsls	r2, r3, #8
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	609a      	str	r2, [r3, #8]
}
 8002cac:	bf00      	nop
 8002cae:	371c      	adds	r7, #28
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e05a      	b.n	8002d86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a21      	ldr	r2, [pc, #132]	; (8002d94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d022      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d1c:	d01d      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a1d      	ldr	r2, [pc, #116]	; (8002d98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d018      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a1b      	ldr	r2, [pc, #108]	; (8002d9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d013      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1a      	ldr	r2, [pc, #104]	; (8002da0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d00e      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a18      	ldr	r2, [pc, #96]	; (8002da4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d009      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a17      	ldr	r2, [pc, #92]	; (8002da8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d004      	beq.n	8002d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a15      	ldr	r2, [pc, #84]	; (8002dac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d10c      	bne.n	8002d74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	68ba      	ldr	r2, [r7, #8]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40010000 	.word	0x40010000
 8002d98:	40000400 	.word	0x40000400
 8002d9c:	40000800 	.word	0x40000800
 8002da0:	40000c00 	.word	0x40000c00
 8002da4:	40010400 	.word	0x40010400
 8002da8:	40014000 	.word	0x40014000
 8002dac:	40001800 	.word	0x40001800

08002db0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e03f      	b.n	8002e6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d106      	bne.n	8002e04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7fe f900 	bl	8001004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2224      	movs	r2, #36	; 0x24
 8002e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f929 	bl	8003074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691a      	ldr	r2, [r3, #16]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695a      	ldr	r2, [r3, #20]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68da      	ldr	r2, [r3, #12]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2220      	movs	r2, #32
 8002e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b08a      	sub	sp, #40	; 0x28
 8002e76:	af02      	add	r7, sp, #8
 8002e78:	60f8      	str	r0, [r7, #12]
 8002e7a:	60b9      	str	r1, [r7, #8]
 8002e7c:	603b      	str	r3, [r7, #0]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b20      	cmp	r3, #32
 8002e90:	d17c      	bne.n	8002f8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d002      	beq.n	8002e9e <HAL_UART_Transmit+0x2c>
 8002e98:	88fb      	ldrh	r3, [r7, #6]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e075      	b.n	8002f8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_UART_Transmit+0x3e>
 8002eac:	2302      	movs	r3, #2
 8002eae:	e06e      	b.n	8002f8e <HAL_UART_Transmit+0x11c>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2221      	movs	r2, #33	; 0x21
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ec6:	f7fe fa4f 	bl	8001368 <HAL_GetTick>
 8002eca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	88fa      	ldrh	r2, [r7, #6]
 8002ed0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	88fa      	ldrh	r2, [r7, #6]
 8002ed6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ee0:	d108      	bne.n	8002ef4 <HAL_UART_Transmit+0x82>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d104      	bne.n	8002ef4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	61bb      	str	r3, [r7, #24]
 8002ef2:	e003      	b.n	8002efc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002f04:	e02a      	b.n	8002f5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	2180      	movs	r1, #128	; 0x80
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 f840 	bl	8002f96 <UART_WaitOnFlagUntilTimeout>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e036      	b.n	8002f8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10b      	bne.n	8002f3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	3302      	adds	r3, #2
 8002f3a:	61bb      	str	r3, [r7, #24]
 8002f3c:	e007      	b.n	8002f4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	781a      	ldrb	r2, [r3, #0]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1cf      	bne.n	8002f06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	2140      	movs	r1, #64	; 0x40
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f000 f810 	bl	8002f96 <UART_WaitOnFlagUntilTimeout>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e006      	b.n	8002f8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2220      	movs	r2, #32
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	e000      	b.n	8002f8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002f8c:	2302      	movs	r3, #2
  }
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3720      	adds	r7, #32
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b090      	sub	sp, #64	; 0x40
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	60f8      	str	r0, [r7, #12]
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	603b      	str	r3, [r7, #0]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fa6:	e050      	b.n	800304a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fae:	d04c      	beq.n	800304a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d007      	beq.n	8002fc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002fb6:	f7fe f9d7 	bl	8001368 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d241      	bcs.n	800304a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	330c      	adds	r3, #12
 8002fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd0:	e853 3f00 	ldrex	r3, [r3]
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002fdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	330c      	adds	r3, #12
 8002fe4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002fe6:	637a      	str	r2, [r7, #52]	; 0x34
 8002fe8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002fec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fee:	e841 2300 	strex	r3, r2, [r1]
 8002ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1e5      	bne.n	8002fc6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	3314      	adds	r3, #20
 8003000:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	e853 3f00 	ldrex	r3, [r3]
 8003008:	613b      	str	r3, [r7, #16]
   return(result);
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	63bb      	str	r3, [r7, #56]	; 0x38
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	3314      	adds	r3, #20
 8003018:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800301a:	623a      	str	r2, [r7, #32]
 800301c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301e:	69f9      	ldr	r1, [r7, #28]
 8003020:	6a3a      	ldr	r2, [r7, #32]
 8003022:	e841 2300 	strex	r3, r2, [r1]
 8003026:	61bb      	str	r3, [r7, #24]
   return(result);
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1e5      	bne.n	8002ffa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e00f      	b.n	800306a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	4013      	ands	r3, r2
 8003054:	68ba      	ldr	r2, [r7, #8]
 8003056:	429a      	cmp	r2, r3
 8003058:	bf0c      	ite	eq
 800305a:	2301      	moveq	r3, #1
 800305c:	2300      	movne	r3, #0
 800305e:	b2db      	uxtb	r3, r3
 8003060:	461a      	mov	r2, r3
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	429a      	cmp	r2, r3
 8003066:	d09f      	beq.n	8002fa8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3740      	adds	r7, #64	; 0x40
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
	...

08003074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003078:	b0c0      	sub	sp, #256	; 0x100
 800307a:	af00      	add	r7, sp, #0
 800307c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003090:	68d9      	ldr	r1, [r3, #12]
 8003092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	ea40 0301 	orr.w	r3, r0, r1
 800309c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800309e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	431a      	orrs	r2, r3
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	431a      	orrs	r2, r3
 80030b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80030cc:	f021 010c 	bic.w	r1, r1, #12
 80030d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030da:	430b      	orrs	r3, r1
 80030dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80030ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ee:	6999      	ldr	r1, [r3, #24]
 80030f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	ea40 0301 	orr.w	r3, r0, r1
 80030fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4b8f      	ldr	r3, [pc, #572]	; (8003340 <UART_SetConfig+0x2cc>)
 8003104:	429a      	cmp	r2, r3
 8003106:	d005      	beq.n	8003114 <UART_SetConfig+0xa0>
 8003108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4b8d      	ldr	r3, [pc, #564]	; (8003344 <UART_SetConfig+0x2d0>)
 8003110:	429a      	cmp	r2, r3
 8003112:	d104      	bne.n	800311e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003114:	f7fe fcca 	bl	8001aac <HAL_RCC_GetPCLK2Freq>
 8003118:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800311c:	e003      	b.n	8003126 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800311e:	f7fe fcb1 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8003122:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003130:	f040 810c 	bne.w	800334c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003138:	2200      	movs	r2, #0
 800313a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800313e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003142:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003146:	4622      	mov	r2, r4
 8003148:	462b      	mov	r3, r5
 800314a:	1891      	adds	r1, r2, r2
 800314c:	65b9      	str	r1, [r7, #88]	; 0x58
 800314e:	415b      	adcs	r3, r3
 8003150:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003152:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003156:	4621      	mov	r1, r4
 8003158:	eb12 0801 	adds.w	r8, r2, r1
 800315c:	4629      	mov	r1, r5
 800315e:	eb43 0901 	adc.w	r9, r3, r1
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800316e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003176:	4690      	mov	r8, r2
 8003178:	4699      	mov	r9, r3
 800317a:	4623      	mov	r3, r4
 800317c:	eb18 0303 	adds.w	r3, r8, r3
 8003180:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003184:	462b      	mov	r3, r5
 8003186:	eb49 0303 	adc.w	r3, r9, r3
 800318a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800318e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800319a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800319e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80031a2:	460b      	mov	r3, r1
 80031a4:	18db      	adds	r3, r3, r3
 80031a6:	653b      	str	r3, [r7, #80]	; 0x50
 80031a8:	4613      	mov	r3, r2
 80031aa:	eb42 0303 	adc.w	r3, r2, r3
 80031ae:	657b      	str	r3, [r7, #84]	; 0x54
 80031b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80031b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80031b8:	f7fd f99a 	bl	80004f0 <__aeabi_uldivmod>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	4b61      	ldr	r3, [pc, #388]	; (8003348 <UART_SetConfig+0x2d4>)
 80031c2:	fba3 2302 	umull	r2, r3, r3, r2
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	011c      	lsls	r4, r3, #4
 80031ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031ce:	2200      	movs	r2, #0
 80031d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80031d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80031dc:	4642      	mov	r2, r8
 80031de:	464b      	mov	r3, r9
 80031e0:	1891      	adds	r1, r2, r2
 80031e2:	64b9      	str	r1, [r7, #72]	; 0x48
 80031e4:	415b      	adcs	r3, r3
 80031e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80031ec:	4641      	mov	r1, r8
 80031ee:	eb12 0a01 	adds.w	sl, r2, r1
 80031f2:	4649      	mov	r1, r9
 80031f4:	eb43 0b01 	adc.w	fp, r3, r1
 80031f8:	f04f 0200 	mov.w	r2, #0
 80031fc:	f04f 0300 	mov.w	r3, #0
 8003200:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003204:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800320c:	4692      	mov	sl, r2
 800320e:	469b      	mov	fp, r3
 8003210:	4643      	mov	r3, r8
 8003212:	eb1a 0303 	adds.w	r3, sl, r3
 8003216:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800321a:	464b      	mov	r3, r9
 800321c:	eb4b 0303 	adc.w	r3, fp, r3
 8003220:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003230:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003234:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003238:	460b      	mov	r3, r1
 800323a:	18db      	adds	r3, r3, r3
 800323c:	643b      	str	r3, [r7, #64]	; 0x40
 800323e:	4613      	mov	r3, r2
 8003240:	eb42 0303 	adc.w	r3, r2, r3
 8003244:	647b      	str	r3, [r7, #68]	; 0x44
 8003246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800324a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800324e:	f7fd f94f 	bl	80004f0 <__aeabi_uldivmod>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	4611      	mov	r1, r2
 8003258:	4b3b      	ldr	r3, [pc, #236]	; (8003348 <UART_SetConfig+0x2d4>)
 800325a:	fba3 2301 	umull	r2, r3, r3, r1
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	2264      	movs	r2, #100	; 0x64
 8003262:	fb02 f303 	mul.w	r3, r2, r3
 8003266:	1acb      	subs	r3, r1, r3
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800326e:	4b36      	ldr	r3, [pc, #216]	; (8003348 <UART_SetConfig+0x2d4>)
 8003270:	fba3 2302 	umull	r2, r3, r3, r2
 8003274:	095b      	lsrs	r3, r3, #5
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800327c:	441c      	add	r4, r3
 800327e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003282:	2200      	movs	r2, #0
 8003284:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003288:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800328c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003290:	4642      	mov	r2, r8
 8003292:	464b      	mov	r3, r9
 8003294:	1891      	adds	r1, r2, r2
 8003296:	63b9      	str	r1, [r7, #56]	; 0x38
 8003298:	415b      	adcs	r3, r3
 800329a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800329c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80032a0:	4641      	mov	r1, r8
 80032a2:	1851      	adds	r1, r2, r1
 80032a4:	6339      	str	r1, [r7, #48]	; 0x30
 80032a6:	4649      	mov	r1, r9
 80032a8:	414b      	adcs	r3, r1
 80032aa:	637b      	str	r3, [r7, #52]	; 0x34
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80032b8:	4659      	mov	r1, fp
 80032ba:	00cb      	lsls	r3, r1, #3
 80032bc:	4651      	mov	r1, sl
 80032be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032c2:	4651      	mov	r1, sl
 80032c4:	00ca      	lsls	r2, r1, #3
 80032c6:	4610      	mov	r0, r2
 80032c8:	4619      	mov	r1, r3
 80032ca:	4603      	mov	r3, r0
 80032cc:	4642      	mov	r2, r8
 80032ce:	189b      	adds	r3, r3, r2
 80032d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80032d4:	464b      	mov	r3, r9
 80032d6:	460a      	mov	r2, r1
 80032d8:	eb42 0303 	adc.w	r3, r2, r3
 80032dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80032f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80032f4:	460b      	mov	r3, r1
 80032f6:	18db      	adds	r3, r3, r3
 80032f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80032fa:	4613      	mov	r3, r2
 80032fc:	eb42 0303 	adc.w	r3, r2, r3
 8003300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003306:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800330a:	f7fd f8f1 	bl	80004f0 <__aeabi_uldivmod>
 800330e:	4602      	mov	r2, r0
 8003310:	460b      	mov	r3, r1
 8003312:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <UART_SetConfig+0x2d4>)
 8003314:	fba3 1302 	umull	r1, r3, r3, r2
 8003318:	095b      	lsrs	r3, r3, #5
 800331a:	2164      	movs	r1, #100	; 0x64
 800331c:	fb01 f303 	mul.w	r3, r1, r3
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	3332      	adds	r3, #50	; 0x32
 8003326:	4a08      	ldr	r2, [pc, #32]	; (8003348 <UART_SetConfig+0x2d4>)
 8003328:	fba2 2303 	umull	r2, r3, r2, r3
 800332c:	095b      	lsrs	r3, r3, #5
 800332e:	f003 0207 	and.w	r2, r3, #7
 8003332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4422      	add	r2, r4
 800333a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800333c:	e105      	b.n	800354a <UART_SetConfig+0x4d6>
 800333e:	bf00      	nop
 8003340:	40011000 	.word	0x40011000
 8003344:	40011400 	.word	0x40011400
 8003348:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800334c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003350:	2200      	movs	r2, #0
 8003352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003356:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800335a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800335e:	4642      	mov	r2, r8
 8003360:	464b      	mov	r3, r9
 8003362:	1891      	adds	r1, r2, r2
 8003364:	6239      	str	r1, [r7, #32]
 8003366:	415b      	adcs	r3, r3
 8003368:	627b      	str	r3, [r7, #36]	; 0x24
 800336a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800336e:	4641      	mov	r1, r8
 8003370:	1854      	adds	r4, r2, r1
 8003372:	4649      	mov	r1, r9
 8003374:	eb43 0501 	adc.w	r5, r3, r1
 8003378:	f04f 0200 	mov.w	r2, #0
 800337c:	f04f 0300 	mov.w	r3, #0
 8003380:	00eb      	lsls	r3, r5, #3
 8003382:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003386:	00e2      	lsls	r2, r4, #3
 8003388:	4614      	mov	r4, r2
 800338a:	461d      	mov	r5, r3
 800338c:	4643      	mov	r3, r8
 800338e:	18e3      	adds	r3, r4, r3
 8003390:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003394:	464b      	mov	r3, r9
 8003396:	eb45 0303 	adc.w	r3, r5, r3
 800339a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800339e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80033aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	f04f 0300 	mov.w	r3, #0
 80033b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80033ba:	4629      	mov	r1, r5
 80033bc:	008b      	lsls	r3, r1, #2
 80033be:	4621      	mov	r1, r4
 80033c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033c4:	4621      	mov	r1, r4
 80033c6:	008a      	lsls	r2, r1, #2
 80033c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80033cc:	f7fd f890 	bl	80004f0 <__aeabi_uldivmod>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4b60      	ldr	r3, [pc, #384]	; (8003558 <UART_SetConfig+0x4e4>)
 80033d6:	fba3 2302 	umull	r2, r3, r3, r2
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	011c      	lsls	r4, r3, #4
 80033de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033e2:	2200      	movs	r2, #0
 80033e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80033ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80033f0:	4642      	mov	r2, r8
 80033f2:	464b      	mov	r3, r9
 80033f4:	1891      	adds	r1, r2, r2
 80033f6:	61b9      	str	r1, [r7, #24]
 80033f8:	415b      	adcs	r3, r3
 80033fa:	61fb      	str	r3, [r7, #28]
 80033fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003400:	4641      	mov	r1, r8
 8003402:	1851      	adds	r1, r2, r1
 8003404:	6139      	str	r1, [r7, #16]
 8003406:	4649      	mov	r1, r9
 8003408:	414b      	adcs	r3, r1
 800340a:	617b      	str	r3, [r7, #20]
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	f04f 0300 	mov.w	r3, #0
 8003414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003418:	4659      	mov	r1, fp
 800341a:	00cb      	lsls	r3, r1, #3
 800341c:	4651      	mov	r1, sl
 800341e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003422:	4651      	mov	r1, sl
 8003424:	00ca      	lsls	r2, r1, #3
 8003426:	4610      	mov	r0, r2
 8003428:	4619      	mov	r1, r3
 800342a:	4603      	mov	r3, r0
 800342c:	4642      	mov	r2, r8
 800342e:	189b      	adds	r3, r3, r2
 8003430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003434:	464b      	mov	r3, r9
 8003436:	460a      	mov	r2, r1
 8003438:	eb42 0303 	adc.w	r3, r2, r3
 800343c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	67bb      	str	r3, [r7, #120]	; 0x78
 800344a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003458:	4649      	mov	r1, r9
 800345a:	008b      	lsls	r3, r1, #2
 800345c:	4641      	mov	r1, r8
 800345e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003462:	4641      	mov	r1, r8
 8003464:	008a      	lsls	r2, r1, #2
 8003466:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800346a:	f7fd f841 	bl	80004f0 <__aeabi_uldivmod>
 800346e:	4602      	mov	r2, r0
 8003470:	460b      	mov	r3, r1
 8003472:	4b39      	ldr	r3, [pc, #228]	; (8003558 <UART_SetConfig+0x4e4>)
 8003474:	fba3 1302 	umull	r1, r3, r3, r2
 8003478:	095b      	lsrs	r3, r3, #5
 800347a:	2164      	movs	r1, #100	; 0x64
 800347c:	fb01 f303 	mul.w	r3, r1, r3
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	3332      	adds	r3, #50	; 0x32
 8003486:	4a34      	ldr	r2, [pc, #208]	; (8003558 <UART_SetConfig+0x4e4>)
 8003488:	fba2 2303 	umull	r2, r3, r2, r3
 800348c:	095b      	lsrs	r3, r3, #5
 800348e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003492:	441c      	add	r4, r3
 8003494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003498:	2200      	movs	r2, #0
 800349a:	673b      	str	r3, [r7, #112]	; 0x70
 800349c:	677a      	str	r2, [r7, #116]	; 0x74
 800349e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80034a2:	4642      	mov	r2, r8
 80034a4:	464b      	mov	r3, r9
 80034a6:	1891      	adds	r1, r2, r2
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	415b      	adcs	r3, r3
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034b2:	4641      	mov	r1, r8
 80034b4:	1851      	adds	r1, r2, r1
 80034b6:	6039      	str	r1, [r7, #0]
 80034b8:	4649      	mov	r1, r9
 80034ba:	414b      	adcs	r3, r1
 80034bc:	607b      	str	r3, [r7, #4]
 80034be:	f04f 0200 	mov.w	r2, #0
 80034c2:	f04f 0300 	mov.w	r3, #0
 80034c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034ca:	4659      	mov	r1, fp
 80034cc:	00cb      	lsls	r3, r1, #3
 80034ce:	4651      	mov	r1, sl
 80034d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034d4:	4651      	mov	r1, sl
 80034d6:	00ca      	lsls	r2, r1, #3
 80034d8:	4610      	mov	r0, r2
 80034da:	4619      	mov	r1, r3
 80034dc:	4603      	mov	r3, r0
 80034de:	4642      	mov	r2, r8
 80034e0:	189b      	adds	r3, r3, r2
 80034e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80034e4:	464b      	mov	r3, r9
 80034e6:	460a      	mov	r2, r1
 80034e8:	eb42 0303 	adc.w	r3, r2, r3
 80034ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	663b      	str	r3, [r7, #96]	; 0x60
 80034f8:	667a      	str	r2, [r7, #100]	; 0x64
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f04f 0300 	mov.w	r3, #0
 8003502:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003506:	4649      	mov	r1, r9
 8003508:	008b      	lsls	r3, r1, #2
 800350a:	4641      	mov	r1, r8
 800350c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003510:	4641      	mov	r1, r8
 8003512:	008a      	lsls	r2, r1, #2
 8003514:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003518:	f7fc ffea 	bl	80004f0 <__aeabi_uldivmod>
 800351c:	4602      	mov	r2, r0
 800351e:	460b      	mov	r3, r1
 8003520:	4b0d      	ldr	r3, [pc, #52]	; (8003558 <UART_SetConfig+0x4e4>)
 8003522:	fba3 1302 	umull	r1, r3, r3, r2
 8003526:	095b      	lsrs	r3, r3, #5
 8003528:	2164      	movs	r1, #100	; 0x64
 800352a:	fb01 f303 	mul.w	r3, r1, r3
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	3332      	adds	r3, #50	; 0x32
 8003534:	4a08      	ldr	r2, [pc, #32]	; (8003558 <UART_SetConfig+0x4e4>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	f003 020f 	and.w	r2, r3, #15
 8003540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4422      	add	r2, r4
 8003548:	609a      	str	r2, [r3, #8]
}
 800354a:	bf00      	nop
 800354c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003550:	46bd      	mov	sp, r7
 8003552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003556:	bf00      	nop
 8003558:	51eb851f 	.word	0x51eb851f

0800355c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b096      	sub	sp, #88	; 0x58
 8003560:	af02      	add	r7, sp, #8
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800356a:	2234      	movs	r2, #52	; 0x34
 800356c:	2100      	movs	r1, #0
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f001 fd98 	bl	80050a4 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	f023 0303 	bic.w	r3, r3, #3
 800357a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	f1a3 0208 	sub.w	r2, r3, #8
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2202      	movs	r2, #2
 80035a8:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	617b      	str	r3, [r7, #20]
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	4413      	add	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3b04      	subs	r3, #4
 80035ba:	617b      	str	r3, [r7, #20]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  temp_ptr;
 80035c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80035c8:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	3b04      	subs	r3, #4
 80035ce:	617b      	str	r3, [r7, #20]
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80035d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80035de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035e0:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  block_ptr;
 80035e2:	697a      	ldr	r2, [r7, #20]
 80035e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035e6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	617b      	str	r3, [r7, #20]
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3304      	adds	r3, #4
 80035f0:	617b      	str	r3, [r7, #20]
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80035f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035f8:	4a5d      	ldr	r2, [pc, #372]	; (8003770 <_tx_byte_pool_create+0x214>)
 80035fa:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	621a      	str	r2, [r3, #32]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003602:	f3ef 8310 	mrs	r3, PRIMASK
 8003606:	627b      	str	r3, [r7, #36]	; 0x24
#endif
    return(posture);
 8003608:	6a7b      	ldr	r3, [r7, #36]	; 0x24

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800360a:	623b      	str	r3, [r7, #32]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800360c:	b672      	cpsid	i
#endif
    return(int_posture);
 800360e:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8003610:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	4a57      	ldr	r2, [pc, #348]	; (8003774 <_tx_byte_pool_create+0x218>)
 8003616:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8003618:	4b57      	ldr	r3, [pc, #348]	; (8003778 <_tx_byte_pool_create+0x21c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d109      	bne.n	8003634 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8003620:	4a56      	ldr	r2, [pc, #344]	; (800377c <_tx_byte_pool_create+0x220>)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	631a      	str	r2, [r3, #48]	; 0x30
 8003632:	e011      	b.n	8003658 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8003634:	4b51      	ldr	r3, [pc, #324]	; (800377c <_tx_byte_pool_create+0x220>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	637b      	str	r3, [r7, #52]	; 0x34
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800363a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8003640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8003646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003650:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003656:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8003658:	4b47      	ldr	r3, [pc, #284]	; (8003778 <_tx_byte_pool_create+0x21c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	3301      	adds	r3, #1
 800365e:	4a46      	ldr	r2, [pc, #280]	; (8003778 <_tx_byte_pool_create+0x21c>)
 8003660:	6013      	str	r3, [r2, #0]

    /* Optional byte pool create extended processing.  */
    TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BYTE_POOL, pool_ptr, name_ptr, pool_size, 0)
 8003662:	2300      	movs	r3, #0
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	68f9      	ldr	r1, [r7, #12]
 800366c:	2008      	movs	r0, #8
 800366e:	f001 fa71 	bl	8004b54 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), pool_size, TX_POINTER_TO_ULONG_CONVERT(&block_ptr), TX_TRACE_BYTE_POOL_EVENTS)
 8003672:	4b43      	ldr	r3, [pc, #268]	; (8003780 <_tx_byte_pool_create+0x224>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367a:	2b00      	cmp	r3, #0
 800367c:	d06c      	beq.n	8003758 <_tx_byte_pool_create+0x1fc>
 800367e:	4b41      	ldr	r3, [pc, #260]	; (8003784 <_tx_byte_pool_create+0x228>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b00      	cmp	r3, #0
 8003688:	d066      	beq.n	8003758 <_tx_byte_pool_create+0x1fc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800368a:	f3ef 8305 	mrs	r3, IPSR
 800368e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8003690:	69fa      	ldr	r2, [r7, #28]
 8003692:	4b3d      	ldr	r3, [pc, #244]	; (8003788 <_tx_byte_pool_create+0x22c>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4313      	orrs	r3, r2
 8003698:	62bb      	str	r3, [r7, #40]	; 0x28
 800369a:	4b3c      	ldr	r3, [pc, #240]	; (800378c <_tx_byte_pool_create+0x230>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	64bb      	str	r3, [r7, #72]	; 0x48
 80036a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10b      	bne.n	80036be <_tx_byte_pool_create+0x162>
 80036a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b0:	041a      	lsls	r2, r3, #16
 80036b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036b4:	4313      	orrs	r3, r2
 80036b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036bc:	e00e      	b.n	80036dc <_tx_byte_pool_create+0x180>
 80036be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80036c4:	d205      	bcs.n	80036d2 <_tx_byte_pool_create+0x176>
 80036c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036ca:	f04f 33ff 	mov.w	r3, #4294967295
 80036ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80036d0:	e004      	b.n	80036dc <_tx_byte_pool_create+0x180>
 80036d2:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80036d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80036d8:	2300      	movs	r3, #0
 80036da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ea:	2215      	movs	r2, #21
 80036ec:	609a      	str	r2, [r3, #8]
 80036ee:	4b28      	ldr	r3, [pc, #160]	; (8003790 <_tx_byte_pool_create+0x234>)
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f4:	60da      	str	r2, [r3, #12]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fa:	611a      	str	r2, [r3, #16]
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003700:	615a      	str	r2, [r3, #20]
 8003702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	619a      	str	r2, [r3, #24]
 8003708:	f107 0214 	add.w	r2, r7, #20
 800370c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800370e:	61da      	str	r2, [r3, #28]
 8003710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003712:	3320      	adds	r3, #32
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003716:	4b1f      	ldr	r3, [pc, #124]	; (8003794 <_tx_byte_pool_create+0x238>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800371c:	429a      	cmp	r2, r3
 800371e:	d314      	bcc.n	800374a <_tx_byte_pool_create+0x1ee>
 8003720:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <_tx_byte_pool_create+0x23c>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003726:	4a16      	ldr	r2, [pc, #88]	; (8003780 <_tx_byte_pool_create+0x224>)
 8003728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372a:	6013      	str	r3, [r2, #0]
 800372c:	4b1b      	ldr	r3, [pc, #108]	; (800379c <_tx_byte_pool_create+0x240>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003732:	621a      	str	r2, [r3, #32]
 8003734:	4b1a      	ldr	r3, [pc, #104]	; (80037a0 <_tx_byte_pool_create+0x244>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00d      	beq.n	8003758 <_tx_byte_pool_create+0x1fc>
 800373c:	4b18      	ldr	r3, [pc, #96]	; (80037a0 <_tx_byte_pool_create+0x244>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a16      	ldr	r2, [pc, #88]	; (800379c <_tx_byte_pool_create+0x240>)
 8003742:	6812      	ldr	r2, [r2, #0]
 8003744:	4610      	mov	r0, r2
 8003746:	4798      	blx	r3
 8003748:	e006      	b.n	8003758 <_tx_byte_pool_create+0x1fc>
 800374a:	4a0d      	ldr	r2, [pc, #52]	; (8003780 <_tx_byte_pool_create+0x224>)
 800374c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374e:	6013      	str	r3, [r2, #0]
 8003750:	4b12      	ldr	r3, [pc, #72]	; (800379c <_tx_byte_pool_create+0x240>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003756:	621a      	str	r2, [r3, #32]
 8003758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	f383 8810 	msr	PRIMASK, r3
}
 8003762:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3750      	adds	r7, #80	; 0x50
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	ffffeeee 	.word	0xffffeeee
 8003774:	42595445 	.word	0x42595445
 8003778:	20000c0c 	.word	0x20000c0c
 800377c:	20000c08 	.word	0x20000c08
 8003780:	20001234 	.word	0x20001234
 8003784:	20001238 	.word	0x20001238
 8003788:	20000010 	.word	0x20000010
 800378c:	20000c18 	.word	0x20000c18
 8003790:	e0001004 	.word	0xe0001004
 8003794:	20001230 	.word	0x20001230
 8003798:	2000122c 	.word	0x2000122c
 800379c:	20001220 	.word	0x20001220
 80037a0:	2000123c 	.word	0x2000123c

080037a4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0

    /* Initialize event tracing, if enabled.  */
    TX_TRACE_INITIALIZE
 80037a8:	f001 f9ae 	bl	8004b08 <_tx_trace_initialize>

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80037ac:	f000 f9ec 	bl	8003b88 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80037b0:	f000 ff96 	bl	80046e0 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80037b4:	4b12      	ldr	r3, [pc, #72]	; (8003800 <_tx_initialize_high_level+0x5c>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
 80037ba:	4b12      	ldr	r3, [pc, #72]	; (8003804 <_tx_initialize_high_level+0x60>)
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80037c0:	4b11      	ldr	r3, [pc, #68]	; (8003808 <_tx_initialize_high_level+0x64>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	4b11      	ldr	r3, [pc, #68]	; (800380c <_tx_initialize_high_level+0x68>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80037cc:	4b10      	ldr	r3, [pc, #64]	; (8003810 <_tx_initialize_high_level+0x6c>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	4b10      	ldr	r3, [pc, #64]	; (8003814 <_tx_initialize_high_level+0x70>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80037d8:	4b0f      	ldr	r3, [pc, #60]	; (8003818 <_tx_initialize_high_level+0x74>)
 80037da:	2200      	movs	r2, #0
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	4b0f      	ldr	r3, [pc, #60]	; (800381c <_tx_initialize_high_level+0x78>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80037e4:	4b0e      	ldr	r3, [pc, #56]	; (8003820 <_tx_initialize_high_level+0x7c>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <_tx_initialize_high_level+0x80>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80037f0:	4b0d      	ldr	r3, [pc, #52]	; (8003828 <_tx_initialize_high_level+0x84>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	4b0d      	ldr	r3, [pc, #52]	; (800382c <_tx_initialize_high_level+0x88>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]
#endif
}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	20000be0 	.word	0x20000be0
 8003804:	20000be4 	.word	0x20000be4
 8003808:	20000be8 	.word	0x20000be8
 800380c:	20000bec 	.word	0x20000bec
 8003810:	20000bf0 	.word	0x20000bf0
 8003814:	20000bf4 	.word	0x20000bf4
 8003818:	20000c00 	.word	0x20000c00
 800381c:	20000c04 	.word	0x20000c04
 8003820:	20000c08 	.word	0x20000c08
 8003824:	20000c0c 	.word	0x20000c0c
 8003828:	20000bf8 	.word	0x20000bf8
 800382c:	20000bfc 	.word	0x20000bfc

08003830 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8003834:	4b10      	ldr	r3, [pc, #64]	; (8003878 <_tx_initialize_kernel_enter+0x48>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 800383c:	d00c      	beq.n	8003858 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800383e:	4b0e      	ldr	r3, [pc, #56]	; (8003878 <_tx_initialize_kernel_enter+0x48>)
 8003840:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8003844:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8003846:	f7fc fce3 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800384a:	f7ff ffab 	bl	80037a4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800384e:	4b0b      	ldr	r3, [pc, #44]	; (800387c <_tx_initialize_kernel_enter+0x4c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3301      	adds	r3, #1
 8003854:	4a09      	ldr	r2, [pc, #36]	; (800387c <_tx_initialize_kernel_enter+0x4c>)
 8003856:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003858:	4b07      	ldr	r3, [pc, #28]	; (8003878 <_tx_initialize_kernel_enter+0x48>)
 800385a:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 800385e:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8003860:	4b07      	ldr	r3, [pc, #28]	; (8003880 <_tx_initialize_kernel_enter+0x50>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7fc ffc5 	bl	80007f4 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800386a:	4b03      	ldr	r3, [pc, #12]	; (8003878 <_tx_initialize_kernel_enter+0x48>)
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8003870:	f7fc fd0e 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8003874:	bf00      	nop
 8003876:	bd80      	pop	{r7, pc}
 8003878:	20000010 	.word	0x20000010
 800387c:	20000cb0 	.word	0x20000cb0
 8003880:	20000c10 	.word	0x20000c10

08003884 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b09a      	sub	sp, #104	; 0x68
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
 8003890:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8003892:	2300      	movs	r3, #0
 8003894:	65bb      	str	r3, [r7, #88]	; 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8003896:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003898:	21ef      	movs	r1, #239	; 0xef
 800389a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800389c:	f001 fc02 	bl	80050a4 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 80038a0:	22b0      	movs	r2, #176	; 0xb0
 80038a2:	2100      	movs	r1, #0
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f001 fbfd 	bl	80050a4 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038c0:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80038c6:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80038cc:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80038d2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80038da:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80038e0:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80038ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038ec:	64fb      	str	r3, [r7, #76]	; 0x4c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80038ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038f0:	3b01      	subs	r3, #1
 80038f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80038f4:	4413      	add	r3, r2
 80038f6:	64fb      	str	r3, [r7, #76]	; 0x4c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80038fc:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 80038fe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003900:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003902:	429a      	cmp	r2, r3
 8003904:	d007      	beq.n	8003916 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8003914:	e006      	b.n	8003924 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800391a:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003920:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2203      	movs	r2, #3
 8003928:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4a86      	ldr	r2, [pc, #536]	; (8003b48 <_tx_thread_create+0x2c4>)
 800392e:	655a      	str	r2, [r3, #84]	; 0x54
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8003936:	4985      	ldr	r1, [pc, #532]	; (8003b4c <_tx_thread_create+0x2c8>)
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f7fc fd09 	bl	8000350 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800393e:	f3ef 8310 	mrs	r3, PRIMASK
 8003942:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 8003944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 8003946:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8003948:	b672      	cpsid	i
    return(int_posture);
 800394a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800394c:	64bb      	str	r3, [r7, #72]	; 0x48

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	4a7f      	ldr	r2, [pc, #508]	; (8003b50 <_tx_thread_create+0x2cc>)
 8003952:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8003954:	4b7f      	ldr	r3, [pc, #508]	; (8003b54 <_tx_thread_create+0x2d0>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d10b      	bne.n	8003974 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800395c:	4a7e      	ldr	r2, [pc, #504]	; (8003b58 <_tx_thread_create+0x2d4>)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	68fa      	ldr	r2, [r7, #12]
 8003966:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003972:	e016      	b.n	80039a2 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8003974:	4b78      	ldr	r3, [pc, #480]	; (8003b58 <_tx_thread_create+0x2d4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	647b      	str	r3, [r7, #68]	; 0x44
        previous_thread =  next_thread -> tx_thread_created_previous;
 800397a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800397c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003980:	643b      	str	r3, [r7, #64]	; 0x40

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8003982:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800398a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003996:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800399e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 80039a2:	4b6c      	ldr	r3, [pc, #432]	; (8003b54 <_tx_thread_create+0x2d0>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3301      	adds	r3, #1
 80039a8:	4a6a      	ldr	r2, [pc, #424]	; (8003b54 <_tx_thread_create+0x2d0>)
 80039aa:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, name_ptr, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size)
 80039ac:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80039ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	4613      	mov	r3, r2
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	68f9      	ldr	r1, [r7, #12]
 80039b8:	2001      	movs	r0, #1
 80039ba:	f001 f8cb 	bl	8004b54 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_CREATE, thread_ptr, priority, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size, TX_TRACE_THREAD_EVENTS)
 80039be:	4b67      	ldr	r3, [pc, #412]	; (8003b5c <_tx_thread_create+0x2d8>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d06b      	beq.n	8003aa2 <_tx_thread_create+0x21e>
 80039ca:	4b65      	ldr	r3, [pc, #404]	; (8003b60 <_tx_thread_create+0x2dc>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d065      	beq.n	8003aa2 <_tx_thread_create+0x21e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80039d6:	f3ef 8305 	mrs	r3, IPSR
 80039da:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 80039dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039de:	4b61      	ldr	r3, [pc, #388]	; (8003b64 <_tx_thread_create+0x2e0>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80039e6:	4b60      	ldr	r3, [pc, #384]	; (8003b68 <_tx_thread_create+0x2e4>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	653b      	str	r3, [r7, #80]	; 0x50
 80039ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10b      	bne.n	8003a0a <_tx_thread_create+0x186>
 80039f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f6:	657b      	str	r3, [r7, #84]	; 0x54
 80039f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fc:	041a      	lsls	r2, r3, #16
 80039fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a06:	657b      	str	r3, [r7, #84]	; 0x54
 8003a08:	e00e      	b.n	8003a28 <_tx_thread_create+0x1a4>
 8003a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a0c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003a10:	d205      	bcs.n	8003a1e <_tx_thread_create+0x19a>
 8003a12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a14:	657b      	str	r3, [r7, #84]	; 0x54
 8003a16:	f04f 33ff 	mov.w	r3, #4294967295
 8003a1a:	653b      	str	r3, [r7, #80]	; 0x50
 8003a1c:	e004      	b.n	8003a28 <_tx_thread_create+0x1a4>
 8003a1e:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8003a22:	653b      	str	r3, [r7, #80]	; 0x50
 8003a24:	2300      	movs	r3, #0
 8003a26:	657b      	str	r3, [r7, #84]	; 0x54
 8003a28:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a32:	605a      	str	r2, [r3, #4]
 8003a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a36:	2264      	movs	r2, #100	; 0x64
 8003a38:	609a      	str	r2, [r3, #8]
 8003a3a:	4b4c      	ldr	r3, [pc, #304]	; (8003b6c <_tx_thread_create+0x2e8>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a40:	60da      	str	r2, [r3, #12]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a46:	611a      	str	r2, [r3, #16]
 8003a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a4a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003a4c:	615a      	str	r2, [r3, #20]
 8003a4e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a52:	619a      	str	r2, [r3, #24]
 8003a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a56:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a58:	61da      	str	r2, [r3, #28]
 8003a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a5c:	3320      	adds	r3, #32
 8003a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a60:	4b43      	ldr	r3, [pc, #268]	; (8003b70 <_tx_thread_create+0x2ec>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d314      	bcc.n	8003a94 <_tx_thread_create+0x210>
 8003a6a:	4b42      	ldr	r3, [pc, #264]	; (8003b74 <_tx_thread_create+0x2f0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a70:	4a3a      	ldr	r2, [pc, #232]	; (8003b5c <_tx_thread_create+0x2d8>)
 8003a72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	4b40      	ldr	r3, [pc, #256]	; (8003b78 <_tx_thread_create+0x2f4>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a7c:	621a      	str	r2, [r3, #32]
 8003a7e:	4b3f      	ldr	r3, [pc, #252]	; (8003b7c <_tx_thread_create+0x2f8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00d      	beq.n	8003aa2 <_tx_thread_create+0x21e>
 8003a86:	4b3d      	ldr	r3, [pc, #244]	; (8003b7c <_tx_thread_create+0x2f8>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a3b      	ldr	r2, [pc, #236]	; (8003b78 <_tx_thread_create+0x2f4>)
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	4610      	mov	r0, r2
 8003a90:	4798      	blx	r3
 8003a92:	e006      	b.n	8003aa2 <_tx_thread_create+0x21e>
 8003a94:	4a31      	ldr	r2, [pc, #196]	; (8003b5c <_tx_thread_create+0x2d8>)
 8003a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a98:	6013      	str	r3, [r2, #0]
 8003a9a:	4b37      	ldr	r3, [pc, #220]	; (8003b78 <_tx_thread_create+0x2f4>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003aa0:	621a      	str	r2, [r3, #32]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003aa2:	4b37      	ldr	r3, [pc, #220]	; (8003b80 <_tx_thread_create+0x2fc>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	4a35      	ldr	r2, [pc, #212]	; (8003b80 <_tx_thread_create+0x2fc>)
 8003aaa:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8003aac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d129      	bne.n	8003b06 <_tx_thread_create+0x282>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003ab2:	f3ef 8305 	mrs	r3, IPSR
 8003ab6:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8003ab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8003aba:	4b2a      	ldr	r3, [pc, #168]	; (8003b64 <_tx_thread_create+0x2e0>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003ac4:	d30d      	bcc.n	8003ae2 <_tx_thread_create+0x25e>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8003ac6:	4b2f      	ldr	r3, [pc, #188]	; (8003b84 <_tx_thread_create+0x300>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8003acc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d009      	beq.n	8003ae6 <_tx_thread_create+0x262>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8003ad2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad6:	65bb      	str	r3, [r7, #88]	; 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8003ad8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003adc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ade:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ae0:	e001      	b.n	8003ae6 <_tx_thread_create+0x262>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	f383 8810 	msr	PRIMASK, r3
}
 8003af0:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 f90c 	bl	8003d10 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8003af8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d01e      	beq.n	8003b3c <_tx_thread_create+0x2b8>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8003afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003b02:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b04:	e01a      	b.n	8003b3c <_tx_thread_create+0x2b8>
 8003b06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b08:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003b12:	f3ef 8310 	mrs	r3, PRIMASK
 8003b16:	61fb      	str	r3, [r7, #28]
    return(posture);
 8003b18:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8003b1a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003b1c:	b672      	cpsid	i
    return(int_posture);
 8003b1e:	69bb      	ldr	r3, [r7, #24]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8003b20:	64bb      	str	r3, [r7, #72]	; 0x48

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8003b22:	4b17      	ldr	r3, [pc, #92]	; (8003b80 <_tx_thread_create+0x2fc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	4a15      	ldr	r2, [pc, #84]	; (8003b80 <_tx_thread_create+0x2fc>)
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b2e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003b30:	6a3b      	ldr	r3, [r7, #32]
 8003b32:	f383 8810 	msr	PRIMASK, r3
}
 8003b36:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8003b38:	f000 f8b0 	bl	8003c9c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3760      	adds	r7, #96	; 0x60
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	08004625 	.word	0x08004625
 8003b4c:	08003c05 	.word	0x08003c05
 8003b50:	54485244 	.word	0x54485244
 8003b54:	20000c24 	.word	0x20000c24
 8003b58:	20000c20 	.word	0x20000c20
 8003b5c:	20001234 	.word	0x20001234
 8003b60:	20001238 	.word	0x20001238
 8003b64:	20000010 	.word	0x20000010
 8003b68:	20000c18 	.word	0x20000c18
 8003b6c:	e0001004 	.word	0xe0001004
 8003b70:	20001230 	.word	0x20001230
 8003b74:	2000122c 	.word	0x2000122c
 8003b78:	20001220 	.word	0x20001220
 8003b7c:	2000123c 	.word	0x2000123c
 8003b80:	20000cb0 	.word	0x20000cb0
 8003b84:	20000c1c 	.word	0x20000c1c

08003b88 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8003b8c:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <_tx_thread_initialize+0x54>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8003b92:	4b13      	ldr	r3, [pc, #76]	; (8003be0 <_tx_thread_initialize+0x58>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	4b12      	ldr	r3, [pc, #72]	; (8003be4 <_tx_thread_initialize+0x5c>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8003b9e:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <_tx_thread_initialize+0x60>)
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8003ba4:	2280      	movs	r2, #128	; 0x80
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	4810      	ldr	r0, [pc, #64]	; (8003bec <_tx_thread_initialize+0x64>)
 8003baa:	f001 fa7b 	bl	80050a4 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8003bae:	4b10      	ldr	r3, [pc, #64]	; (8003bf0 <_tx_thread_initialize+0x68>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <_tx_thread_initialize+0x6c>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8003bba:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <_tx_thread_initialize+0x70>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8003bc0:	4b0e      	ldr	r3, [pc, #56]	; (8003bfc <_tx_thread_initialize+0x74>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO
                            | (((ULONG) 1) << 9)
#endif
#ifdef TX_ENABLE_EVENT_TRACE
                            | (((ULONG) 1) << 8)
 8003bc6:	4b0e      	ldr	r3, [pc, #56]	; (8003c00 <_tx_thread_initialize+0x78>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f043 2301 	orr.w	r3, r3, #16777472	; 0x1000100
 8003bce:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
    _tx_build_options =  _tx_build_options 
 8003bd2:	4a0b      	ldr	r2, [pc, #44]	; (8003c00 <_tx_thread_initialize+0x78>)
 8003bd4:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8003bd6:	bf00      	nop
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000c18 	.word	0x20000c18
 8003be0:	20000c1c 	.word	0x20000c1c
 8003be4:	20000c28 	.word	0x20000c28
 8003be8:	20000c2c 	.word	0x20000c2c
 8003bec:	20000c30 	.word	0x20000c30
 8003bf0:	20000c20 	.word	0x20000c20
 8003bf4:	20000c24 	.word	0x20000c24
 8003bf8:	20000cb0 	.word	0x20000cb0
 8003bfc:	20000cb4 	.word	0x20000cb4
 8003c00:	20000cb8 	.word	0x20000cb8

08003c04 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b088      	sub	sp, #32
 8003c08:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003c0a:	4b21      	ldr	r3, [pc, #132]	; (8003c90 <_tx_thread_shell_entry+0x8c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c14:	69fa      	ldr	r2, [r7, #28]
 8003c16:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003c18:	4610      	mov	r0, r2
 8003c1a:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8003c1c:	4b1d      	ldr	r3, [pc, #116]	; (8003c94 <_tx_thread_shell_entry+0x90>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8003c24:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <_tx_thread_shell_entry+0x90>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	69f8      	ldr	r0, [r7, #28]
 8003c2a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003c2c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c30:	607b      	str	r3, [r7, #4]
    return(posture);
 8003c32:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8003c34:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003c36:	b672      	cpsid	i
    return(int_posture);
 8003c38:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8003c3a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	2201      	movs	r2, #1
 8003c46:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003c4e:	4b12      	ldr	r3, [pc, #72]	; (8003c98 <_tx_thread_shell_entry+0x94>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	3301      	adds	r3, #1
 8003c54:	4a10      	ldr	r2, [pc, #64]	; (8003c98 <_tx_thread_shell_entry+0x94>)
 8003c56:	6013      	str	r3, [r2, #0]
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f383 8810 	msr	PRIMASK, r3
}
 8003c62:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8003c64:	f3ef 8314 	mrs	r3, CONTROL
 8003c68:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8003c6a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8003c6c:	617b      	str	r3, [r7, #20]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f023 0304 	bic.w	r3, r3, #4
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f383 8814 	msr	CONTROL, r3
}
 8003c80:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8003c82:	69f8      	ldr	r0, [r7, #28]
 8003c84:	f000 f9fe 	bl	8004084 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8003c88:	bf00      	nop
 8003c8a:	3720      	adds	r7, #32
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	20000c18 	.word	0x20000c18
 8003c94:	20000cb4 	.word	0x20000cb4
 8003c98:	20000cb0 	.word	0x20000cb0

08003c9c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b089      	sub	sp, #36	; 0x24
 8003ca0:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003ca2:	4b17      	ldr	r3, [pc, #92]	; (8003d00 <_tx_thread_system_preempt_check+0x64>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d121      	bne.n	8003cf2 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8003cae:	4b15      	ldr	r3, [pc, #84]	; (8003d04 <_tx_thread_system_preempt_check+0x68>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8003cb4:	4b14      	ldr	r3, [pc, #80]	; (8003d08 <_tx_thread_system_preempt_check+0x6c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d017      	beq.n	8003cf2 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003cc2:	4b12      	ldr	r3, [pc, #72]	; (8003d0c <_tx_thread_system_preempt_check+0x70>)
 8003cc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cc8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003cca:	f3ef 8305 	mrs	r3, IPSR
 8003cce:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8003cd0:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10c      	bne.n	8003cf0 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cda:	60fb      	str	r3, [r7, #12]
    return(posture);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8003cde:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003ce0:	b662      	cpsie	i
}
 8003ce2:	bf00      	nop
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f383 8810 	msr	PRIMASK, r3
}
 8003cee:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8003cf0:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8003cf2:	bf00      	nop
 8003cf4:	3724      	adds	r7, #36	; 0x24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	20000cb0 	.word	0x20000cb0
 8003d04:	20000c18 	.word	0x20000c18
 8003d08:	20000c1c 	.word	0x20000c1c
 8003d0c:	e000ed04 	.word	0xe000ed04

08003d10 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b09e      	sub	sp, #120	; 0x78
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
TX_THREAD       *current_thread;
ULONG           combined_flags;

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8003d18:	2300      	movs	r3, #0
 8003d1a:	677b      	str	r3, [r7, #116]	; 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003d1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d20:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8003d22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8003d24:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8003d26:	b672      	cpsid	i
    return(int_posture);
 8003d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003d2a:	66bb      	str	r3, [r7, #104]	; 0x68

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d005      	beq.n	8003d40 <_tx_thread_system_resume+0x30>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	334c      	adds	r3, #76	; 0x4c
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fdaf 	bl	800489c <_tx_timer_system_deactivate>
 8003d3e:	e002      	b.n	8003d46 <_tx_thread_system_resume+0x36>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 8003d46:	4b8b      	ldr	r3, [pc, #556]	; (8003f74 <_tx_thread_system_resume+0x264>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	667b      	str	r3, [r7, #100]	; 0x64
#endif

    /* Log the thread status change.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 8003d4c:	4b89      	ldr	r3, [pc, #548]	; (8003f74 <_tx_thread_system_resume+0x264>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	663b      	str	r3, [r7, #96]	; 0x60
 8003d52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d06f      	beq.n	8003e38 <_tx_thread_system_resume+0x128>
 8003d58:	4b87      	ldr	r3, [pc, #540]	; (8003f78 <_tx_thread_system_resume+0x268>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d069      	beq.n	8003e38 <_tx_thread_system_resume+0x128>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003d64:	f3ef 8305 	mrs	r3, IPSR
 8003d68:	63bb      	str	r3, [r7, #56]	; 0x38
    return(ipsr_value);
 8003d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d6c:	4b83      	ldr	r3, [pc, #524]	; (8003f7c <_tx_thread_system_resume+0x26c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d74:	4b82      	ldr	r3, [pc, #520]	; (8003f80 <_tx_thread_system_resume+0x270>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10b      	bne.n	8003d98 <_tx_thread_system_resume+0x88>
 8003d80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d84:	673b      	str	r3, [r7, #112]	; 0x70
 8003d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8a:	041a      	lsls	r2, r3, #16
 8003d8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d94:	673b      	str	r3, [r7, #112]	; 0x70
 8003d96:	e00e      	b.n	8003db6 <_tx_thread_system_resume+0xa6>
 8003d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d9a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003d9e:	d205      	bcs.n	8003dac <_tx_thread_system_resume+0x9c>
 8003da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003da2:	673b      	str	r3, [r7, #112]	; 0x70
 8003da4:	f04f 33ff 	mov.w	r3, #4294967295
 8003da8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003daa:	e004      	b.n	8003db6 <_tx_thread_system_resume+0xa6>
 8003dac:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8003db0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003db2:	2300      	movs	r3, #0
 8003db4:	673b      	str	r3, [r7, #112]	; 0x70
 8003db6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003db8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dbe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	609a      	str	r2, [r3, #8]
 8003dc8:	4b6e      	ldr	r3, [pc, #440]	; (8003f84 <_tx_thread_system_resume+0x274>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dce:	60da      	str	r2, [r3, #12]
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dd4:	611a      	str	r2, [r3, #16]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ddc:	615a      	str	r2, [r3, #20]
 8003dde:	f107 020c 	add.w	r2, r7, #12
 8003de2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003de4:	619a      	str	r2, [r3, #24]
 8003de6:	4b68      	ldr	r3, [pc, #416]	; (8003f88 <_tx_thread_system_resume+0x278>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dee:	61da      	str	r2, [r3, #28]
 8003df0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003df2:	3320      	adds	r3, #32
 8003df4:	663b      	str	r3, [r7, #96]	; 0x60
 8003df6:	4b65      	ldr	r3, [pc, #404]	; (8003f8c <_tx_thread_system_resume+0x27c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d314      	bcc.n	8003e2a <_tx_thread_system_resume+0x11a>
 8003e00:	4b63      	ldr	r3, [pc, #396]	; (8003f90 <_tx_thread_system_resume+0x280>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	663b      	str	r3, [r7, #96]	; 0x60
 8003e06:	4a5b      	ldr	r2, [pc, #364]	; (8003f74 <_tx_thread_system_resume+0x264>)
 8003e08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e0a:	6013      	str	r3, [r2, #0]
 8003e0c:	4b61      	ldr	r3, [pc, #388]	; (8003f94 <_tx_thread_system_resume+0x284>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e12:	621a      	str	r2, [r3, #32]
 8003e14:	4b60      	ldr	r3, [pc, #384]	; (8003f98 <_tx_thread_system_resume+0x288>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00d      	beq.n	8003e38 <_tx_thread_system_resume+0x128>
 8003e1c:	4b5e      	ldr	r3, [pc, #376]	; (8003f98 <_tx_thread_system_resume+0x288>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a5c      	ldr	r2, [pc, #368]	; (8003f94 <_tx_thread_system_resume+0x284>)
 8003e22:	6812      	ldr	r2, [r2, #0]
 8003e24:	4610      	mov	r0, r2
 8003e26:	4798      	blx	r3
 8003e28:	e006      	b.n	8003e38 <_tx_thread_system_resume+0x128>
 8003e2a:	4a52      	ldr	r2, [pc, #328]	; (8003f74 <_tx_thread_system_resume+0x264>)
 8003e2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e2e:	6013      	str	r3, [r2, #0]
 8003e30:	4b58      	ldr	r3, [pc, #352]	; (8003f94 <_tx_thread_system_resume+0x284>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003e36:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time we have
       computed the next thread to execute.  */
    if (entry_ptr != TX_NULL)
 8003e38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <_tx_thread_system_resume+0x134>
    {

        /* Save time stamp.  */
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8003e3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	677b      	str	r3, [r7, #116]	; 0x74
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8003e44:	4b55      	ldr	r3, [pc, #340]	; (8003f9c <_tx_thread_system_resume+0x28c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	4a54      	ldr	r2, [pc, #336]	; (8003f9c <_tx_thread_system_resume+0x28c>)
 8003e4c:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f040 80b3 	bne.w	8003fbe <_tx_thread_system_resume+0x2ae>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 80c7 	beq.w	8003ff0 <_tx_thread_system_resume+0x2e0>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f040 80a2 	bne.w	8003fb0 <_tx_thread_system_resume+0x2a0>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e76:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8003e78:	4a49      	ldr	r2, [pc, #292]	; (8003fa0 <_tx_thread_system_resume+0x290>)
 8003e7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e80:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 8003e82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d164      	bne.n	8003f52 <_tx_thread_system_resume+0x242>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8003e88:	4945      	ldr	r1, [pc, #276]	; (8003fa0 <_tx_thread_system_resume+0x290>)
 8003e8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	625a      	str	r2, [r3, #36]	; 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	64fb      	str	r3, [r7, #76]	; 0x4c
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8003ea8:	4b3e      	ldr	r3, [pc, #248]	; (8003fa4 <_tx_thread_system_resume+0x294>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	4a3c      	ldr	r2, [pc, #240]	; (8003fa4 <_tx_thread_system_resume+0x294>)
 8003eb2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8003eb4:	4b3c      	ldr	r3, [pc, #240]	; (8003fa8 <_tx_thread_system_resume+0x298>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	f080 8098 	bcs.w	8003ff0 <_tx_thread_system_resume+0x2e0>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8003ec0:	4a39      	ldr	r2, [pc, #228]	; (8003fa8 <_tx_thread_system_resume+0x298>)
 8003ec2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ec4:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8003ec6:	4b30      	ldr	r3, [pc, #192]	; (8003f88 <_tx_thread_system_resume+0x278>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	60fb      	str	r3, [r7, #12]

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d103      	bne.n	8003eda <_tx_thread_system_resume+0x1ca>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8003ed2:	4a2d      	ldr	r2, [pc, #180]	; (8003f88 <_tx_thread_system_resume+0x278>)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6013      	str	r3, [r2, #0]
 8003ed8:	e08a      	b.n	8003ff0 <_tx_thread_system_resume+0x2e0>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ede:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	f080 8085 	bcs.w	8003ff0 <_tx_thread_system_resume+0x2e0>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8003ee6:	4a28      	ldr	r2, [pc, #160]	; (8003f88 <_tx_thread_system_resume+0x278>)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                                /* Check that the event time stamp is unchanged.  A different
                                   timestamp means that a later event wrote over the thread
                                   resume event. In that case, do nothing here.  */
                                if (entry_ptr != TX_NULL)
 8003eec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d009      	beq.n	8003f06 <_tx_thread_system_resume+0x1f6>
                                {

                                    /* Is the timestamp the same?  */
                                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8003ef2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d104      	bne.n	8003f06 <_tx_thread_system_resume+0x1f6>
                                    {

                                        /* Timestamp is the same, set the "next thread pointer" to NULL. This can
                                           be used by the trace analysis tool to show idle system conditions.  */
                                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8003efc:	4b22      	ldr	r3, [pc, #136]	; (8003f88 <_tx_thread_system_resume+0x278>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	461a      	mov	r2, r3
 8003f02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f04:	61da      	str	r2, [r3, #28]
 8003f06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f08:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f0c:	f383 8810 	msr	PRIMASK, r3
}
 8003f10:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003f12:	4b22      	ldr	r3, [pc, #136]	; (8003f9c <_tx_thread_system_resume+0x28c>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	64bb      	str	r3, [r7, #72]	; 0x48
                                if (combined_flags == ((ULONG) 0))
 8003f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f040 80a1 	bne.w	8004062 <_tx_thread_system_resume+0x352>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003f20:	4b22      	ldr	r3, [pc, #136]	; (8003fac <_tx_thread_system_resume+0x29c>)
 8003f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f26:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003f28:	f3ef 8305 	mrs	r3, IPSR
 8003f2c:	633b      	str	r3, [r7, #48]	; 0x30
    return(ipsr_value);
 8003f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    if (__get_ipsr_value() == 0)
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f040 8098 	bne.w	8004066 <_tx_thread_system_resume+0x356>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003f36:	f3ef 8310 	mrs	r3, PRIMASK
 8003f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8003f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
        interrupt_save = __get_interrupt_posture();
 8003f3e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003f40:	b662      	cpsie	i
}
 8003f42:	bf00      	nop
 8003f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f46:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4a:	f383 8810 	msr	PRIMASK, r3
}
 8003f4e:	bf00      	nop
}
 8003f50:	e089      	b.n	8004066 <_tx_thread_system_resume+0x356>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8003f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8003f58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8003f5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003f68:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f6e:	621a      	str	r2, [r3, #32]
 8003f70:	e03e      	b.n	8003ff0 <_tx_thread_system_resume+0x2e0>
 8003f72:	bf00      	nop
 8003f74:	20001234 	.word	0x20001234
 8003f78:	20001238 	.word	0x20001238
 8003f7c:	20000010 	.word	0x20000010
 8003f80:	20000c18 	.word	0x20000c18
 8003f84:	e0001004 	.word	0xe0001004
 8003f88:	20000c1c 	.word	0x20000c1c
 8003f8c:	20001230 	.word	0x20001230
 8003f90:	2000122c 	.word	0x2000122c
 8003f94:	20001220 	.word	0x20001220
 8003f98:	2000123c 	.word	0x2000123c
 8003f9c:	20000cb0 	.word	0x20000cb0
 8003fa0:	20000c30 	.word	0x20000c30
 8003fa4:	20000c28 	.word	0x20000c28
 8003fa8:	20000c2c 	.word	0x20000c2c
 8003fac:	e000ed04 	.word	0xe000ed04
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2203      	movs	r2, #3
 8003fba:	631a      	str	r2, [r3, #48]	; 0x30
 8003fbc:	e018      	b.n	8003ff0 <_tx_thread_system_resume+0x2e0>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d014      	beq.n	8003ff0 <_tx_thread_system_resume+0x2e0>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d010      	beq.n	8003ff0 <_tx_thread_system_resume+0x2e0>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d106      	bne.n	8003fe4 <_tx_thread_system_resume+0x2d4>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	631a      	str	r2, [r3, #48]	; 0x30
 8003fe2:	e005      	b.n	8003ff0 <_tx_thread_system_resume+0x2e0>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2203      	movs	r2, #3
 8003fee:	631a      	str	r2, [r3, #48]	; 0x30
#ifdef TX_ENABLE_EVENT_TRACE

    /* Check that the event time stamp is unchanged.  A different
       timestamp means that a later event wrote over the thread
       resume event. In that case, do nothing here.  */
    if (entry_ptr != TX_NULL)
 8003ff0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d009      	beq.n	800400a <_tx_thread_system_resume+0x2fa>
    {

        /* Is the timestamp the same?  */
        if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8003ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d104      	bne.n	800400a <_tx_thread_system_resume+0x2fa>
            /* Timestamp is the same, set the "next thread pointer" to NULL. This can
               be used by the trace analysis tool to show idle system conditions.  */
#ifdef TX_MISRA_ENABLE
            entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
            entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8004000:	4b1c      	ldr	r3, [pc, #112]	; (8004074 <_tx_thread_system_resume+0x364>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	461a      	mov	r2, r3
 8004006:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004008:	61da      	str	r2, [r3, #28]
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800400a:	4b1b      	ldr	r3, [pc, #108]	; (8004078 <_tx_thread_system_resume+0x368>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	647b      	str	r3, [r7, #68]	; 0x44
 8004010:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004012:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	f383 8810 	msr	PRIMASK, r3
}
 800401a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800401c:	4b15      	ldr	r3, [pc, #84]	; (8004074 <_tx_thread_system_resume+0x364>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004022:	429a      	cmp	r2, r3
 8004024:	d022      	beq.n	800406c <_tx_thread_system_resume+0x35c>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <_tx_thread_system_resume+0x36c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	64bb      	str	r3, [r7, #72]	; 0x48
        if (combined_flags == ((ULONG) 0))
 800402c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800402e:	2b00      	cmp	r3, #0
 8004030:	d11c      	bne.n	800406c <_tx_thread_system_resume+0x35c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004032:	4b13      	ldr	r3, [pc, #76]	; (8004080 <_tx_thread_system_resume+0x370>)
 8004034:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004038:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800403a:	f3ef 8305 	mrs	r3, IPSR
 800403e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8004040:	69fb      	ldr	r3, [r7, #28]
    if (__get_ipsr_value() == 0)
 8004042:	2b00      	cmp	r3, #0
 8004044:	d111      	bne.n	800406a <_tx_thread_system_resume+0x35a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004046:	f3ef 8310 	mrs	r3, PRIMASK
 800404a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800404c:	69bb      	ldr	r3, [r7, #24]
        interrupt_save = __get_interrupt_posture();
 800404e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004050:	b662      	cpsie	i
}
 8004052:	bf00      	nop
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	f383 8810 	msr	PRIMASK, r3
}
 800405e:	bf00      	nop
}
 8004060:	e003      	b.n	800406a <_tx_thread_system_resume+0x35a>
                                return;
 8004062:	bf00      	nop
 8004064:	e002      	b.n	800406c <_tx_thread_system_resume+0x35c>
 8004066:	bf00      	nop
 8004068:	e000      	b.n	800406c <_tx_thread_system_resume+0x35c>
 800406a:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800406c:	3778      	adds	r7, #120	; 0x78
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	20000c1c 	.word	0x20000c1c
 8004078:	20000c18 	.word	0x20000c18
 800407c:	20000cb0 	.word	0x20000cb0
 8004080:	e000ed04 	.word	0xe000ed04

08004084 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b0a4      	sub	sp, #144	; 0x90
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
ULONG           timeout;
#endif

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 800408c:	2300      	movs	r3, #0
 800408e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8004092:	4b98      	ldr	r3, [pc, #608]	; (80042f4 <_tx_thread_system_suspend+0x270>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800409a:	f3ef 8310 	mrs	r3, PRIMASK
 800409e:	653b      	str	r3, [r7, #80]	; 0x50
    return(posture);
 80040a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    int_posture = __get_interrupt_posture();
 80040a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("CPSID i" : : : "memory");
 80040a4:	b672      	cpsid	i
    return(int_posture);
 80040a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80040a8:	67fb      	str	r3, [r7, #124]	; 0x7c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d112      	bne.n	80040da <_tx_thread_system_suspend+0x56>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b8:	67bb      	str	r3, [r7, #120]	; 0x78

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80040ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <_tx_thread_system_suspend+0x4e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80040c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c6:	d004      	beq.n	80040d2 <_tx_thread_system_suspend+0x4e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	334c      	adds	r3, #76	; 0x4c
 80040cc:	4618      	mov	r0, r3
 80040ce:	f000 fb83 	bl	80047d8 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	4a88      	ldr	r2, [pc, #544]	; (80042f8 <_tx_thread_system_suspend+0x274>)
 80040d8:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80040da:	4b88      	ldr	r3, [pc, #544]	; (80042fc <_tx_thread_system_suspend+0x278>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	3b01      	subs	r3, #1
 80040e0:	4a86      	ldr	r2, [pc, #536]	; (80042fc <_tx_thread_system_suspend+0x278>)
 80040e2:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	f040 817d 	bne.w	80043e8 <_tx_thread_system_suspend+0x364>
        TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state)

#ifdef TX_ENABLE_EVENT_TRACE

        /* If trace is enabled, save the current event pointer.  */
        entry_ptr =  _tx_trace_buffer_current_ptr;
 80040ee:	4b84      	ldr	r3, [pc, #528]	; (8004300 <_tx_thread_system_suspend+0x27c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	677b      	str	r3, [r7, #116]	; 0x74
#endif

        /* Log the thread status change.  */
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 80040f4:	4b82      	ldr	r3, [pc, #520]	; (8004300 <_tx_thread_system_suspend+0x27c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	673b      	str	r3, [r7, #112]	; 0x70
 80040fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d07c      	beq.n	80041fa <_tx_thread_system_suspend+0x176>
 8004100:	4b80      	ldr	r3, [pc, #512]	; (8004304 <_tx_thread_system_suspend+0x280>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d076      	beq.n	80041fa <_tx_thread_system_suspend+0x176>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800410c:	f3ef 8305 	mrs	r3, IPSR
 8004110:	64bb      	str	r3, [r7, #72]	; 0x48
    return(ipsr_value);
 8004112:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004114:	4b7c      	ldr	r3, [pc, #496]	; (8004308 <_tx_thread_system_suspend+0x284>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4313      	orrs	r3, r2
 800411a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800411c:	4b75      	ldr	r3, [pc, #468]	; (80042f4 <_tx_thread_system_suspend+0x270>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004124:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004126:	2b00      	cmp	r3, #0
 8004128:	d110      	bne.n	800414c <_tx_thread_system_suspend+0xc8>
 800412a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004134:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800413a:	041a      	lsls	r2, r3, #16
 800413c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004140:	4313      	orrs	r3, r2
 8004142:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004146:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800414a:	e013      	b.n	8004174 <_tx_thread_system_suspend+0xf0>
 800414c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800414e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004152:	d208      	bcs.n	8004166 <_tx_thread_system_suspend+0xe2>
 8004154:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004158:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800415c:	f04f 33ff 	mov.w	r3, #4294967295
 8004160:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004164:	e006      	b.n	8004174 <_tx_thread_system_suspend+0xf0>
 8004166:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 800416a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800416e:	2300      	movs	r3, #0
 8004170:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004174:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004178:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800417e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004182:	605a      	str	r2, [r3, #4]
 8004184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004186:	2202      	movs	r2, #2
 8004188:	609a      	str	r2, [r3, #8]
 800418a:	4b60      	ldr	r3, [pc, #384]	; (800430c <_tx_thread_system_suspend+0x288>)
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004190:	60da      	str	r2, [r3, #12]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004196:	611a      	str	r2, [r3, #16]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800419c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800419e:	615a      	str	r2, [r3, #20]
 80041a0:	f107 0208 	add.w	r2, r7, #8
 80041a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041a6:	619a      	str	r2, [r3, #24]
 80041a8:	4b59      	ldr	r3, [pc, #356]	; (8004310 <_tx_thread_system_suspend+0x28c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041b0:	61da      	str	r2, [r3, #28]
 80041b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041b4:	3320      	adds	r3, #32
 80041b6:	673b      	str	r3, [r7, #112]	; 0x70
 80041b8:	4b56      	ldr	r3, [pc, #344]	; (8004314 <_tx_thread_system_suspend+0x290>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80041be:	429a      	cmp	r2, r3
 80041c0:	d314      	bcc.n	80041ec <_tx_thread_system_suspend+0x168>
 80041c2:	4b55      	ldr	r3, [pc, #340]	; (8004318 <_tx_thread_system_suspend+0x294>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	673b      	str	r3, [r7, #112]	; 0x70
 80041c8:	4a4d      	ldr	r2, [pc, #308]	; (8004300 <_tx_thread_system_suspend+0x27c>)
 80041ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	4b53      	ldr	r3, [pc, #332]	; (800431c <_tx_thread_system_suspend+0x298>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80041d4:	621a      	str	r2, [r3, #32]
 80041d6:	4b52      	ldr	r3, [pc, #328]	; (8004320 <_tx_thread_system_suspend+0x29c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00d      	beq.n	80041fa <_tx_thread_system_suspend+0x176>
 80041de:	4b50      	ldr	r3, [pc, #320]	; (8004320 <_tx_thread_system_suspend+0x29c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a4e      	ldr	r2, [pc, #312]	; (800431c <_tx_thread_system_suspend+0x298>)
 80041e4:	6812      	ldr	r2, [r2, #0]
 80041e6:	4610      	mov	r0, r2
 80041e8:	4798      	blx	r3
 80041ea:	e006      	b.n	80041fa <_tx_thread_system_suspend+0x176>
 80041ec:	4a44      	ldr	r2, [pc, #272]	; (8004300 <_tx_thread_system_suspend+0x27c>)
 80041ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	4b4a      	ldr	r3, [pc, #296]	; (800431c <_tx_thread_system_suspend+0x298>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80041f8:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

        /* Save the time stamp for later comparison to verify that
           the event hasn't been overwritten by the time we have
           computed the next thread to execute.  */
        if (entry_ptr != TX_NULL)
 80041fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <_tx_thread_system_suspend+0x184>
        {

            /* Save time stamp.  */
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8004200:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004212:	60bb      	str	r3, [r7, #8]

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800421a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	429a      	cmp	r2, r3
 8004220:	d016      	beq.n	8004250 <_tx_thread_system_suspend+0x1cc>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004226:	657b      	str	r3, [r7, #84]	; 0x54

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8004228:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800422a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800422c:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800422e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004230:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004232:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4a3b      	ldr	r2, [pc, #236]	; (8004324 <_tx_thread_system_suspend+0x2a0>)
 8004238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	429a      	cmp	r2, r3
 8004240:	f040 8085 	bne.w	800434e <_tx_thread_system_suspend+0x2ca>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	4937      	ldr	r1, [pc, #220]	; (8004324 <_tx_thread_system_suspend+0x2a0>)
 8004248:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800424a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800424e:	e07e      	b.n	800434e <_tx_thread_system_suspend+0x2ca>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4a34      	ldr	r2, [pc, #208]	; (8004324 <_tx_thread_system_suspend+0x2a0>)
 8004254:	2100      	movs	r1, #0
 8004256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2201      	movs	r2, #1
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	667b      	str	r3, [r7, #100]	; 0x64
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8004264:	4b30      	ldr	r3, [pc, #192]	; (8004328 <_tx_thread_system_suspend+0x2a4>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800426a:	43db      	mvns	r3, r3
 800426c:	4013      	ands	r3, r2
 800426e:	4a2e      	ldr	r2, [pc, #184]	; (8004328 <_tx_thread_system_suspend+0x2a4>)
 8004270:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8004272:	2300      	movs	r3, #0
 8004274:	663b      	str	r3, [r7, #96]	; 0x60
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8004276:	4b2c      	ldr	r3, [pc, #176]	; (8004328 <_tx_thread_system_suspend+0x2a4>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800427c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800427e:	2b00      	cmp	r3, #0
 8004280:	d158      	bne.n	8004334 <_tx_thread_system_suspend+0x2b0>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8004282:	4b2a      	ldr	r3, [pc, #168]	; (800432c <_tx_thread_system_suspend+0x2a8>)
 8004284:	2220      	movs	r2, #32
 8004286:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8004288:	4b21      	ldr	r3, [pc, #132]	; (8004310 <_tx_thread_system_suspend+0x28c>)
 800428a:	2200      	movs	r2, #0
 800428c:	601a      	str	r2, [r3, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the thread
                   suspend event. In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 800428e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <_tx_thread_system_suspend+0x222>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8004294:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800429c:	429a      	cmp	r2, r3
 800429e:	d102      	bne.n	80042a6 <_tx_thread_system_suspend+0x222>
                    {

                        /* Timestamp is the same, set the "next thread pointer" to the new value of the
                           next thread to execute. This can be used by the trace analysis tool to keep
                           track of next thread execution.  */
                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  0;
 80042a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042a2:	2200      	movs	r2, #0
 80042a4:	61da      	str	r2, [r3, #28]
 80042a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80042a8:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80042aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042ac:	f383 8810 	msr	PRIMASK, r3
}
 80042b0:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80042b2:	4b12      	ldr	r3, [pc, #72]	; (80042fc <_tx_thread_system_suspend+0x278>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	65bb      	str	r3, [r7, #88]	; 0x58
                if (combined_flags == ((ULONG) 0))
 80042b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 80bf 	bne.w	800443e <_tx_thread_system_suspend+0x3ba>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80042c0:	4b1b      	ldr	r3, [pc, #108]	; (8004330 <_tx_thread_system_suspend+0x2ac>)
 80042c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042c6:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80042c8:	f3ef 8305 	mrs	r3, IPSR
 80042cc:	643b      	str	r3, [r7, #64]	; 0x40
    return(ipsr_value);
 80042ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    if (__get_ipsr_value() == 0)
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10c      	bne.n	80042ee <_tx_thread_system_suspend+0x26a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80042d4:	f3ef 8310 	mrs	r3, PRIMASK
 80042d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(posture);
 80042da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        interrupt_save = __get_interrupt_posture();
 80042dc:	63bb      	str	r3, [r7, #56]	; 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 80042de:	b662      	cpsie	i
}
 80042e0:	bf00      	nop
 80042e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e4:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80042e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e8:	f383 8810 	msr	PRIMASK, r3
}
 80042ec:	bf00      	nop
}
 80042ee:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80042f0:	e0a5      	b.n	800443e <_tx_thread_system_suspend+0x3ba>
 80042f2:	bf00      	nop
 80042f4:	20000c18 	.word	0x20000c18
 80042f8:	2000121c 	.word	0x2000121c
 80042fc:	20000cb0 	.word	0x20000cb0
 8004300:	20001234 	.word	0x20001234
 8004304:	20001238 	.word	0x20001238
 8004308:	20000010 	.word	0x20000010
 800430c:	e0001004 	.word	0xe0001004
 8004310:	20000c1c 	.word	0x20000c1c
 8004314:	20001230 	.word	0x20001230
 8004318:	2000122c 	.word	0x2000122c
 800431c:	20001220 	.word	0x20001220
 8004320:	2000123c 	.word	0x2000123c
 8004324:	20000c30 	.word	0x20000c30
 8004328:	20000c28 	.word	0x20000c28
 800432c:	20000c2c 	.word	0x20000c2c
 8004330:	e000ed04 	.word	0xe000ed04
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8004334:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004336:	fa93 f3a3 	rbit	r3, r3
 800433a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800433c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800433e:	fab3 f383 	clz	r3, r3
 8004342:	667b      	str	r3, [r7, #100]	; 0x64

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8004344:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004346:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004348:	4413      	add	r3, r2
 800434a:	4a41      	ldr	r2, [pc, #260]	; (8004450 <_tx_thread_system_suspend+0x3cc>)
 800434c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800434e:	4b41      	ldr	r3, [pc, #260]	; (8004454 <_tx_thread_system_suspend+0x3d0>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	429a      	cmp	r2, r3
 8004356:	d139      	bne.n	80043cc <_tx_thread_system_suspend+0x348>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004358:	4b3d      	ldr	r3, [pc, #244]	; (8004450 <_tx_thread_system_suspend+0x3cc>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a3e      	ldr	r2, [pc, #248]	; (8004458 <_tx_thread_system_suspend+0x3d4>)
 800435e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004362:	4a3c      	ldr	r2, [pc, #240]	; (8004454 <_tx_thread_system_suspend+0x3d0>)
 8004364:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

            /* Check that the event time stamp is unchanged.  A different
               timestamp means that a later event wrote over the thread
               suspend event. In that case, do nothing here.  */
            if (entry_ptr != TX_NULL)
 8004366:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00a      	beq.n	8004382 <_tx_thread_system_suspend+0x2fe>
            {

                /* Is the timestamp the same?  */
                if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 800436c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004374:	429a      	cmp	r2, r3
 8004376:	d104      	bne.n	8004382 <_tx_thread_system_suspend+0x2fe>
                {

                    /* Timestamp is the same, set the "next thread pointer" to the new value of the
                       next thread to execute. This can be used by the trace analysis tool to keep
                       track of next thread execution.  */
                    entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8004378:	4b36      	ldr	r3, [pc, #216]	; (8004454 <_tx_thread_system_suspend+0x3d0>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	461a      	mov	r2, r3
 800437e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004380:	61da      	str	r2, [r3, #28]
 8004382:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004384:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004388:	f383 8810 	msr	PRIMASK, r3
}
 800438c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800438e:	4b33      	ldr	r3, [pc, #204]	; (800445c <_tx_thread_system_suspend+0x3d8>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	65bb      	str	r3, [r7, #88]	; 0x58
            if (combined_flags == ((ULONG) 0))
 8004394:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004396:	2b00      	cmp	r3, #0
 8004398:	d153      	bne.n	8004442 <_tx_thread_system_suspend+0x3be>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800439a:	4b31      	ldr	r3, [pc, #196]	; (8004460 <_tx_thread_system_suspend+0x3dc>)
 800439c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043a0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80043a2:	f3ef 8305 	mrs	r3, IPSR
 80043a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 80043a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (__get_ipsr_value() == 0)
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10c      	bne.n	80043c8 <_tx_thread_system_suspend+0x344>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80043ae:	f3ef 8310 	mrs	r3, PRIMASK
 80043b2:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80043b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 80043b6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80043b8:	b662      	cpsie	i
}
 80043ba:	bf00      	nop
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	f383 8810 	msr	PRIMASK, r3
}
 80043c6:	bf00      	nop
}
 80043c8:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80043ca:	e03a      	b.n	8004442 <_tx_thread_system_suspend+0x3be>
#ifdef TX_ENABLE_EVENT_TRACE

         /* Check that the event time stamp is unchanged.  A different
            timestamp means that a later event wrote over the thread
            suspend event. In that case, do nothing here.  */
         if (entry_ptr != TX_NULL)
 80043cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00a      	beq.n	80043e8 <_tx_thread_system_suspend+0x364>
         {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80043d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80043da:	429a      	cmp	r2, r3
 80043dc:	d104      	bne.n	80043e8 <_tx_thread_system_suspend+0x364>
                   next thread to execute. This can be used by the trace analysis tool to keep
                   track of next thread execution.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 80043de:	4b1d      	ldr	r3, [pc, #116]	; (8004454 <_tx_thread_system_suspend+0x3d0>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	461a      	mov	r2, r3
 80043e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043e6:	61da      	str	r2, [r3, #28]
 80043e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80043ea:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f383 8810 	msr	PRIMASK, r3
}
 80043f2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80043f4:	4b17      	ldr	r3, [pc, #92]	; (8004454 <_tx_thread_system_suspend+0x3d0>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d022      	beq.n	8004446 <_tx_thread_system_suspend+0x3c2>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004400:	4b16      	ldr	r3, [pc, #88]	; (800445c <_tx_thread_system_suspend+0x3d8>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	65bb      	str	r3, [r7, #88]	; 0x58
        if (combined_flags == ((ULONG) 0))
 8004406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004408:	2b00      	cmp	r3, #0
 800440a:	d11c      	bne.n	8004446 <_tx_thread_system_suspend+0x3c2>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800440c:	4b14      	ldr	r3, [pc, #80]	; (8004460 <_tx_thread_system_suspend+0x3dc>)
 800440e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004412:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004414:	f3ef 8305 	mrs	r3, IPSR
 8004418:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800441a:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10c      	bne.n	800443a <_tx_thread_system_suspend+0x3b6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004420:	f3ef 8310 	mrs	r3, PRIMASK
 8004424:	617b      	str	r3, [r7, #20]
    return(posture);
 8004426:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8004428:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800442a:	b662      	cpsie	i
}
 800442c:	bf00      	nop
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f383 8810 	msr	PRIMASK, r3
}
 8004438:	bf00      	nop
}
 800443a:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800443c:	e003      	b.n	8004446 <_tx_thread_system_suspend+0x3c2>
                return;
 800443e:	bf00      	nop
 8004440:	e002      	b.n	8004448 <_tx_thread_system_suspend+0x3c4>
            return;
 8004442:	bf00      	nop
 8004444:	e000      	b.n	8004448 <_tx_thread_system_suspend+0x3c4>
    return;
 8004446:	bf00      	nop
}
 8004448:	3790      	adds	r7, #144	; 0x90
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000c2c 	.word	0x20000c2c
 8004454:	20000c1c 	.word	0x20000c1c
 8004458:	20000c30 	.word	0x20000c30
 800445c:	20000cb0 	.word	0x20000cb0
 8004460:	e000ed04 	.word	0xe000ed04

08004464 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08e      	sub	sp, #56	; 0x38
 8004468:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800446a:	4b5f      	ldr	r3, [pc, #380]	; (80045e8 <_tx_thread_time_slice+0x184>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004470:	f3ef 8310 	mrs	r3, PRIMASK
 8004474:	61bb      	str	r3, [r7, #24]
    return(posture);
 8004476:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8004478:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800447a:	b672      	cpsid	i
    return(int_posture);
 800447c:	697b      	ldr	r3, [r7, #20]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800447e:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8004480:	4b5a      	ldr	r3, [pc, #360]	; (80045ec <_tx_thread_time_slice+0x188>)
 8004482:	2200      	movs	r2, #0
 8004484:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d024      	beq.n	80044d6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004490:	2b00      	cmp	r3, #0
 8004492:	d120      	bne.n	80044d6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	69d2      	ldr	r2, [r2, #28]
 800449a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	4a53      	ldr	r2, [pc, #332]	; (80045f0 <_tx_thread_time_slice+0x18c>)
 80044a2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1a      	ldr	r2, [r3, #32]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d013      	beq.n	80044d6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d10d      	bne.n	80044d6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c0:	6a12      	ldr	r2, [r2, #32]
 80044c2:	494c      	ldr	r1, [pc, #304]	; (80045f4 <_tx_thread_time_slice+0x190>)
 80044c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80044c8:	4b4b      	ldr	r3, [pc, #300]	; (80045f8 <_tx_thread_time_slice+0x194>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a49      	ldr	r2, [pc, #292]	; (80045f4 <_tx_thread_time_slice+0x190>)
 80044ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d2:	4a4a      	ldr	r2, [pc, #296]	; (80045fc <_tx_thread_time_slice+0x198>)
 80044d4:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80044d6:	f3ef 8305 	mrs	r3, IPSR
 80044da:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80044dc:	693a      	ldr	r2, [r7, #16]
    }

#ifdef TX_ENABLE_EVENT_TRACE

    /* Pickup the volatile information.  */
    system_state =  TX_THREAD_GET_SYSTEM_STATE();
 80044de:	4b48      	ldr	r3, [pc, #288]	; (8004600 <_tx_thread_time_slice+0x19c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	62bb      	str	r3, [r7, #40]	; 0x28
    preempt_disable =  _tx_thread_preempt_disable;
 80044e6:	4b47      	ldr	r3, [pc, #284]	; (8004604 <_tx_thread_time_slice+0x1a0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24

    /* Insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SLICE, _tx_thread_execute_ptr, system_state, preempt_disable, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_INTERNAL_EVENTS)
 80044ec:	4b46      	ldr	r3, [pc, #280]	; (8004608 <_tx_thread_time_slice+0x1a4>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	623b      	str	r3, [r7, #32]
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d06d      	beq.n	80045d4 <_tx_thread_time_slice+0x170>
 80044f8:	4b44      	ldr	r3, [pc, #272]	; (800460c <_tx_thread_time_slice+0x1a8>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d067      	beq.n	80045d4 <_tx_thread_time_slice+0x170>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004504:	f3ef 8305 	mrs	r3, IPSR
 8004508:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4b3c      	ldr	r3, [pc, #240]	; (8004600 <_tx_thread_time_slice+0x19c>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4313      	orrs	r3, r2
 8004512:	61fb      	str	r3, [r7, #28]
 8004514:	4b34      	ldr	r3, [pc, #208]	; (80045e8 <_tx_thread_time_slice+0x184>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	633b      	str	r3, [r7, #48]	; 0x30
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d10b      	bne.n	8004538 <_tx_thread_time_slice+0xd4>
 8004520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004524:	637b      	str	r3, [r7, #52]	; 0x34
 8004526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800452a:	041a      	lsls	r2, r3, #16
 800452c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452e:	4313      	orrs	r3, r2
 8004530:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004534:	637b      	str	r3, [r7, #52]	; 0x34
 8004536:	e00e      	b.n	8004556 <_tx_thread_time_slice+0xf2>
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800453e:	d205      	bcs.n	800454c <_tx_thread_time_slice+0xe8>
 8004540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004542:	637b      	str	r3, [r7, #52]	; 0x34
 8004544:	f04f 33ff 	mov.w	r3, #4294967295
 8004548:	633b      	str	r3, [r7, #48]	; 0x30
 800454a:	e004      	b.n	8004556 <_tx_thread_time_slice+0xf2>
 800454c:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8004550:	633b      	str	r3, [r7, #48]	; 0x30
 8004552:	2300      	movs	r3, #0
 8004554:	637b      	str	r3, [r7, #52]	; 0x34
 8004556:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004560:	605a      	str	r2, [r3, #4]
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	2205      	movs	r2, #5
 8004566:	609a      	str	r2, [r3, #8]
 8004568:	4b29      	ldr	r3, [pc, #164]	; (8004610 <_tx_thread_time_slice+0x1ac>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	60da      	str	r2, [r3, #12]
 8004570:	4b22      	ldr	r3, [pc, #136]	; (80045fc <_tx_thread_time_slice+0x198>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	461a      	mov	r2, r3
 8004576:	6a3b      	ldr	r3, [r7, #32]
 8004578:	611a      	str	r2, [r3, #16]
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800457e:	615a      	str	r2, [r3, #20]
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004584:	619a      	str	r2, [r3, #24]
 8004586:	1d3a      	adds	r2, r7, #4
 8004588:	6a3b      	ldr	r3, [r7, #32]
 800458a:	61da      	str	r2, [r3, #28]
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	3320      	adds	r3, #32
 8004590:	623b      	str	r3, [r7, #32]
 8004592:	4b20      	ldr	r3, [pc, #128]	; (8004614 <_tx_thread_time_slice+0x1b0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6a3a      	ldr	r2, [r7, #32]
 8004598:	429a      	cmp	r2, r3
 800459a:	d314      	bcc.n	80045c6 <_tx_thread_time_slice+0x162>
 800459c:	4b1e      	ldr	r3, [pc, #120]	; (8004618 <_tx_thread_time_slice+0x1b4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	623b      	str	r3, [r7, #32]
 80045a2:	4a19      	ldr	r2, [pc, #100]	; (8004608 <_tx_thread_time_slice+0x1a4>)
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	6013      	str	r3, [r2, #0]
 80045a8:	4b1c      	ldr	r3, [pc, #112]	; (800461c <_tx_thread_time_slice+0x1b8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6a3a      	ldr	r2, [r7, #32]
 80045ae:	621a      	str	r2, [r3, #32]
 80045b0:	4b1b      	ldr	r3, [pc, #108]	; (8004620 <_tx_thread_time_slice+0x1bc>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00d      	beq.n	80045d4 <_tx_thread_time_slice+0x170>
 80045b8:	4b19      	ldr	r3, [pc, #100]	; (8004620 <_tx_thread_time_slice+0x1bc>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a17      	ldr	r2, [pc, #92]	; (800461c <_tx_thread_time_slice+0x1b8>)
 80045be:	6812      	ldr	r2, [r2, #0]
 80045c0:	4610      	mov	r0, r2
 80045c2:	4798      	blx	r3
 80045c4:	e006      	b.n	80045d4 <_tx_thread_time_slice+0x170>
 80045c6:	4a10      	ldr	r2, [pc, #64]	; (8004608 <_tx_thread_time_slice+0x1a4>)
 80045c8:	6a3b      	ldr	r3, [r7, #32]
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	4b13      	ldr	r3, [pc, #76]	; (800461c <_tx_thread_time_slice+0x1b8>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6a3a      	ldr	r2, [r7, #32]
 80045d2:	621a      	str	r2, [r3, #32]
 80045d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f383 8810 	msr	PRIMASK, r3
}
 80045de:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80045e0:	bf00      	nop
 80045e2:	3738      	adds	r7, #56	; 0x38
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	20000c18 	.word	0x20000c18
 80045ec:	20000cc0 	.word	0x20000cc0
 80045f0:	2000121c 	.word	0x2000121c
 80045f4:	20000c30 	.word	0x20000c30
 80045f8:	20000c2c 	.word	0x20000c2c
 80045fc:	20000c1c 	.word	0x20000c1c
 8004600:	20000010 	.word	0x20000010
 8004604:	20000cb0 	.word	0x20000cb0
 8004608:	20001234 	.word	0x20001234
 800460c:	20001238 	.word	0x20001238
 8004610:	e0001004 	.word	0xe0001004
 8004614:	20001230 	.word	0x20001230
 8004618:	2000122c 	.word	0x2000122c
 800461c:	20001220 	.word	0x20001220
 8004620:	2000123c 	.word	0x2000123c

08004624 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b08a      	sub	sp, #40	; 0x28
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004630:	f3ef 8310 	mrs	r3, PRIMASK
 8004634:	617b      	str	r3, [r7, #20]
    return(posture);
 8004636:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8004638:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800463a:	b672      	cpsid	i
    return(int_posture);
 800463c:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800463e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004644:	2b04      	cmp	r3, #4
 8004646:	d10e      	bne.n	8004666 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8004648:	4b13      	ldr	r3, [pc, #76]	; (8004698 <_tx_thread_timeout+0x74>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3301      	adds	r3, #1
 800464e:	4a12      	ldr	r2, [pc, #72]	; (8004698 <_tx_thread_timeout+0x74>)
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	6a3b      	ldr	r3, [r7, #32]
 8004654:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f383 8810 	msr	PRIMASK, r3
}
 800465c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800465e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004660:	f7ff fb56 	bl	8003d10 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8004664:	e013      	b.n	800468e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8004666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004668:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800466a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800466c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004672:	61bb      	str	r3, [r7, #24]
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f383 8810 	msr	PRIMASK, r3
}
 800467e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	69b9      	ldr	r1, [r7, #24]
 800468a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800468c:	4798      	blx	r3
}
 800468e:	bf00      	nop
 8004690:	3728      	adds	r7, #40	; 0x28
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000cb0 	.word	0x20000cb0

0800469c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80046a2:	f3ef 8310 	mrs	r3, PRIMASK
 80046a6:	607b      	str	r3, [r7, #4]
    return(posture);
 80046a8:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80046aa:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80046ac:	b672      	cpsid	i
    return(int_posture);
 80046ae:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80046b0:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80046b2:	4b09      	ldr	r3, [pc, #36]	; (80046d8 <_tx_timer_expiration_process+0x3c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	3301      	adds	r3, #1
 80046b8:	4a07      	ldr	r2, [pc, #28]	; (80046d8 <_tx_timer_expiration_process+0x3c>)
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	f383 8810 	msr	PRIMASK, r3
}
 80046c6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80046c8:	4804      	ldr	r0, [pc, #16]	; (80046dc <_tx_timer_expiration_process+0x40>)
 80046ca:	f7ff fb21 	bl	8003d10 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80046ce:	bf00      	nop
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	20000cb0 	.word	0x20000cb0
 80046dc:	20000d60 	.word	0x20000d60

080046e0 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80046e0:	b590      	push	{r4, r7, lr}
 80046e2:	b089      	sub	sp, #36	; 0x24
 80046e4:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80046e6:	4b28      	ldr	r3, [pc, #160]	; (8004788 <_tx_timer_initialize+0xa8>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80046ec:	4b27      	ldr	r3, [pc, #156]	; (800478c <_tx_timer_initialize+0xac>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80046f2:	4b27      	ldr	r3, [pc, #156]	; (8004790 <_tx_timer_initialize+0xb0>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80046f8:	4b26      	ldr	r3, [pc, #152]	; (8004794 <_tx_timer_initialize+0xb4>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80046fe:	4b26      	ldr	r3, [pc, #152]	; (8004798 <_tx_timer_initialize+0xb8>)
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8004704:	2280      	movs	r2, #128	; 0x80
 8004706:	2100      	movs	r1, #0
 8004708:	4824      	ldr	r0, [pc, #144]	; (800479c <_tx_timer_initialize+0xbc>)
 800470a:	f000 fccb 	bl	80050a4 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800470e:	4b24      	ldr	r3, [pc, #144]	; (80047a0 <_tx_timer_initialize+0xc0>)
 8004710:	4a22      	ldr	r2, [pc, #136]	; (800479c <_tx_timer_initialize+0xbc>)
 8004712:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8004714:	4b23      	ldr	r3, [pc, #140]	; (80047a4 <_tx_timer_initialize+0xc4>)
 8004716:	4a21      	ldr	r2, [pc, #132]	; (800479c <_tx_timer_initialize+0xbc>)
 8004718:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800471a:	4b23      	ldr	r3, [pc, #140]	; (80047a8 <_tx_timer_initialize+0xc8>)
 800471c:	4a23      	ldr	r2, [pc, #140]	; (80047ac <_tx_timer_initialize+0xcc>)
 800471e:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8004720:	4b21      	ldr	r3, [pc, #132]	; (80047a8 <_tx_timer_initialize+0xc8>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	3304      	adds	r3, #4
 8004726:	4a20      	ldr	r2, [pc, #128]	; (80047a8 <_tx_timer_initialize+0xc8>)
 8004728:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800472a:	4b21      	ldr	r3, [pc, #132]	; (80047b0 <_tx_timer_initialize+0xd0>)
 800472c:	4a21      	ldr	r2, [pc, #132]	; (80047b4 <_tx_timer_initialize+0xd4>)
 800472e:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8004730:	4b21      	ldr	r3, [pc, #132]	; (80047b8 <_tx_timer_initialize+0xd8>)
 8004732:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004736:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8004738:	4b20      	ldr	r3, [pc, #128]	; (80047bc <_tx_timer_initialize+0xdc>)
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800473e:	4b1c      	ldr	r3, [pc, #112]	; (80047b0 <_tx_timer_initialize+0xd0>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a1d      	ldr	r2, [pc, #116]	; (80047b8 <_tx_timer_initialize+0xd8>)
 8004744:	6812      	ldr	r2, [r2, #0]
 8004746:	491d      	ldr	r1, [pc, #116]	; (80047bc <_tx_timer_initialize+0xdc>)
 8004748:	6809      	ldr	r1, [r1, #0]
 800474a:	481c      	ldr	r0, [pc, #112]	; (80047bc <_tx_timer_initialize+0xdc>)
 800474c:	6800      	ldr	r0, [r0, #0]
 800474e:	2400      	movs	r4, #0
 8004750:	9405      	str	r4, [sp, #20]
 8004752:	2400      	movs	r4, #0
 8004754:	9404      	str	r4, [sp, #16]
 8004756:	9003      	str	r0, [sp, #12]
 8004758:	9102      	str	r1, [sp, #8]
 800475a:	9201      	str	r2, [sp, #4]
 800475c:	9300      	str	r3, [sp, #0]
 800475e:	4b18      	ldr	r3, [pc, #96]	; (80047c0 <_tx_timer_initialize+0xe0>)
 8004760:	4a18      	ldr	r2, [pc, #96]	; (80047c4 <_tx_timer_initialize+0xe4>)
 8004762:	4919      	ldr	r1, [pc, #100]	; (80047c8 <_tx_timer_initialize+0xe8>)
 8004764:	4819      	ldr	r0, [pc, #100]	; (80047cc <_tx_timer_initialize+0xec>)
 8004766:	f7ff f88d 	bl	8003884 <_tx_thread_create>
 800476a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1e5      	bne.n	800473e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8004772:	4b17      	ldr	r3, [pc, #92]	; (80047d0 <_tx_timer_initialize+0xf0>)
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8004778:	4b16      	ldr	r3, [pc, #88]	; (80047d4 <_tx_timer_initialize+0xf4>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bd90      	pop	{r4, r7, pc}
 8004786:	bf00      	nop
 8004788:	20000cbc 	.word	0x20000cbc
 800478c:	2000121c 	.word	0x2000121c
 8004790:	20000cc0 	.word	0x20000cc0
 8004794:	20000d50 	.word	0x20000d50
 8004798:	20000d5c 	.word	0x20000d5c
 800479c:	20000cc4 	.word	0x20000cc4
 80047a0:	20000d44 	.word	0x20000d44
 80047a4:	20000d4c 	.word	0x20000d4c
 80047a8:	20000d48 	.word	0x20000d48
 80047ac:	20000d40 	.word	0x20000d40
 80047b0:	20000e10 	.word	0x20000e10
 80047b4:	20000e1c 	.word	0x20000e1c
 80047b8:	20000e14 	.word	0x20000e14
 80047bc:	20000e18 	.word	0x20000e18
 80047c0:	4154494d 	.word	0x4154494d
 80047c4:	0800490d 	.word	0x0800490d
 80047c8:	08005a28 	.word	0x08005a28
 80047cc:	20000d60 	.word	0x20000d60
 80047d0:	20000d54 	.word	0x20000d54
 80047d4:	20000d58 	.word	0x20000d58

080047d8 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80047d8:	b480      	push	{r7}
 80047da:	b089      	sub	sp, #36	; 0x24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d04a      	beq.n	8004882 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f2:	d046      	beq.n	8004882 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d142      	bne.n	8004882 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2b20      	cmp	r3, #32
 8004800:	d902      	bls.n	8004808 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8004802:	231f      	movs	r3, #31
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	e002      	b.n	800480e <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	3b01      	subs	r3, #1
 800480c:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800480e:	4b20      	ldr	r3, [pc, #128]	; (8004890 <_tx_timer_system_activate+0xb8>)
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4413      	add	r3, r2
 8004818:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800481a:	4b1e      	ldr	r3, [pc, #120]	; (8004894 <_tx_timer_system_activate+0xbc>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69fa      	ldr	r2, [r7, #28]
 8004820:	429a      	cmp	r2, r3
 8004822:	d30b      	bcc.n	800483c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8004824:	4b1b      	ldr	r3, [pc, #108]	; (8004894 <_tx_timer_system_activate+0xbc>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	69fa      	ldr	r2, [r7, #28]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	109b      	asrs	r3, r3, #2
 800482e:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8004830:	4b19      	ldr	r3, [pc, #100]	; (8004898 <_tx_timer_system_activate+0xc0>)
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d109      	bne.n	8004858 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	e011      	b.n	800487c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	69fa      	ldr	r2, [r7, #28]
 8004880:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8004882:	bf00      	nop
 8004884:	3724      	adds	r7, #36	; 0x24
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	20000d4c 	.word	0x20000d4c
 8004894:	20000d48 	.word	0x20000d48
 8004898:	20000d44 	.word	0x20000d44

0800489c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d026      	beq.n	80048fe <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d108      	bne.n	80048d0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d117      	bne.n	80048f8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	e013      	b.n	80048f8 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d105      	bne.n	80048f8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	619a      	str	r2, [r3, #24]
    }
}
 80048fe:	bf00      	nop
 8004900:	371c      	adds	r7, #28
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b098      	sub	sp, #96	; 0x60
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8004914:	2300      	movs	r3, #0
 8004916:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a73      	ldr	r2, [pc, #460]	; (8004ae8 <_tx_timer_thread_entry+0x1dc>)
 800491c:	4293      	cmp	r3, r2
 800491e:	f040 80de 	bne.w	8004ade <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004922:	f3ef 8310 	mrs	r3, PRIMASK
 8004926:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8004928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 800492a:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800492c:	b672      	cpsid	i
    return(int_posture);
 800492e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8004930:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8004932:	4b6e      	ldr	r3, [pc, #440]	; (8004aec <_tx_timer_thread_entry+0x1e0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f107 020c 	add.w	r2, r7, #12
 8004946:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8004948:	4b68      	ldr	r3, [pc, #416]	; (8004aec <_tx_timer_thread_entry+0x1e0>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8004950:	4b66      	ldr	r3, [pc, #408]	; (8004aec <_tx_timer_thread_entry+0x1e0>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3304      	adds	r3, #4
 8004956:	4a65      	ldr	r2, [pc, #404]	; (8004aec <_tx_timer_thread_entry+0x1e0>)
 8004958:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800495a:	4b64      	ldr	r3, [pc, #400]	; (8004aec <_tx_timer_thread_entry+0x1e0>)
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	4b64      	ldr	r3, [pc, #400]	; (8004af0 <_tx_timer_thread_entry+0x1e4>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d103      	bne.n	800496e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8004966:	4b63      	ldr	r3, [pc, #396]	; (8004af4 <_tx_timer_thread_entry+0x1e8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a60      	ldr	r2, [pc, #384]	; (8004aec <_tx_timer_thread_entry+0x1e0>)
 800496c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800496e:	4b62      	ldr	r3, [pc, #392]	; (8004af8 <_tx_timer_thread_entry+0x1ec>)
 8004970:	2200      	movs	r2, #0
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004976:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497a:	f383 8810 	msr	PRIMASK, r3
}
 800497e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004980:	f3ef 8310 	mrs	r3, PRIMASK
 8004984:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8004986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8004988:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800498a:	b672      	cpsid	i
    return(int_posture);
 800498c:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800498e:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8004990:	e07f      	b.n	8004a92 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800499c:	2300      	movs	r3, #0
 800499e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 80049a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d102      	bne.n	80049ae <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80049a8:	2300      	movs	r3, #0
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	e00e      	b.n	80049cc <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80049ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80049b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049b8:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80049ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049be:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80049c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049c2:	f107 020c 	add.w	r2, r7, #12
 80049c6:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80049c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049ca:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80049cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b20      	cmp	r3, #32
 80049d2:	d911      	bls.n	80049f8 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80049d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80049dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049de:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80049e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049e6:	f107 0208 	add.w	r2, r7, #8
 80049ea:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80049ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049f0:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80049f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	e01a      	b.n	8004a2e <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80049f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80049fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8004a04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a0a:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8004a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d009      	beq.n	8004a28 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8004a14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a16:	f107 0208 	add.w	r2, r7, #8
 8004a1a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8004a1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a20:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8004a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a24:	60bb      	str	r3, [r7, #8]
 8004a26:	e002      	b.n	8004a2e <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8004a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8004a2e:	4a33      	ldr	r2, [pc, #204]	; (8004afc <_tx_timer_thread_entry+0x1f0>)
 8004a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a36:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a3a:	f383 8810 	msr	PRIMASK, r3
}
 8004a3e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8004a40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8004a46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a48:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004a4a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a50:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8004a54:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8004a56:	b672      	cpsid	i
    return(int_posture);
 8004a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8004a5a:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8004a5c:	4b27      	ldr	r3, [pc, #156]	; (8004afc <_tx_timer_thread_entry+0x1f0>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d105      	bne.n	8004a76 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8004a6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8004a70:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004a72:	f7ff feb1 	bl	80047d8 <_tx_timer_system_activate>
 8004a76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a78:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	f383 8810 	msr	PRIMASK, r3
}
 8004a80:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004a82:	f3ef 8310 	mrs	r3, PRIMASK
 8004a86:	623b      	str	r3, [r7, #32]
    return(posture);
 8004a88:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004a8a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004a8c:	b672      	cpsid	i
    return(int_posture);
 8004a8e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8004a90:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f47f af7c 	bne.w	8004992 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8004a9a:	4b17      	ldr	r3, [pc, #92]	; (8004af8 <_tx_timer_thread_entry+0x1ec>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d116      	bne.n	8004ad0 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8004aa2:	4b17      	ldr	r3, [pc, #92]	; (8004b00 <_tx_timer_thread_entry+0x1f4>)
 8004aa4:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8004aa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004aa8:	2203      	movs	r2, #3
 8004aaa:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004aac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004aae:	2201      	movs	r2, #1
 8004ab0:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8004ab2:	4b14      	ldr	r3, [pc, #80]	; (8004b04 <_tx_timer_thread_entry+0x1f8>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	4a12      	ldr	r2, [pc, #72]	; (8004b04 <_tx_timer_thread_entry+0x1f8>)
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004abe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f383 8810 	msr	PRIMASK, r3
}
 8004ac6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8004ac8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004aca:	f7ff fadb 	bl	8004084 <_tx_thread_system_suspend>
 8004ace:	e728      	b.n	8004922 <_tx_timer_thread_entry+0x16>
 8004ad0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ad2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f383 8810 	msr	PRIMASK, r3
}
 8004ada:	bf00      	nop
            TX_DISABLE
 8004adc:	e721      	b.n	8004922 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8004ade:	bf00      	nop
 8004ae0:	3760      	adds	r7, #96	; 0x60
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	4154494d 	.word	0x4154494d
 8004aec:	20000d4c 	.word	0x20000d4c
 8004af0:	20000d48 	.word	0x20000d48
 8004af4:	20000d44 	.word	0x20000d44
 8004af8:	20000d50 	.word	0x20000d50
 8004afc:	20000d5c 	.word	0x20000d5c
 8004b00:	20000d60 	.word	0x20000d60
 8004b04:	20000cb0 	.word	0x20000cb0

08004b08 <_tx_trace_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_initialize(VOID)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0

#ifdef TX_ENABLE_EVENT_TRACE
#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize all the pointers to the trace buffer to NULL.  */
    _tx_trace_header_ptr =          TX_NULL;
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <_tx_trace_initialize+0x34>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_start_ptr =  TX_NULL;
 8004b12:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <_tx_trace_initialize+0x38>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_end_ptr =    TX_NULL;
 8004b18:	4b0a      	ldr	r3, [pc, #40]	; (8004b44 <_tx_trace_initialize+0x3c>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_start_ptr =    TX_NULL;
 8004b1e:	4b0a      	ldr	r3, [pc, #40]	; (8004b48 <_tx_trace_initialize+0x40>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_end_ptr =      TX_NULL;
 8004b24:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <_tx_trace_initialize+0x44>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_current_ptr =  TX_NULL;
 8004b2a:	4b09      	ldr	r3, [pc, #36]	; (8004b50 <_tx_trace_initialize+0x48>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
#endif
#endif
}
 8004b30:	bf00      	nop
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	20001220 	.word	0x20001220
 8004b40:	20001224 	.word	0x20001224
 8004b44:	20001228 	.word	0x20001228
 8004b48:	2000122c 	.word	0x2000122c
 8004b4c:	20001230 	.word	0x20001230
 8004b50:	20001234 	.word	0x20001234

08004b54 <_tx_trace_object_register>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b08d      	sub	sp, #52	; 0x34
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60b9      	str	r1, [r7, #8]
 8004b5c:	607a      	str	r2, [r7, #4]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	4603      	mov	r3, r0
 8004b62:	73fb      	strb	r3, [r7, #15]
UCHAR                           *work_ptr;
TX_TRACE_OBJECT_ENTRY           *entry_ptr;


    /* Determine if the registry area is setup.  */
    if (_tx_trace_registry_start_ptr != TX_NULL)
 8004b64:	4b6d      	ldr	r3, [pc, #436]	; (8004d1c <_tx_trace_object_register+0x1c8>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f000 80d0 	beq.w	8004d0e <_tx_trace_object_register+0x1ba>
    {

        /* Trace buffer is enabled, proceed.  */

        /* Pickup the total entries.  */
        entries =  _tx_trace_total_registry_entries;
 8004b6e:	4b6c      	ldr	r3, [pc, #432]	; (8004d20 <_tx_trace_object_register+0x1cc>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	623b      	str	r3, [r7, #32]

        /* Determine if there are available entries in the registry.  */
        if (_tx_trace_available_registry_entries != ((ULONG) 0))
 8004b74:	4b6b      	ldr	r3, [pc, #428]	; (8004d24 <_tx_trace_object_register+0x1d0>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 80c8 	beq.w	8004d0e <_tx_trace_object_register+0x1ba>
        {

            /* There are more available entries, proceed.  */

            /* Initialize found to the max entries... indicating no space was found.  */
            found =       entries;
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	62bb      	str	r3, [r7, #40]	; 0x28
            loop_break =  TX_FALSE;
 8004b82:	2300      	movs	r3, #0
 8004b84:	627b      	str	r3, [r7, #36]	; 0x24

            /* Loop to find available entry.  */
            i =  _tx_trace_registry_search_start;
 8004b86:	4b68      	ldr	r3, [pc, #416]	; (8004d28 <_tx_trace_object_register+0x1d4>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
            do
            {

                /* Setup the registry entry pointer.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8004b8c:	4b63      	ldr	r3, [pc, #396]	; (8004d1c <_tx_trace_object_register+0x1c8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i));
 8004b92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b94:	4613      	mov	r3, r2
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	4413      	add	r3, r2
 8004b9a:	011b      	lsls	r3, r3, #4
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	61bb      	str	r3, [r7, #24]

                /* Determine if this is the first pass building the registry. A NULL object value indicates this part
                   of the registry has never been used.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == (ULONG) 0)
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d103      	bne.n	8004bb8 <_tx_trace_object_register+0x64>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 8004bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb2:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if this entry matches the object pointer... we must reuse old entries left in the
                   registry.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr))
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d103      	bne.n	8004bca <_tx_trace_object_register+0x76>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if we should break out of the loop.  */
                if (loop_break == TX_TRUE)
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d02d      	beq.n	8004c2c <_tx_trace_object_register+0xd8>
                    /* Yes, break out of the loop.  */
                    break;
                }

                /* Is this entry available?  */
                if (entry_ptr -> tx_trace_object_entry_available == TX_TRUE)
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d11a      	bne.n	8004c0e <_tx_trace_object_register+0xba>
                {

                    /* Yes, determine if we have not already found an empty slot.  */
                    if (found == entries)
 8004bd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bda:	6a3b      	ldr	r3, [r7, #32]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d102      	bne.n	8004be6 <_tx_trace_object_register+0x92>
                    {
                        found =  i;
 8004be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004be4:	e013      	b.n	8004c0e <_tx_trace_object_register+0xba>
                    }
                    else
                    {

                        /* Setup a pointer to the found entry.  */
                        work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8004be6:	4b4d      	ldr	r3, [pc, #308]	; (8004d1c <_tx_trace_object_register+0x1c8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	61fb      	str	r3, [r7, #28]
                        work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8004bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bee:	4613      	mov	r3, r2
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	4413      	add	r3, r2
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	61fb      	str	r3, [r7, #28]
                        entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	61bb      	str	r3, [r7, #24]

                         if (entry_ptr -> tx_trace_object_entry_type != ((UCHAR) 0))
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	785b      	ldrb	r3, [r3, #1]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <_tx_trace_object_register+0xba>
                         {
                            found =  i;
 8004c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0c:	62bb      	str	r3, [r7, #40]	; 0x28
                         }
                    }
                }

                /* Move to the next entry.  */
                i++;
 8004c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c10:	3301      	adds	r3, #1
 8004c12:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Determine if we have wrapped the list.  */
                if (i >= entries)
 8004c14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d301      	bcc.n	8004c20 <_tx_trace_object_register+0xcc>
                {

                    /* Yes, wrap to the beginning of the list.  */
                    i =  ((ULONG) 0);
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
                }

            } while (i != _tx_trace_registry_search_start);
 8004c20:	4b41      	ldr	r3, [pc, #260]	; (8004d28 <_tx_trace_object_register+0x1d4>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d1b0      	bne.n	8004b8c <_tx_trace_object_register+0x38>
 8004c2a:	e000      	b.n	8004c2e <_tx_trace_object_register+0xda>
                    break;
 8004c2c:	bf00      	nop

            /* Now determine if an empty or reuse entry has been found.  */
            if (found < entries)
 8004c2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d26b      	bcs.n	8004d0e <_tx_trace_object_register+0x1ba>
            {

                /* Decrement the number of available entries.  */
                _tx_trace_available_registry_entries--;
 8004c36:	4b3b      	ldr	r3, [pc, #236]	; (8004d24 <_tx_trace_object_register+0x1d0>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	4a39      	ldr	r2, [pc, #228]	; (8004d24 <_tx_trace_object_register+0x1d0>)
 8004c3e:	6013      	str	r3, [r2, #0]

                /* Adjust the search index to the next entry.  */
                if ((found + ((ULONG) 1)) < entries)
 8004c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c42:	3301      	adds	r3, #1
 8004c44:	6a3a      	ldr	r2, [r7, #32]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d904      	bls.n	8004c54 <_tx_trace_object_register+0x100>
                {

                    /* Start searching from the next index.  */
                    _tx_trace_registry_search_start =  found + ((ULONG) 1);
 8004c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	4a36      	ldr	r2, [pc, #216]	; (8004d28 <_tx_trace_object_register+0x1d4>)
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	e002      	b.n	8004c5a <_tx_trace_object_register+0x106>
                }
                else
                {

                    /* Reset the search to the beginning of the list. */
                    _tx_trace_registry_search_start =  ((ULONG) 0);
 8004c54:	4b34      	ldr	r3, [pc, #208]	; (8004d28 <_tx_trace_object_register+0x1d4>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]
                }

                /* Yes, an entry has been found...  */

                /* Build a pointer to the found entry.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8004c5a:	4b30      	ldr	r3, [pc, #192]	; (8004d1c <_tx_trace_object_register+0x1c8>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8004c60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c62:	4613      	mov	r3, r2
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	4413      	add	r3, r2
 8004c68:	011b      	lsls	r3, r3, #4
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	4413      	add	r3, r2
 8004c70:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	61bb      	str	r3, [r7, #24]

                /* Populate the found entry!  */
                entry_ptr -> tx_trace_object_entry_available =       ((UCHAR) TX_FALSE);
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	701a      	strb	r2, [r3, #0]
                entry_ptr -> tx_trace_object_entry_type =            object_type;
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	7bfa      	ldrb	r2, [r7, #15]
 8004c80:	705a      	strb	r2, [r3, #1]
                entry_ptr -> tx_trace_object_entry_thread_pointer =  TX_POINTER_TO_ULONG_CONVERT(object_ptr);
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	605a      	str	r2, [r3, #4]
                entry_ptr -> tx_trace_object_entry_param_1 =         parameter_1;
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	609a      	str	r2, [r3, #8]
                entry_ptr -> tx_trace_object_entry_param_2 =         parameter_2;
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c92:	60da      	str	r2, [r3, #12]

                /* Loop to copy the object name string...  */
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 8004c94:	2300      	movs	r3, #0
 8004c96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c98:	e014      	b.n	8004cc4 <_tx_trace_object_register+0x170>
                {

                    /* Setup work pointer to the object name character.  */
                    work_ptr =  TX_CHAR_TO_UCHAR_POINTER_CONVERT(object_name);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	61fb      	str	r3, [r7, #28]
                    work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, i);
 8004c9e:	69fa      	ldr	r2, [r7, #28]
 8004ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca2:	4413      	add	r3, r2
 8004ca4:	61fb      	str	r3, [r7, #28]

                    /* Copy a character of the name.  */
                    entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) *work_ptr;
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	7819      	ldrb	r1, [r3, #0]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cae:	4413      	add	r3, r2
 8004cb0:	3310      	adds	r3, #16
 8004cb2:	460a      	mov	r2, r1
 8004cb4:	701a      	strb	r2, [r3, #0]

                    /* Determine if we are at the end.  */
                    if (*work_ptr == ((UCHAR) 0))
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d006      	beq.n	8004ccc <_tx_trace_object_register+0x178>
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 8004cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc6:	2b1e      	cmp	r3, #30
 8004cc8:	d9e7      	bls.n	8004c9a <_tx_trace_object_register+0x146>
 8004cca:	e000      	b.n	8004cce <_tx_trace_object_register+0x17a>
                    {
                        break;
 8004ccc:	bf00      	nop
                    }
                }

                /* Null terminate the object string.  */
                entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) 0;
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd2:	4413      	add	r3, r2
 8004cd4:	3310      	adds	r3, #16
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	701a      	strb	r2, [r3, #0]

                /* Determine if a thread object type is present.  */
                if (object_type == TX_TRACE_OBJECT_TYPE_THREAD)
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d110      	bne.n	8004d02 <_tx_trace_object_register+0x1ae>
                {

                    /* Yes, a thread object is present.  */

                    /* Setup a pointer to the thread.  */
                    thread_ptr =  TX_VOID_TO_THREAD_POINTER_CONVERT(object_ptr);
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	617b      	str	r3, [r7, #20]

                    /* Store the thread's priority in the reserved bits.  */
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0x80) | ((UCHAR) (thread_ptr -> tx_thread_priority >> ((UCHAR) 8)));
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	0a1b      	lsrs	r3, r3, #8
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  (UCHAR) (thread_ptr -> tx_thread_priority & ((UCHAR) 0xFF));
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfa:	b2da      	uxtb	r2, r3
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	70da      	strb	r2, [r3, #3]
                }
            }
        }
    }
#endif
}
 8004d00:	e005      	b.n	8004d0e <_tx_trace_object_register+0x1ba>
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0);
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	2200      	movs	r2, #0
 8004d06:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  ((UCHAR) 0);
 8004d08:	69bb      	ldr	r3, [r7, #24]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	70da      	strb	r2, [r3, #3]
}
 8004d0e:	bf00      	nop
 8004d10:	3734      	adds	r7, #52	; 0x34
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	20001224 	.word	0x20001224
 8004d20:	20001240 	.word	0x20001240
 8004d24:	20001244 	.word	0x20001244
 8004d28:	20001248 	.word	0x20001248

08004d2c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b092      	sub	sp, #72	; 0x48
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
 8004d38:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d102      	bne.n	8004d4a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004d44:	2302      	movs	r3, #2
 8004d46:	647b      	str	r3, [r7, #68]	; 0x44
 8004d48:	e075      	b.n	8004e36 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8004d4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d4c:	2b34      	cmp	r3, #52	; 0x34
 8004d4e:	d002      	beq.n	8004d56 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004d50:	2302      	movs	r3, #2
 8004d52:	647b      	str	r3, [r7, #68]	; 0x44
 8004d54:	e06f      	b.n	8004e36 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004d56:	f3ef 8310 	mrs	r3, PRIMASK
 8004d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8004d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8004d5e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004d60:	b672      	cpsid	i
    return(int_posture);
 8004d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004d64:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004d66:	4b3b      	ldr	r3, [pc, #236]	; (8004e54 <_txe_byte_pool_create+0x128>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	4a39      	ldr	r2, [pc, #228]	; (8004e54 <_txe_byte_pool_create+0x128>)
 8004d6e:	6013      	str	r3, [r2, #0]
 8004d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d72:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d76:	f383 8810 	msr	PRIMASK, r3
}
 8004d7a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8004d7c:	4b36      	ldr	r3, [pc, #216]	; (8004e58 <_txe_byte_pool_create+0x12c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004d82:	2300      	movs	r3, #0
 8004d84:	643b      	str	r3, [r7, #64]	; 0x40
 8004d86:	e009      	b.n	8004d9c <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d00b      	beq.n	8004da8 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8004d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d94:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d98:	3301      	adds	r3, #1
 8004d9a:	643b      	str	r3, [r7, #64]	; 0x40
 8004d9c:	4b2f      	ldr	r3, [pc, #188]	; (8004e5c <_txe_byte_pool_create+0x130>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d3f0      	bcc.n	8004d88 <_txe_byte_pool_create+0x5c>
 8004da6:	e000      	b.n	8004daa <_txe_byte_pool_create+0x7e>
                break;
 8004da8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004daa:	f3ef 8310 	mrs	r3, PRIMASK
 8004dae:	623b      	str	r3, [r7, #32]
    return(posture);
 8004db0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004db2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004db4:	b672      	cpsid	i
    return(int_posture);
 8004db6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004db8:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004dba:	4b26      	ldr	r3, [pc, #152]	; (8004e54 <_txe_byte_pool_create+0x128>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	4a24      	ldr	r2, [pc, #144]	; (8004e54 <_txe_byte_pool_create+0x128>)
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	f383 8810 	msr	PRIMASK, r3
}
 8004dce:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004dd0:	f7fe ff64 	bl	8003c9c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d102      	bne.n	8004de2 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	647b      	str	r3, [r7, #68]	; 0x44
 8004de0:	e029      	b.n	8004e36 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d102      	bne.n	8004dee <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8004de8:	2303      	movs	r3, #3
 8004dea:	647b      	str	r3, [r7, #68]	; 0x44
 8004dec:	e023      	b.n	8004e36 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b63      	cmp	r3, #99	; 0x63
 8004df2:	d802      	bhi.n	8004dfa <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8004df4:	2305      	movs	r3, #5
 8004df6:	647b      	str	r3, [r7, #68]	; 0x44
 8004df8:	e01d      	b.n	8004e36 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8004dfa:	4b19      	ldr	r3, [pc, #100]	; (8004e60 <_txe_byte_pool_create+0x134>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8004e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e02:	4a18      	ldr	r2, [pc, #96]	; (8004e64 <_txe_byte_pool_create+0x138>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d101      	bne.n	8004e0c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004e08:	2313      	movs	r3, #19
 8004e0a:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004e0c:	f3ef 8305 	mrs	r3, IPSR
 8004e10:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004e12:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004e14:	4b14      	ldr	r3, [pc, #80]	; (8004e68 <_txe_byte_pool_create+0x13c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00b      	beq.n	8004e36 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004e1e:	f3ef 8305 	mrs	r3, IPSR
 8004e22:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004e24:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004e26:	4b10      	ldr	r3, [pc, #64]	; (8004e68 <_txe_byte_pool_create+0x13c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004e30:	d201      	bcs.n	8004e36 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004e32:	2313      	movs	r3, #19
 8004e34:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004e36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d106      	bne.n	8004e4a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f7fe fb8a 	bl	800355c <_tx_byte_pool_create>
 8004e48:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8004e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3748      	adds	r7, #72	; 0x48
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000cb0 	.word	0x20000cb0
 8004e58:	20000c08 	.word	0x20000c08
 8004e5c:	20000c0c 	.word	0x20000c0c
 8004e60:	20000c18 	.word	0x20000c18
 8004e64:	20000d60 	.word	0x20000d60
 8004e68:	20000010 	.word	0x20000010

08004e6c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b09a      	sub	sp, #104	; 0x68
 8004e70:	af06      	add	r7, sp, #24
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d102      	bne.n	8004e8a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004e84:	230e      	movs	r3, #14
 8004e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e88:	e0bb      	b.n	8005002 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8004e8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e8c:	2bb0      	cmp	r3, #176	; 0xb0
 8004e8e:	d002      	beq.n	8004e96 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004e90:	230e      	movs	r3, #14
 8004e92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e94:	e0b5      	b.n	8005002 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004e96:	f3ef 8310 	mrs	r3, PRIMASK
 8004e9a:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8004e9e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8004ea0:	b672      	cpsid	i
    return(int_posture);
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004ea4:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004ea6:	4b64      	ldr	r3, [pc, #400]	; (8005038 <_txe_thread_create+0x1cc>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	3301      	adds	r3, #1
 8004eac:	4a62      	ldr	r2, [pc, #392]	; (8005038 <_txe_thread_create+0x1cc>)
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb6:	f383 8810 	msr	PRIMASK, r3
}
 8004eba:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 8004ec0:	4b5e      	ldr	r3, [pc, #376]	; (800503c <_txe_thread_create+0x1d0>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8004ec6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ec8:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8004eca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ed0:	4413      	add	r3, r2
 8004ed2:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8004ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed6:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004ed8:	2300      	movs	r3, #0
 8004eda:	647b      	str	r3, [r7, #68]	; 0x44
 8004edc:	e02b      	b.n	8004f36 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d101      	bne.n	8004eea <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8004eea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d028      	beq.n	8004f42 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8004ef0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d308      	bcc.n	8004f0c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8004efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d203      	bcs.n	8004f0c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8004f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d308      	bcc.n	8004f28 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8004f16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d203      	bcs.n	8004f28 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004f20:	2300      	movs	r3, #0
 8004f22:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004f24:	2301      	movs	r3, #1
 8004f26:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8004f28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f2e:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f32:	3301      	adds	r3, #1
 8004f34:	647b      	str	r3, [r7, #68]	; 0x44
 8004f36:	4b42      	ldr	r3, [pc, #264]	; (8005040 <_txe_thread_create+0x1d4>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d3ce      	bcc.n	8004ede <_txe_thread_create+0x72>
 8004f40:	e000      	b.n	8004f44 <_txe_thread_create+0xd8>
                break;
 8004f42:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004f44:	f3ef 8310 	mrs	r3, PRIMASK
 8004f48:	61fb      	str	r3, [r7, #28]
    return(posture);
 8004f4a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8004f4c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004f4e:	b672      	cpsid	i
    return(int_posture);
 8004f50:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004f52:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004f54:	4b38      	ldr	r3, [pc, #224]	; (8005038 <_txe_thread_create+0x1cc>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	4a37      	ldr	r2, [pc, #220]	; (8005038 <_txe_thread_create+0x1cc>)
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f60:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004f62:	6a3b      	ldr	r3, [r7, #32]
 8004f64:	f383 8810 	msr	PRIMASK, r3
}
 8004f68:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004f6a:	f7fe fe97 	bl	8003c9c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d102      	bne.n	8004f7c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8004f76:	230e      	movs	r3, #14
 8004f78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f7a:	e042      	b.n	8005002 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8004f7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d102      	bne.n	8004f88 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004f82:	2303      	movs	r3, #3
 8004f84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f86:	e03c      	b.n	8005002 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d102      	bne.n	8004f94 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f92:	e036      	b.n	8005002 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8004f94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f96:	2bc7      	cmp	r3, #199	; 0xc7
 8004f98:	d802      	bhi.n	8004fa0 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8004f9a:	2305      	movs	r3, #5
 8004f9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f9e:	e030      	b.n	8005002 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8004fa0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fa2:	2b1f      	cmp	r3, #31
 8004fa4:	d902      	bls.n	8004fac <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8004fa6:	230f      	movs	r3, #15
 8004fa8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004faa:	e02a      	b.n	8005002 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8004fac:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004fae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d902      	bls.n	8004fba <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8004fb4:	2318      	movs	r3, #24
 8004fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fb8:	e023      	b.n	8005002 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8004fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d902      	bls.n	8004fc6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fc4:	e01d      	b.n	8005002 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8004fc6:	4b1f      	ldr	r3, [pc, #124]	; (8005044 <_txe_thread_create+0x1d8>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fce:	4a1e      	ldr	r2, [pc, #120]	; (8005048 <_txe_thread_create+0x1dc>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d101      	bne.n	8004fd8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004fd4:	2313      	movs	r3, #19
 8004fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004fd8:	f3ef 8305 	mrs	r3, IPSR
 8004fdc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004fde:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004fe0:	4b1a      	ldr	r3, [pc, #104]	; (800504c <_txe_thread_create+0x1e0>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00b      	beq.n	8005002 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004fea:	f3ef 8305 	mrs	r3, IPSR
 8004fee:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004ff0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004ff2:	4b16      	ldr	r3, [pc, #88]	; (800504c <_txe_thread_create+0x1e0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004ffc:	d201      	bcs.n	8005002 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004ffe:	2313      	movs	r3, #19
 8005000:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8005002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005004:	2b00      	cmp	r3, #0
 8005006:	d112      	bne.n	800502e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8005008:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800500a:	9305      	str	r3, [sp, #20]
 800500c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800500e:	9304      	str	r3, [sp, #16]
 8005010:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005012:	9303      	str	r3, [sp, #12]
 8005014:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005016:	9302      	str	r3, [sp, #8]
 8005018:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800501a:	9301      	str	r3, [sp, #4]
 800501c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800501e:	9300      	str	r3, [sp, #0]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	68b9      	ldr	r1, [r7, #8]
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f7fe fc2c 	bl	8003884 <_tx_thread_create>
 800502c:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800502e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005030:	4618      	mov	r0, r3
 8005032:	3750      	adds	r7, #80	; 0x50
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	20000cb0 	.word	0x20000cb0
 800503c:	20000c20 	.word	0x20000c20
 8005040:	20000c24 	.word	0x20000c24
 8005044:	20000c18 	.word	0x20000c18
 8005048:	20000d60 	.word	0x20000d60
 800504c:	20000010 	.word	0x20000010

08005050 <__errno>:
 8005050:	4b01      	ldr	r3, [pc, #4]	; (8005058 <__errno+0x8>)
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	20000014 	.word	0x20000014

0800505c <__libc_init_array>:
 800505c:	b570      	push	{r4, r5, r6, lr}
 800505e:	4d0d      	ldr	r5, [pc, #52]	; (8005094 <__libc_init_array+0x38>)
 8005060:	4c0d      	ldr	r4, [pc, #52]	; (8005098 <__libc_init_array+0x3c>)
 8005062:	1b64      	subs	r4, r4, r5
 8005064:	10a4      	asrs	r4, r4, #2
 8005066:	2600      	movs	r6, #0
 8005068:	42a6      	cmp	r6, r4
 800506a:	d109      	bne.n	8005080 <__libc_init_array+0x24>
 800506c:	4d0b      	ldr	r5, [pc, #44]	; (800509c <__libc_init_array+0x40>)
 800506e:	4c0c      	ldr	r4, [pc, #48]	; (80050a0 <__libc_init_array+0x44>)
 8005070:	f000 fc8e 	bl	8005990 <_init>
 8005074:	1b64      	subs	r4, r4, r5
 8005076:	10a4      	asrs	r4, r4, #2
 8005078:	2600      	movs	r6, #0
 800507a:	42a6      	cmp	r6, r4
 800507c:	d105      	bne.n	800508a <__libc_init_array+0x2e>
 800507e:	bd70      	pop	{r4, r5, r6, pc}
 8005080:	f855 3b04 	ldr.w	r3, [r5], #4
 8005084:	4798      	blx	r3
 8005086:	3601      	adds	r6, #1
 8005088:	e7ee      	b.n	8005068 <__libc_init_array+0xc>
 800508a:	f855 3b04 	ldr.w	r3, [r5], #4
 800508e:	4798      	blx	r3
 8005090:	3601      	adds	r6, #1
 8005092:	e7f2      	b.n	800507a <__libc_init_array+0x1e>
 8005094:	08005a90 	.word	0x08005a90
 8005098:	08005a90 	.word	0x08005a90
 800509c:	08005a90 	.word	0x08005a90
 80050a0:	08005a94 	.word	0x08005a94

080050a4 <memset>:
 80050a4:	4402      	add	r2, r0
 80050a6:	4603      	mov	r3, r0
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d100      	bne.n	80050ae <memset+0xa>
 80050ac:	4770      	bx	lr
 80050ae:	f803 1b01 	strb.w	r1, [r3], #1
 80050b2:	e7f9      	b.n	80050a8 <memset+0x4>

080050b4 <siprintf>:
 80050b4:	b40e      	push	{r1, r2, r3}
 80050b6:	b500      	push	{lr}
 80050b8:	b09c      	sub	sp, #112	; 0x70
 80050ba:	ab1d      	add	r3, sp, #116	; 0x74
 80050bc:	9002      	str	r0, [sp, #8]
 80050be:	9006      	str	r0, [sp, #24]
 80050c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80050c4:	4809      	ldr	r0, [pc, #36]	; (80050ec <siprintf+0x38>)
 80050c6:	9107      	str	r1, [sp, #28]
 80050c8:	9104      	str	r1, [sp, #16]
 80050ca:	4909      	ldr	r1, [pc, #36]	; (80050f0 <siprintf+0x3c>)
 80050cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80050d0:	9105      	str	r1, [sp, #20]
 80050d2:	6800      	ldr	r0, [r0, #0]
 80050d4:	9301      	str	r3, [sp, #4]
 80050d6:	a902      	add	r1, sp, #8
 80050d8:	f000 f868 	bl	80051ac <_svfiprintf_r>
 80050dc:	9b02      	ldr	r3, [sp, #8]
 80050de:	2200      	movs	r2, #0
 80050e0:	701a      	strb	r2, [r3, #0]
 80050e2:	b01c      	add	sp, #112	; 0x70
 80050e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050e8:	b003      	add	sp, #12
 80050ea:	4770      	bx	lr
 80050ec:	20000014 	.word	0x20000014
 80050f0:	ffff0208 	.word	0xffff0208

080050f4 <__ssputs_r>:
 80050f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050f8:	688e      	ldr	r6, [r1, #8]
 80050fa:	429e      	cmp	r6, r3
 80050fc:	4682      	mov	sl, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	4690      	mov	r8, r2
 8005102:	461f      	mov	r7, r3
 8005104:	d838      	bhi.n	8005178 <__ssputs_r+0x84>
 8005106:	898a      	ldrh	r2, [r1, #12]
 8005108:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800510c:	d032      	beq.n	8005174 <__ssputs_r+0x80>
 800510e:	6825      	ldr	r5, [r4, #0]
 8005110:	6909      	ldr	r1, [r1, #16]
 8005112:	eba5 0901 	sub.w	r9, r5, r1
 8005116:	6965      	ldr	r5, [r4, #20]
 8005118:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800511c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005120:	3301      	adds	r3, #1
 8005122:	444b      	add	r3, r9
 8005124:	106d      	asrs	r5, r5, #1
 8005126:	429d      	cmp	r5, r3
 8005128:	bf38      	it	cc
 800512a:	461d      	movcc	r5, r3
 800512c:	0553      	lsls	r3, r2, #21
 800512e:	d531      	bpl.n	8005194 <__ssputs_r+0xa0>
 8005130:	4629      	mov	r1, r5
 8005132:	f000 fb63 	bl	80057fc <_malloc_r>
 8005136:	4606      	mov	r6, r0
 8005138:	b950      	cbnz	r0, 8005150 <__ssputs_r+0x5c>
 800513a:	230c      	movs	r3, #12
 800513c:	f8ca 3000 	str.w	r3, [sl]
 8005140:	89a3      	ldrh	r3, [r4, #12]
 8005142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005146:	81a3      	strh	r3, [r4, #12]
 8005148:	f04f 30ff 	mov.w	r0, #4294967295
 800514c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005150:	6921      	ldr	r1, [r4, #16]
 8005152:	464a      	mov	r2, r9
 8005154:	f000 fabe 	bl	80056d4 <memcpy>
 8005158:	89a3      	ldrh	r3, [r4, #12]
 800515a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800515e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005162:	81a3      	strh	r3, [r4, #12]
 8005164:	6126      	str	r6, [r4, #16]
 8005166:	6165      	str	r5, [r4, #20]
 8005168:	444e      	add	r6, r9
 800516a:	eba5 0509 	sub.w	r5, r5, r9
 800516e:	6026      	str	r6, [r4, #0]
 8005170:	60a5      	str	r5, [r4, #8]
 8005172:	463e      	mov	r6, r7
 8005174:	42be      	cmp	r6, r7
 8005176:	d900      	bls.n	800517a <__ssputs_r+0x86>
 8005178:	463e      	mov	r6, r7
 800517a:	6820      	ldr	r0, [r4, #0]
 800517c:	4632      	mov	r2, r6
 800517e:	4641      	mov	r1, r8
 8005180:	f000 fab6 	bl	80056f0 <memmove>
 8005184:	68a3      	ldr	r3, [r4, #8]
 8005186:	1b9b      	subs	r3, r3, r6
 8005188:	60a3      	str	r3, [r4, #8]
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	4433      	add	r3, r6
 800518e:	6023      	str	r3, [r4, #0]
 8005190:	2000      	movs	r0, #0
 8005192:	e7db      	b.n	800514c <__ssputs_r+0x58>
 8005194:	462a      	mov	r2, r5
 8005196:	f000 fba5 	bl	80058e4 <_realloc_r>
 800519a:	4606      	mov	r6, r0
 800519c:	2800      	cmp	r0, #0
 800519e:	d1e1      	bne.n	8005164 <__ssputs_r+0x70>
 80051a0:	6921      	ldr	r1, [r4, #16]
 80051a2:	4650      	mov	r0, sl
 80051a4:	f000 fabe 	bl	8005724 <_free_r>
 80051a8:	e7c7      	b.n	800513a <__ssputs_r+0x46>
	...

080051ac <_svfiprintf_r>:
 80051ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b0:	4698      	mov	r8, r3
 80051b2:	898b      	ldrh	r3, [r1, #12]
 80051b4:	061b      	lsls	r3, r3, #24
 80051b6:	b09d      	sub	sp, #116	; 0x74
 80051b8:	4607      	mov	r7, r0
 80051ba:	460d      	mov	r5, r1
 80051bc:	4614      	mov	r4, r2
 80051be:	d50e      	bpl.n	80051de <_svfiprintf_r+0x32>
 80051c0:	690b      	ldr	r3, [r1, #16]
 80051c2:	b963      	cbnz	r3, 80051de <_svfiprintf_r+0x32>
 80051c4:	2140      	movs	r1, #64	; 0x40
 80051c6:	f000 fb19 	bl	80057fc <_malloc_r>
 80051ca:	6028      	str	r0, [r5, #0]
 80051cc:	6128      	str	r0, [r5, #16]
 80051ce:	b920      	cbnz	r0, 80051da <_svfiprintf_r+0x2e>
 80051d0:	230c      	movs	r3, #12
 80051d2:	603b      	str	r3, [r7, #0]
 80051d4:	f04f 30ff 	mov.w	r0, #4294967295
 80051d8:	e0d1      	b.n	800537e <_svfiprintf_r+0x1d2>
 80051da:	2340      	movs	r3, #64	; 0x40
 80051dc:	616b      	str	r3, [r5, #20]
 80051de:	2300      	movs	r3, #0
 80051e0:	9309      	str	r3, [sp, #36]	; 0x24
 80051e2:	2320      	movs	r3, #32
 80051e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80051ec:	2330      	movs	r3, #48	; 0x30
 80051ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005398 <_svfiprintf_r+0x1ec>
 80051f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051f6:	f04f 0901 	mov.w	r9, #1
 80051fa:	4623      	mov	r3, r4
 80051fc:	469a      	mov	sl, r3
 80051fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005202:	b10a      	cbz	r2, 8005208 <_svfiprintf_r+0x5c>
 8005204:	2a25      	cmp	r2, #37	; 0x25
 8005206:	d1f9      	bne.n	80051fc <_svfiprintf_r+0x50>
 8005208:	ebba 0b04 	subs.w	fp, sl, r4
 800520c:	d00b      	beq.n	8005226 <_svfiprintf_r+0x7a>
 800520e:	465b      	mov	r3, fp
 8005210:	4622      	mov	r2, r4
 8005212:	4629      	mov	r1, r5
 8005214:	4638      	mov	r0, r7
 8005216:	f7ff ff6d 	bl	80050f4 <__ssputs_r>
 800521a:	3001      	adds	r0, #1
 800521c:	f000 80aa 	beq.w	8005374 <_svfiprintf_r+0x1c8>
 8005220:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005222:	445a      	add	r2, fp
 8005224:	9209      	str	r2, [sp, #36]	; 0x24
 8005226:	f89a 3000 	ldrb.w	r3, [sl]
 800522a:	2b00      	cmp	r3, #0
 800522c:	f000 80a2 	beq.w	8005374 <_svfiprintf_r+0x1c8>
 8005230:	2300      	movs	r3, #0
 8005232:	f04f 32ff 	mov.w	r2, #4294967295
 8005236:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800523a:	f10a 0a01 	add.w	sl, sl, #1
 800523e:	9304      	str	r3, [sp, #16]
 8005240:	9307      	str	r3, [sp, #28]
 8005242:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005246:	931a      	str	r3, [sp, #104]	; 0x68
 8005248:	4654      	mov	r4, sl
 800524a:	2205      	movs	r2, #5
 800524c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005250:	4851      	ldr	r0, [pc, #324]	; (8005398 <_svfiprintf_r+0x1ec>)
 8005252:	f7fb f8fd 	bl	8000450 <memchr>
 8005256:	9a04      	ldr	r2, [sp, #16]
 8005258:	b9d8      	cbnz	r0, 8005292 <_svfiprintf_r+0xe6>
 800525a:	06d0      	lsls	r0, r2, #27
 800525c:	bf44      	itt	mi
 800525e:	2320      	movmi	r3, #32
 8005260:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005264:	0711      	lsls	r1, r2, #28
 8005266:	bf44      	itt	mi
 8005268:	232b      	movmi	r3, #43	; 0x2b
 800526a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800526e:	f89a 3000 	ldrb.w	r3, [sl]
 8005272:	2b2a      	cmp	r3, #42	; 0x2a
 8005274:	d015      	beq.n	80052a2 <_svfiprintf_r+0xf6>
 8005276:	9a07      	ldr	r2, [sp, #28]
 8005278:	4654      	mov	r4, sl
 800527a:	2000      	movs	r0, #0
 800527c:	f04f 0c0a 	mov.w	ip, #10
 8005280:	4621      	mov	r1, r4
 8005282:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005286:	3b30      	subs	r3, #48	; 0x30
 8005288:	2b09      	cmp	r3, #9
 800528a:	d94e      	bls.n	800532a <_svfiprintf_r+0x17e>
 800528c:	b1b0      	cbz	r0, 80052bc <_svfiprintf_r+0x110>
 800528e:	9207      	str	r2, [sp, #28]
 8005290:	e014      	b.n	80052bc <_svfiprintf_r+0x110>
 8005292:	eba0 0308 	sub.w	r3, r0, r8
 8005296:	fa09 f303 	lsl.w	r3, r9, r3
 800529a:	4313      	orrs	r3, r2
 800529c:	9304      	str	r3, [sp, #16]
 800529e:	46a2      	mov	sl, r4
 80052a0:	e7d2      	b.n	8005248 <_svfiprintf_r+0x9c>
 80052a2:	9b03      	ldr	r3, [sp, #12]
 80052a4:	1d19      	adds	r1, r3, #4
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	9103      	str	r1, [sp, #12]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	bfbb      	ittet	lt
 80052ae:	425b      	neglt	r3, r3
 80052b0:	f042 0202 	orrlt.w	r2, r2, #2
 80052b4:	9307      	strge	r3, [sp, #28]
 80052b6:	9307      	strlt	r3, [sp, #28]
 80052b8:	bfb8      	it	lt
 80052ba:	9204      	strlt	r2, [sp, #16]
 80052bc:	7823      	ldrb	r3, [r4, #0]
 80052be:	2b2e      	cmp	r3, #46	; 0x2e
 80052c0:	d10c      	bne.n	80052dc <_svfiprintf_r+0x130>
 80052c2:	7863      	ldrb	r3, [r4, #1]
 80052c4:	2b2a      	cmp	r3, #42	; 0x2a
 80052c6:	d135      	bne.n	8005334 <_svfiprintf_r+0x188>
 80052c8:	9b03      	ldr	r3, [sp, #12]
 80052ca:	1d1a      	adds	r2, r3, #4
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	9203      	str	r2, [sp, #12]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	bfb8      	it	lt
 80052d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80052d8:	3402      	adds	r4, #2
 80052da:	9305      	str	r3, [sp, #20]
 80052dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80053a8 <_svfiprintf_r+0x1fc>
 80052e0:	7821      	ldrb	r1, [r4, #0]
 80052e2:	2203      	movs	r2, #3
 80052e4:	4650      	mov	r0, sl
 80052e6:	f7fb f8b3 	bl	8000450 <memchr>
 80052ea:	b140      	cbz	r0, 80052fe <_svfiprintf_r+0x152>
 80052ec:	2340      	movs	r3, #64	; 0x40
 80052ee:	eba0 000a 	sub.w	r0, r0, sl
 80052f2:	fa03 f000 	lsl.w	r0, r3, r0
 80052f6:	9b04      	ldr	r3, [sp, #16]
 80052f8:	4303      	orrs	r3, r0
 80052fa:	3401      	adds	r4, #1
 80052fc:	9304      	str	r3, [sp, #16]
 80052fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005302:	4826      	ldr	r0, [pc, #152]	; (800539c <_svfiprintf_r+0x1f0>)
 8005304:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005308:	2206      	movs	r2, #6
 800530a:	f7fb f8a1 	bl	8000450 <memchr>
 800530e:	2800      	cmp	r0, #0
 8005310:	d038      	beq.n	8005384 <_svfiprintf_r+0x1d8>
 8005312:	4b23      	ldr	r3, [pc, #140]	; (80053a0 <_svfiprintf_r+0x1f4>)
 8005314:	bb1b      	cbnz	r3, 800535e <_svfiprintf_r+0x1b2>
 8005316:	9b03      	ldr	r3, [sp, #12]
 8005318:	3307      	adds	r3, #7
 800531a:	f023 0307 	bic.w	r3, r3, #7
 800531e:	3308      	adds	r3, #8
 8005320:	9303      	str	r3, [sp, #12]
 8005322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005324:	4433      	add	r3, r6
 8005326:	9309      	str	r3, [sp, #36]	; 0x24
 8005328:	e767      	b.n	80051fa <_svfiprintf_r+0x4e>
 800532a:	fb0c 3202 	mla	r2, ip, r2, r3
 800532e:	460c      	mov	r4, r1
 8005330:	2001      	movs	r0, #1
 8005332:	e7a5      	b.n	8005280 <_svfiprintf_r+0xd4>
 8005334:	2300      	movs	r3, #0
 8005336:	3401      	adds	r4, #1
 8005338:	9305      	str	r3, [sp, #20]
 800533a:	4619      	mov	r1, r3
 800533c:	f04f 0c0a 	mov.w	ip, #10
 8005340:	4620      	mov	r0, r4
 8005342:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005346:	3a30      	subs	r2, #48	; 0x30
 8005348:	2a09      	cmp	r2, #9
 800534a:	d903      	bls.n	8005354 <_svfiprintf_r+0x1a8>
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0c5      	beq.n	80052dc <_svfiprintf_r+0x130>
 8005350:	9105      	str	r1, [sp, #20]
 8005352:	e7c3      	b.n	80052dc <_svfiprintf_r+0x130>
 8005354:	fb0c 2101 	mla	r1, ip, r1, r2
 8005358:	4604      	mov	r4, r0
 800535a:	2301      	movs	r3, #1
 800535c:	e7f0      	b.n	8005340 <_svfiprintf_r+0x194>
 800535e:	ab03      	add	r3, sp, #12
 8005360:	9300      	str	r3, [sp, #0]
 8005362:	462a      	mov	r2, r5
 8005364:	4b0f      	ldr	r3, [pc, #60]	; (80053a4 <_svfiprintf_r+0x1f8>)
 8005366:	a904      	add	r1, sp, #16
 8005368:	4638      	mov	r0, r7
 800536a:	f3af 8000 	nop.w
 800536e:	1c42      	adds	r2, r0, #1
 8005370:	4606      	mov	r6, r0
 8005372:	d1d6      	bne.n	8005322 <_svfiprintf_r+0x176>
 8005374:	89ab      	ldrh	r3, [r5, #12]
 8005376:	065b      	lsls	r3, r3, #25
 8005378:	f53f af2c 	bmi.w	80051d4 <_svfiprintf_r+0x28>
 800537c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800537e:	b01d      	add	sp, #116	; 0x74
 8005380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005384:	ab03      	add	r3, sp, #12
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	462a      	mov	r2, r5
 800538a:	4b06      	ldr	r3, [pc, #24]	; (80053a4 <_svfiprintf_r+0x1f8>)
 800538c:	a904      	add	r1, sp, #16
 800538e:	4638      	mov	r0, r7
 8005390:	f000 f87a 	bl	8005488 <_printf_i>
 8005394:	e7eb      	b.n	800536e <_svfiprintf_r+0x1c2>
 8005396:	bf00      	nop
 8005398:	08005a54 	.word	0x08005a54
 800539c:	08005a5e 	.word	0x08005a5e
 80053a0:	00000000 	.word	0x00000000
 80053a4:	080050f5 	.word	0x080050f5
 80053a8:	08005a5a 	.word	0x08005a5a

080053ac <_printf_common>:
 80053ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053b0:	4616      	mov	r6, r2
 80053b2:	4699      	mov	r9, r3
 80053b4:	688a      	ldr	r2, [r1, #8]
 80053b6:	690b      	ldr	r3, [r1, #16]
 80053b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053bc:	4293      	cmp	r3, r2
 80053be:	bfb8      	it	lt
 80053c0:	4613      	movlt	r3, r2
 80053c2:	6033      	str	r3, [r6, #0]
 80053c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053c8:	4607      	mov	r7, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	b10a      	cbz	r2, 80053d2 <_printf_common+0x26>
 80053ce:	3301      	adds	r3, #1
 80053d0:	6033      	str	r3, [r6, #0]
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	0699      	lsls	r1, r3, #26
 80053d6:	bf42      	ittt	mi
 80053d8:	6833      	ldrmi	r3, [r6, #0]
 80053da:	3302      	addmi	r3, #2
 80053dc:	6033      	strmi	r3, [r6, #0]
 80053de:	6825      	ldr	r5, [r4, #0]
 80053e0:	f015 0506 	ands.w	r5, r5, #6
 80053e4:	d106      	bne.n	80053f4 <_printf_common+0x48>
 80053e6:	f104 0a19 	add.w	sl, r4, #25
 80053ea:	68e3      	ldr	r3, [r4, #12]
 80053ec:	6832      	ldr	r2, [r6, #0]
 80053ee:	1a9b      	subs	r3, r3, r2
 80053f0:	42ab      	cmp	r3, r5
 80053f2:	dc26      	bgt.n	8005442 <_printf_common+0x96>
 80053f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80053f8:	1e13      	subs	r3, r2, #0
 80053fa:	6822      	ldr	r2, [r4, #0]
 80053fc:	bf18      	it	ne
 80053fe:	2301      	movne	r3, #1
 8005400:	0692      	lsls	r2, r2, #26
 8005402:	d42b      	bmi.n	800545c <_printf_common+0xb0>
 8005404:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005408:	4649      	mov	r1, r9
 800540a:	4638      	mov	r0, r7
 800540c:	47c0      	blx	r8
 800540e:	3001      	adds	r0, #1
 8005410:	d01e      	beq.n	8005450 <_printf_common+0xa4>
 8005412:	6823      	ldr	r3, [r4, #0]
 8005414:	68e5      	ldr	r5, [r4, #12]
 8005416:	6832      	ldr	r2, [r6, #0]
 8005418:	f003 0306 	and.w	r3, r3, #6
 800541c:	2b04      	cmp	r3, #4
 800541e:	bf08      	it	eq
 8005420:	1aad      	subeq	r5, r5, r2
 8005422:	68a3      	ldr	r3, [r4, #8]
 8005424:	6922      	ldr	r2, [r4, #16]
 8005426:	bf0c      	ite	eq
 8005428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800542c:	2500      	movne	r5, #0
 800542e:	4293      	cmp	r3, r2
 8005430:	bfc4      	itt	gt
 8005432:	1a9b      	subgt	r3, r3, r2
 8005434:	18ed      	addgt	r5, r5, r3
 8005436:	2600      	movs	r6, #0
 8005438:	341a      	adds	r4, #26
 800543a:	42b5      	cmp	r5, r6
 800543c:	d11a      	bne.n	8005474 <_printf_common+0xc8>
 800543e:	2000      	movs	r0, #0
 8005440:	e008      	b.n	8005454 <_printf_common+0xa8>
 8005442:	2301      	movs	r3, #1
 8005444:	4652      	mov	r2, sl
 8005446:	4649      	mov	r1, r9
 8005448:	4638      	mov	r0, r7
 800544a:	47c0      	blx	r8
 800544c:	3001      	adds	r0, #1
 800544e:	d103      	bne.n	8005458 <_printf_common+0xac>
 8005450:	f04f 30ff 	mov.w	r0, #4294967295
 8005454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005458:	3501      	adds	r5, #1
 800545a:	e7c6      	b.n	80053ea <_printf_common+0x3e>
 800545c:	18e1      	adds	r1, r4, r3
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	2030      	movs	r0, #48	; 0x30
 8005462:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005466:	4422      	add	r2, r4
 8005468:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800546c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005470:	3302      	adds	r3, #2
 8005472:	e7c7      	b.n	8005404 <_printf_common+0x58>
 8005474:	2301      	movs	r3, #1
 8005476:	4622      	mov	r2, r4
 8005478:	4649      	mov	r1, r9
 800547a:	4638      	mov	r0, r7
 800547c:	47c0      	blx	r8
 800547e:	3001      	adds	r0, #1
 8005480:	d0e6      	beq.n	8005450 <_printf_common+0xa4>
 8005482:	3601      	adds	r6, #1
 8005484:	e7d9      	b.n	800543a <_printf_common+0x8e>
	...

08005488 <_printf_i>:
 8005488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800548c:	7e0f      	ldrb	r7, [r1, #24]
 800548e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005490:	2f78      	cmp	r7, #120	; 0x78
 8005492:	4691      	mov	r9, r2
 8005494:	4680      	mov	r8, r0
 8005496:	460c      	mov	r4, r1
 8005498:	469a      	mov	sl, r3
 800549a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800549e:	d807      	bhi.n	80054b0 <_printf_i+0x28>
 80054a0:	2f62      	cmp	r7, #98	; 0x62
 80054a2:	d80a      	bhi.n	80054ba <_printf_i+0x32>
 80054a4:	2f00      	cmp	r7, #0
 80054a6:	f000 80d8 	beq.w	800565a <_printf_i+0x1d2>
 80054aa:	2f58      	cmp	r7, #88	; 0x58
 80054ac:	f000 80a3 	beq.w	80055f6 <_printf_i+0x16e>
 80054b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054b8:	e03a      	b.n	8005530 <_printf_i+0xa8>
 80054ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054be:	2b15      	cmp	r3, #21
 80054c0:	d8f6      	bhi.n	80054b0 <_printf_i+0x28>
 80054c2:	a101      	add	r1, pc, #4	; (adr r1, 80054c8 <_printf_i+0x40>)
 80054c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054c8:	08005521 	.word	0x08005521
 80054cc:	08005535 	.word	0x08005535
 80054d0:	080054b1 	.word	0x080054b1
 80054d4:	080054b1 	.word	0x080054b1
 80054d8:	080054b1 	.word	0x080054b1
 80054dc:	080054b1 	.word	0x080054b1
 80054e0:	08005535 	.word	0x08005535
 80054e4:	080054b1 	.word	0x080054b1
 80054e8:	080054b1 	.word	0x080054b1
 80054ec:	080054b1 	.word	0x080054b1
 80054f0:	080054b1 	.word	0x080054b1
 80054f4:	08005641 	.word	0x08005641
 80054f8:	08005565 	.word	0x08005565
 80054fc:	08005623 	.word	0x08005623
 8005500:	080054b1 	.word	0x080054b1
 8005504:	080054b1 	.word	0x080054b1
 8005508:	08005663 	.word	0x08005663
 800550c:	080054b1 	.word	0x080054b1
 8005510:	08005565 	.word	0x08005565
 8005514:	080054b1 	.word	0x080054b1
 8005518:	080054b1 	.word	0x080054b1
 800551c:	0800562b 	.word	0x0800562b
 8005520:	682b      	ldr	r3, [r5, #0]
 8005522:	1d1a      	adds	r2, r3, #4
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	602a      	str	r2, [r5, #0]
 8005528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800552c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005530:	2301      	movs	r3, #1
 8005532:	e0a3      	b.n	800567c <_printf_i+0x1f4>
 8005534:	6820      	ldr	r0, [r4, #0]
 8005536:	6829      	ldr	r1, [r5, #0]
 8005538:	0606      	lsls	r6, r0, #24
 800553a:	f101 0304 	add.w	r3, r1, #4
 800553e:	d50a      	bpl.n	8005556 <_printf_i+0xce>
 8005540:	680e      	ldr	r6, [r1, #0]
 8005542:	602b      	str	r3, [r5, #0]
 8005544:	2e00      	cmp	r6, #0
 8005546:	da03      	bge.n	8005550 <_printf_i+0xc8>
 8005548:	232d      	movs	r3, #45	; 0x2d
 800554a:	4276      	negs	r6, r6
 800554c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005550:	485e      	ldr	r0, [pc, #376]	; (80056cc <_printf_i+0x244>)
 8005552:	230a      	movs	r3, #10
 8005554:	e019      	b.n	800558a <_printf_i+0x102>
 8005556:	680e      	ldr	r6, [r1, #0]
 8005558:	602b      	str	r3, [r5, #0]
 800555a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800555e:	bf18      	it	ne
 8005560:	b236      	sxthne	r6, r6
 8005562:	e7ef      	b.n	8005544 <_printf_i+0xbc>
 8005564:	682b      	ldr	r3, [r5, #0]
 8005566:	6820      	ldr	r0, [r4, #0]
 8005568:	1d19      	adds	r1, r3, #4
 800556a:	6029      	str	r1, [r5, #0]
 800556c:	0601      	lsls	r1, r0, #24
 800556e:	d501      	bpl.n	8005574 <_printf_i+0xec>
 8005570:	681e      	ldr	r6, [r3, #0]
 8005572:	e002      	b.n	800557a <_printf_i+0xf2>
 8005574:	0646      	lsls	r6, r0, #25
 8005576:	d5fb      	bpl.n	8005570 <_printf_i+0xe8>
 8005578:	881e      	ldrh	r6, [r3, #0]
 800557a:	4854      	ldr	r0, [pc, #336]	; (80056cc <_printf_i+0x244>)
 800557c:	2f6f      	cmp	r7, #111	; 0x6f
 800557e:	bf0c      	ite	eq
 8005580:	2308      	moveq	r3, #8
 8005582:	230a      	movne	r3, #10
 8005584:	2100      	movs	r1, #0
 8005586:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800558a:	6865      	ldr	r5, [r4, #4]
 800558c:	60a5      	str	r5, [r4, #8]
 800558e:	2d00      	cmp	r5, #0
 8005590:	bfa2      	ittt	ge
 8005592:	6821      	ldrge	r1, [r4, #0]
 8005594:	f021 0104 	bicge.w	r1, r1, #4
 8005598:	6021      	strge	r1, [r4, #0]
 800559a:	b90e      	cbnz	r6, 80055a0 <_printf_i+0x118>
 800559c:	2d00      	cmp	r5, #0
 800559e:	d04d      	beq.n	800563c <_printf_i+0x1b4>
 80055a0:	4615      	mov	r5, r2
 80055a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80055a6:	fb03 6711 	mls	r7, r3, r1, r6
 80055aa:	5dc7      	ldrb	r7, [r0, r7]
 80055ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055b0:	4637      	mov	r7, r6
 80055b2:	42bb      	cmp	r3, r7
 80055b4:	460e      	mov	r6, r1
 80055b6:	d9f4      	bls.n	80055a2 <_printf_i+0x11a>
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d10b      	bne.n	80055d4 <_printf_i+0x14c>
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	07de      	lsls	r6, r3, #31
 80055c0:	d508      	bpl.n	80055d4 <_printf_i+0x14c>
 80055c2:	6923      	ldr	r3, [r4, #16]
 80055c4:	6861      	ldr	r1, [r4, #4]
 80055c6:	4299      	cmp	r1, r3
 80055c8:	bfde      	ittt	le
 80055ca:	2330      	movle	r3, #48	; 0x30
 80055cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055d4:	1b52      	subs	r2, r2, r5
 80055d6:	6122      	str	r2, [r4, #16]
 80055d8:	f8cd a000 	str.w	sl, [sp]
 80055dc:	464b      	mov	r3, r9
 80055de:	aa03      	add	r2, sp, #12
 80055e0:	4621      	mov	r1, r4
 80055e2:	4640      	mov	r0, r8
 80055e4:	f7ff fee2 	bl	80053ac <_printf_common>
 80055e8:	3001      	adds	r0, #1
 80055ea:	d14c      	bne.n	8005686 <_printf_i+0x1fe>
 80055ec:	f04f 30ff 	mov.w	r0, #4294967295
 80055f0:	b004      	add	sp, #16
 80055f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055f6:	4835      	ldr	r0, [pc, #212]	; (80056cc <_printf_i+0x244>)
 80055f8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80055fc:	6829      	ldr	r1, [r5, #0]
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	f851 6b04 	ldr.w	r6, [r1], #4
 8005604:	6029      	str	r1, [r5, #0]
 8005606:	061d      	lsls	r5, r3, #24
 8005608:	d514      	bpl.n	8005634 <_printf_i+0x1ac>
 800560a:	07df      	lsls	r7, r3, #31
 800560c:	bf44      	itt	mi
 800560e:	f043 0320 	orrmi.w	r3, r3, #32
 8005612:	6023      	strmi	r3, [r4, #0]
 8005614:	b91e      	cbnz	r6, 800561e <_printf_i+0x196>
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	f023 0320 	bic.w	r3, r3, #32
 800561c:	6023      	str	r3, [r4, #0]
 800561e:	2310      	movs	r3, #16
 8005620:	e7b0      	b.n	8005584 <_printf_i+0xfc>
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	f043 0320 	orr.w	r3, r3, #32
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	2378      	movs	r3, #120	; 0x78
 800562c:	4828      	ldr	r0, [pc, #160]	; (80056d0 <_printf_i+0x248>)
 800562e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005632:	e7e3      	b.n	80055fc <_printf_i+0x174>
 8005634:	0659      	lsls	r1, r3, #25
 8005636:	bf48      	it	mi
 8005638:	b2b6      	uxthmi	r6, r6
 800563a:	e7e6      	b.n	800560a <_printf_i+0x182>
 800563c:	4615      	mov	r5, r2
 800563e:	e7bb      	b.n	80055b8 <_printf_i+0x130>
 8005640:	682b      	ldr	r3, [r5, #0]
 8005642:	6826      	ldr	r6, [r4, #0]
 8005644:	6961      	ldr	r1, [r4, #20]
 8005646:	1d18      	adds	r0, r3, #4
 8005648:	6028      	str	r0, [r5, #0]
 800564a:	0635      	lsls	r5, r6, #24
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	d501      	bpl.n	8005654 <_printf_i+0x1cc>
 8005650:	6019      	str	r1, [r3, #0]
 8005652:	e002      	b.n	800565a <_printf_i+0x1d2>
 8005654:	0670      	lsls	r0, r6, #25
 8005656:	d5fb      	bpl.n	8005650 <_printf_i+0x1c8>
 8005658:	8019      	strh	r1, [r3, #0]
 800565a:	2300      	movs	r3, #0
 800565c:	6123      	str	r3, [r4, #16]
 800565e:	4615      	mov	r5, r2
 8005660:	e7ba      	b.n	80055d8 <_printf_i+0x150>
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	1d1a      	adds	r2, r3, #4
 8005666:	602a      	str	r2, [r5, #0]
 8005668:	681d      	ldr	r5, [r3, #0]
 800566a:	6862      	ldr	r2, [r4, #4]
 800566c:	2100      	movs	r1, #0
 800566e:	4628      	mov	r0, r5
 8005670:	f7fa feee 	bl	8000450 <memchr>
 8005674:	b108      	cbz	r0, 800567a <_printf_i+0x1f2>
 8005676:	1b40      	subs	r0, r0, r5
 8005678:	6060      	str	r0, [r4, #4]
 800567a:	6863      	ldr	r3, [r4, #4]
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	2300      	movs	r3, #0
 8005680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005684:	e7a8      	b.n	80055d8 <_printf_i+0x150>
 8005686:	6923      	ldr	r3, [r4, #16]
 8005688:	462a      	mov	r2, r5
 800568a:	4649      	mov	r1, r9
 800568c:	4640      	mov	r0, r8
 800568e:	47d0      	blx	sl
 8005690:	3001      	adds	r0, #1
 8005692:	d0ab      	beq.n	80055ec <_printf_i+0x164>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	079b      	lsls	r3, r3, #30
 8005698:	d413      	bmi.n	80056c2 <_printf_i+0x23a>
 800569a:	68e0      	ldr	r0, [r4, #12]
 800569c:	9b03      	ldr	r3, [sp, #12]
 800569e:	4298      	cmp	r0, r3
 80056a0:	bfb8      	it	lt
 80056a2:	4618      	movlt	r0, r3
 80056a4:	e7a4      	b.n	80055f0 <_printf_i+0x168>
 80056a6:	2301      	movs	r3, #1
 80056a8:	4632      	mov	r2, r6
 80056aa:	4649      	mov	r1, r9
 80056ac:	4640      	mov	r0, r8
 80056ae:	47d0      	blx	sl
 80056b0:	3001      	adds	r0, #1
 80056b2:	d09b      	beq.n	80055ec <_printf_i+0x164>
 80056b4:	3501      	adds	r5, #1
 80056b6:	68e3      	ldr	r3, [r4, #12]
 80056b8:	9903      	ldr	r1, [sp, #12]
 80056ba:	1a5b      	subs	r3, r3, r1
 80056bc:	42ab      	cmp	r3, r5
 80056be:	dcf2      	bgt.n	80056a6 <_printf_i+0x21e>
 80056c0:	e7eb      	b.n	800569a <_printf_i+0x212>
 80056c2:	2500      	movs	r5, #0
 80056c4:	f104 0619 	add.w	r6, r4, #25
 80056c8:	e7f5      	b.n	80056b6 <_printf_i+0x22e>
 80056ca:	bf00      	nop
 80056cc:	08005a65 	.word	0x08005a65
 80056d0:	08005a76 	.word	0x08005a76

080056d4 <memcpy>:
 80056d4:	440a      	add	r2, r1
 80056d6:	4291      	cmp	r1, r2
 80056d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80056dc:	d100      	bne.n	80056e0 <memcpy+0xc>
 80056de:	4770      	bx	lr
 80056e0:	b510      	push	{r4, lr}
 80056e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056ea:	4291      	cmp	r1, r2
 80056ec:	d1f9      	bne.n	80056e2 <memcpy+0xe>
 80056ee:	bd10      	pop	{r4, pc}

080056f0 <memmove>:
 80056f0:	4288      	cmp	r0, r1
 80056f2:	b510      	push	{r4, lr}
 80056f4:	eb01 0402 	add.w	r4, r1, r2
 80056f8:	d902      	bls.n	8005700 <memmove+0x10>
 80056fa:	4284      	cmp	r4, r0
 80056fc:	4623      	mov	r3, r4
 80056fe:	d807      	bhi.n	8005710 <memmove+0x20>
 8005700:	1e43      	subs	r3, r0, #1
 8005702:	42a1      	cmp	r1, r4
 8005704:	d008      	beq.n	8005718 <memmove+0x28>
 8005706:	f811 2b01 	ldrb.w	r2, [r1], #1
 800570a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800570e:	e7f8      	b.n	8005702 <memmove+0x12>
 8005710:	4402      	add	r2, r0
 8005712:	4601      	mov	r1, r0
 8005714:	428a      	cmp	r2, r1
 8005716:	d100      	bne.n	800571a <memmove+0x2a>
 8005718:	bd10      	pop	{r4, pc}
 800571a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800571e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005722:	e7f7      	b.n	8005714 <memmove+0x24>

08005724 <_free_r>:
 8005724:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005726:	2900      	cmp	r1, #0
 8005728:	d044      	beq.n	80057b4 <_free_r+0x90>
 800572a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800572e:	9001      	str	r0, [sp, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	f1a1 0404 	sub.w	r4, r1, #4
 8005736:	bfb8      	it	lt
 8005738:	18e4      	addlt	r4, r4, r3
 800573a:	f000 f913 	bl	8005964 <__malloc_lock>
 800573e:	4a1e      	ldr	r2, [pc, #120]	; (80057b8 <_free_r+0x94>)
 8005740:	9801      	ldr	r0, [sp, #4]
 8005742:	6813      	ldr	r3, [r2, #0]
 8005744:	b933      	cbnz	r3, 8005754 <_free_r+0x30>
 8005746:	6063      	str	r3, [r4, #4]
 8005748:	6014      	str	r4, [r2, #0]
 800574a:	b003      	add	sp, #12
 800574c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005750:	f000 b90e 	b.w	8005970 <__malloc_unlock>
 8005754:	42a3      	cmp	r3, r4
 8005756:	d908      	bls.n	800576a <_free_r+0x46>
 8005758:	6825      	ldr	r5, [r4, #0]
 800575a:	1961      	adds	r1, r4, r5
 800575c:	428b      	cmp	r3, r1
 800575e:	bf01      	itttt	eq
 8005760:	6819      	ldreq	r1, [r3, #0]
 8005762:	685b      	ldreq	r3, [r3, #4]
 8005764:	1949      	addeq	r1, r1, r5
 8005766:	6021      	streq	r1, [r4, #0]
 8005768:	e7ed      	b.n	8005746 <_free_r+0x22>
 800576a:	461a      	mov	r2, r3
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	b10b      	cbz	r3, 8005774 <_free_r+0x50>
 8005770:	42a3      	cmp	r3, r4
 8005772:	d9fa      	bls.n	800576a <_free_r+0x46>
 8005774:	6811      	ldr	r1, [r2, #0]
 8005776:	1855      	adds	r5, r2, r1
 8005778:	42a5      	cmp	r5, r4
 800577a:	d10b      	bne.n	8005794 <_free_r+0x70>
 800577c:	6824      	ldr	r4, [r4, #0]
 800577e:	4421      	add	r1, r4
 8005780:	1854      	adds	r4, r2, r1
 8005782:	42a3      	cmp	r3, r4
 8005784:	6011      	str	r1, [r2, #0]
 8005786:	d1e0      	bne.n	800574a <_free_r+0x26>
 8005788:	681c      	ldr	r4, [r3, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	6053      	str	r3, [r2, #4]
 800578e:	4421      	add	r1, r4
 8005790:	6011      	str	r1, [r2, #0]
 8005792:	e7da      	b.n	800574a <_free_r+0x26>
 8005794:	d902      	bls.n	800579c <_free_r+0x78>
 8005796:	230c      	movs	r3, #12
 8005798:	6003      	str	r3, [r0, #0]
 800579a:	e7d6      	b.n	800574a <_free_r+0x26>
 800579c:	6825      	ldr	r5, [r4, #0]
 800579e:	1961      	adds	r1, r4, r5
 80057a0:	428b      	cmp	r3, r1
 80057a2:	bf04      	itt	eq
 80057a4:	6819      	ldreq	r1, [r3, #0]
 80057a6:	685b      	ldreq	r3, [r3, #4]
 80057a8:	6063      	str	r3, [r4, #4]
 80057aa:	bf04      	itt	eq
 80057ac:	1949      	addeq	r1, r1, r5
 80057ae:	6021      	streq	r1, [r4, #0]
 80057b0:	6054      	str	r4, [r2, #4]
 80057b2:	e7ca      	b.n	800574a <_free_r+0x26>
 80057b4:	b003      	add	sp, #12
 80057b6:	bd30      	pop	{r4, r5, pc}
 80057b8:	2000124c 	.word	0x2000124c

080057bc <sbrk_aligned>:
 80057bc:	b570      	push	{r4, r5, r6, lr}
 80057be:	4e0e      	ldr	r6, [pc, #56]	; (80057f8 <sbrk_aligned+0x3c>)
 80057c0:	460c      	mov	r4, r1
 80057c2:	6831      	ldr	r1, [r6, #0]
 80057c4:	4605      	mov	r5, r0
 80057c6:	b911      	cbnz	r1, 80057ce <sbrk_aligned+0x12>
 80057c8:	f000 f8bc 	bl	8005944 <_sbrk_r>
 80057cc:	6030      	str	r0, [r6, #0]
 80057ce:	4621      	mov	r1, r4
 80057d0:	4628      	mov	r0, r5
 80057d2:	f000 f8b7 	bl	8005944 <_sbrk_r>
 80057d6:	1c43      	adds	r3, r0, #1
 80057d8:	d00a      	beq.n	80057f0 <sbrk_aligned+0x34>
 80057da:	1cc4      	adds	r4, r0, #3
 80057dc:	f024 0403 	bic.w	r4, r4, #3
 80057e0:	42a0      	cmp	r0, r4
 80057e2:	d007      	beq.n	80057f4 <sbrk_aligned+0x38>
 80057e4:	1a21      	subs	r1, r4, r0
 80057e6:	4628      	mov	r0, r5
 80057e8:	f000 f8ac 	bl	8005944 <_sbrk_r>
 80057ec:	3001      	adds	r0, #1
 80057ee:	d101      	bne.n	80057f4 <sbrk_aligned+0x38>
 80057f0:	f04f 34ff 	mov.w	r4, #4294967295
 80057f4:	4620      	mov	r0, r4
 80057f6:	bd70      	pop	{r4, r5, r6, pc}
 80057f8:	20001250 	.word	0x20001250

080057fc <_malloc_r>:
 80057fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005800:	1ccd      	adds	r5, r1, #3
 8005802:	f025 0503 	bic.w	r5, r5, #3
 8005806:	3508      	adds	r5, #8
 8005808:	2d0c      	cmp	r5, #12
 800580a:	bf38      	it	cc
 800580c:	250c      	movcc	r5, #12
 800580e:	2d00      	cmp	r5, #0
 8005810:	4607      	mov	r7, r0
 8005812:	db01      	blt.n	8005818 <_malloc_r+0x1c>
 8005814:	42a9      	cmp	r1, r5
 8005816:	d905      	bls.n	8005824 <_malloc_r+0x28>
 8005818:	230c      	movs	r3, #12
 800581a:	603b      	str	r3, [r7, #0]
 800581c:	2600      	movs	r6, #0
 800581e:	4630      	mov	r0, r6
 8005820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005824:	4e2e      	ldr	r6, [pc, #184]	; (80058e0 <_malloc_r+0xe4>)
 8005826:	f000 f89d 	bl	8005964 <__malloc_lock>
 800582a:	6833      	ldr	r3, [r6, #0]
 800582c:	461c      	mov	r4, r3
 800582e:	bb34      	cbnz	r4, 800587e <_malloc_r+0x82>
 8005830:	4629      	mov	r1, r5
 8005832:	4638      	mov	r0, r7
 8005834:	f7ff ffc2 	bl	80057bc <sbrk_aligned>
 8005838:	1c43      	adds	r3, r0, #1
 800583a:	4604      	mov	r4, r0
 800583c:	d14d      	bne.n	80058da <_malloc_r+0xde>
 800583e:	6834      	ldr	r4, [r6, #0]
 8005840:	4626      	mov	r6, r4
 8005842:	2e00      	cmp	r6, #0
 8005844:	d140      	bne.n	80058c8 <_malloc_r+0xcc>
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	4631      	mov	r1, r6
 800584a:	4638      	mov	r0, r7
 800584c:	eb04 0803 	add.w	r8, r4, r3
 8005850:	f000 f878 	bl	8005944 <_sbrk_r>
 8005854:	4580      	cmp	r8, r0
 8005856:	d13a      	bne.n	80058ce <_malloc_r+0xd2>
 8005858:	6821      	ldr	r1, [r4, #0]
 800585a:	3503      	adds	r5, #3
 800585c:	1a6d      	subs	r5, r5, r1
 800585e:	f025 0503 	bic.w	r5, r5, #3
 8005862:	3508      	adds	r5, #8
 8005864:	2d0c      	cmp	r5, #12
 8005866:	bf38      	it	cc
 8005868:	250c      	movcc	r5, #12
 800586a:	4629      	mov	r1, r5
 800586c:	4638      	mov	r0, r7
 800586e:	f7ff ffa5 	bl	80057bc <sbrk_aligned>
 8005872:	3001      	adds	r0, #1
 8005874:	d02b      	beq.n	80058ce <_malloc_r+0xd2>
 8005876:	6823      	ldr	r3, [r4, #0]
 8005878:	442b      	add	r3, r5
 800587a:	6023      	str	r3, [r4, #0]
 800587c:	e00e      	b.n	800589c <_malloc_r+0xa0>
 800587e:	6822      	ldr	r2, [r4, #0]
 8005880:	1b52      	subs	r2, r2, r5
 8005882:	d41e      	bmi.n	80058c2 <_malloc_r+0xc6>
 8005884:	2a0b      	cmp	r2, #11
 8005886:	d916      	bls.n	80058b6 <_malloc_r+0xba>
 8005888:	1961      	adds	r1, r4, r5
 800588a:	42a3      	cmp	r3, r4
 800588c:	6025      	str	r5, [r4, #0]
 800588e:	bf18      	it	ne
 8005890:	6059      	strne	r1, [r3, #4]
 8005892:	6863      	ldr	r3, [r4, #4]
 8005894:	bf08      	it	eq
 8005896:	6031      	streq	r1, [r6, #0]
 8005898:	5162      	str	r2, [r4, r5]
 800589a:	604b      	str	r3, [r1, #4]
 800589c:	4638      	mov	r0, r7
 800589e:	f104 060b 	add.w	r6, r4, #11
 80058a2:	f000 f865 	bl	8005970 <__malloc_unlock>
 80058a6:	f026 0607 	bic.w	r6, r6, #7
 80058aa:	1d23      	adds	r3, r4, #4
 80058ac:	1af2      	subs	r2, r6, r3
 80058ae:	d0b6      	beq.n	800581e <_malloc_r+0x22>
 80058b0:	1b9b      	subs	r3, r3, r6
 80058b2:	50a3      	str	r3, [r4, r2]
 80058b4:	e7b3      	b.n	800581e <_malloc_r+0x22>
 80058b6:	6862      	ldr	r2, [r4, #4]
 80058b8:	42a3      	cmp	r3, r4
 80058ba:	bf0c      	ite	eq
 80058bc:	6032      	streq	r2, [r6, #0]
 80058be:	605a      	strne	r2, [r3, #4]
 80058c0:	e7ec      	b.n	800589c <_malloc_r+0xa0>
 80058c2:	4623      	mov	r3, r4
 80058c4:	6864      	ldr	r4, [r4, #4]
 80058c6:	e7b2      	b.n	800582e <_malloc_r+0x32>
 80058c8:	4634      	mov	r4, r6
 80058ca:	6876      	ldr	r6, [r6, #4]
 80058cc:	e7b9      	b.n	8005842 <_malloc_r+0x46>
 80058ce:	230c      	movs	r3, #12
 80058d0:	603b      	str	r3, [r7, #0]
 80058d2:	4638      	mov	r0, r7
 80058d4:	f000 f84c 	bl	8005970 <__malloc_unlock>
 80058d8:	e7a1      	b.n	800581e <_malloc_r+0x22>
 80058da:	6025      	str	r5, [r4, #0]
 80058dc:	e7de      	b.n	800589c <_malloc_r+0xa0>
 80058de:	bf00      	nop
 80058e0:	2000124c 	.word	0x2000124c

080058e4 <_realloc_r>:
 80058e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e8:	4680      	mov	r8, r0
 80058ea:	4614      	mov	r4, r2
 80058ec:	460e      	mov	r6, r1
 80058ee:	b921      	cbnz	r1, 80058fa <_realloc_r+0x16>
 80058f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058f4:	4611      	mov	r1, r2
 80058f6:	f7ff bf81 	b.w	80057fc <_malloc_r>
 80058fa:	b92a      	cbnz	r2, 8005908 <_realloc_r+0x24>
 80058fc:	f7ff ff12 	bl	8005724 <_free_r>
 8005900:	4625      	mov	r5, r4
 8005902:	4628      	mov	r0, r5
 8005904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005908:	f000 f838 	bl	800597c <_malloc_usable_size_r>
 800590c:	4284      	cmp	r4, r0
 800590e:	4607      	mov	r7, r0
 8005910:	d802      	bhi.n	8005918 <_realloc_r+0x34>
 8005912:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005916:	d812      	bhi.n	800593e <_realloc_r+0x5a>
 8005918:	4621      	mov	r1, r4
 800591a:	4640      	mov	r0, r8
 800591c:	f7ff ff6e 	bl	80057fc <_malloc_r>
 8005920:	4605      	mov	r5, r0
 8005922:	2800      	cmp	r0, #0
 8005924:	d0ed      	beq.n	8005902 <_realloc_r+0x1e>
 8005926:	42bc      	cmp	r4, r7
 8005928:	4622      	mov	r2, r4
 800592a:	4631      	mov	r1, r6
 800592c:	bf28      	it	cs
 800592e:	463a      	movcs	r2, r7
 8005930:	f7ff fed0 	bl	80056d4 <memcpy>
 8005934:	4631      	mov	r1, r6
 8005936:	4640      	mov	r0, r8
 8005938:	f7ff fef4 	bl	8005724 <_free_r>
 800593c:	e7e1      	b.n	8005902 <_realloc_r+0x1e>
 800593e:	4635      	mov	r5, r6
 8005940:	e7df      	b.n	8005902 <_realloc_r+0x1e>
	...

08005944 <_sbrk_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4d06      	ldr	r5, [pc, #24]	; (8005960 <_sbrk_r+0x1c>)
 8005948:	2300      	movs	r3, #0
 800594a:	4604      	mov	r4, r0
 800594c:	4608      	mov	r0, r1
 800594e:	602b      	str	r3, [r5, #0]
 8005950:	f7fb fc62 	bl	8001218 <_sbrk>
 8005954:	1c43      	adds	r3, r0, #1
 8005956:	d102      	bne.n	800595e <_sbrk_r+0x1a>
 8005958:	682b      	ldr	r3, [r5, #0]
 800595a:	b103      	cbz	r3, 800595e <_sbrk_r+0x1a>
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	bd38      	pop	{r3, r4, r5, pc}
 8005960:	20001254 	.word	0x20001254

08005964 <__malloc_lock>:
 8005964:	4801      	ldr	r0, [pc, #4]	; (800596c <__malloc_lock+0x8>)
 8005966:	f000 b811 	b.w	800598c <__retarget_lock_acquire_recursive>
 800596a:	bf00      	nop
 800596c:	20001258 	.word	0x20001258

08005970 <__malloc_unlock>:
 8005970:	4801      	ldr	r0, [pc, #4]	; (8005978 <__malloc_unlock+0x8>)
 8005972:	f000 b80c 	b.w	800598e <__retarget_lock_release_recursive>
 8005976:	bf00      	nop
 8005978:	20001258 	.word	0x20001258

0800597c <_malloc_usable_size_r>:
 800597c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005980:	1f18      	subs	r0, r3, #4
 8005982:	2b00      	cmp	r3, #0
 8005984:	bfbc      	itt	lt
 8005986:	580b      	ldrlt	r3, [r1, r0]
 8005988:	18c0      	addlt	r0, r0, r3
 800598a:	4770      	bx	lr

0800598c <__retarget_lock_acquire_recursive>:
 800598c:	4770      	bx	lr

0800598e <__retarget_lock_release_recursive>:
 800598e:	4770      	bx	lr

08005990 <_init>:
 8005990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005992:	bf00      	nop
 8005994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005996:	bc08      	pop	{r3}
 8005998:	469e      	mov	lr, r3
 800599a:	4770      	bx	lr

0800599c <_fini>:
 800599c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800599e:	bf00      	nop
 80059a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059a2:	bc08      	pop	{r3}
 80059a4:	469e      	mov	lr, r3
 80059a6:	4770      	bx	lr
