

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Tue Dec 26 23:07:36 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  8928959|  8928959|  89.290 ms|  89.290 ms|  8928960|  8928960|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- get_input1                                          |   111720|   111720|      1862|          -|          -|      60|        no|
        | + get_input1_2                                       |     1860|     1860|        31|          -|          -|      60|        no|
        |- conv2d1_conv2d1_2_conv2d1_3                         |   538247|   538247|        13|          5|          1|  107648|       yes|
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3    |    53825|    53825|         4|          2|          1|   26912|       yes|
        |- conv2d1_conv2d1_2_conv2d1_3                         |  6998400|  6998400|       300|          -|          -|   23328|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6                      |      294|      294|         8|          1|          1|     288|       yes|
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3    |    10817|    10817|         4|          2|          1|    5408|       yes|
        |- conv2d1_conv2d1_2_conv2d1_3                         |  1161600|  1161600|       300|          -|          -|    3872|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6                      |      294|      294|         8|          1|          1|     288|       yes|
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3    |     1600|     1600|         3|          2|          1|     800|       yes|
        |- VITIS_LOOP_185_1_VITIS_LOOP_186_2_VITIS_LOOP_187_3  |      800|      800|         2|          1|          1|     800|       yes|
        |- dense_relu1                                         |    51648|    51648|       807|          -|          -|      64|        no|
        | + dense_relu1_2                                      |      803|      803|         5|          1|          1|     800|       yes|
        |- dense_relu1                                         |       98|       98|        68|          1|          1|      32|       yes|
        |- dense_relu1                                         |       50|       50|        36|          1|          1|      16|       yes|
        |- dense1                                              |        6|        6|         4|          1|          1|       4|       yes|
        |- softmax1                                            |        7|        7|         5|          1|          1|       4|       yes|
        |- softmax2                                            |       54|       54|        52|          1|          1|       4|       yes|
        |- send_result                                         |        5|        5|         3|          1|          1|       4|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 2, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 8
  * Pipeline-5: initiation interval (II) = 2, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 5
  * Pipeline-8: initiation interval (II) = 1, depth = 68
  * Pipeline-9: initiation interval (II) = 1, depth = 36
  * Pipeline-10: initiation interval (II) = 1, depth = 4
  * Pipeline-11: initiation interval (II) = 1, depth = 5
  * Pipeline-12: initiation interval (II) = 1, depth = 52
  * Pipeline-13: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 328
* Pipeline : 14
  Pipeline-0 : II = 5, D = 13, States = { 34 35 36 37 38 39 40 41 42 43 44 45 46 }
  Pipeline-1 : II = 2, D = 4, States = { 48 49 50 51 }
  Pipeline-2 : II = 1, D = 8, States = { 57 58 59 60 61 62 63 64 }
  Pipeline-3 : II = 2, D = 4, States = { 66 67 68 69 }
  Pipeline-4 : II = 1, D = 8, States = { 75 76 77 78 79 80 81 82 }
  Pipeline-5 : II = 2, D = 3, States = { 84 85 86 }
  Pipeline-6 : II = 1, D = 2, States = { 88 89 }
  Pipeline-7 : II = 1, D = 5, States = { 93 94 95 96 97 }
  Pipeline-8 : II = 1, D = 68, States = { 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 }
  Pipeline-9 : II = 1, D = 36, States = { 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 }
  Pipeline-10 : II = 1, D = 4, States = { 261 262 263 264 }
  Pipeline-11 : II = 1, D = 5, States = { 266 267 268 269 270 }
  Pipeline-12 : II = 1, D = 52, States = { 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 }
  Pipeline-13 : II = 1, D = 3, States = { 325 326 327 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 34 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 3 
34 --> 47 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 34 
47 --> 48 
48 --> 52 49 
49 --> 50 
50 --> 51 
51 --> 48 
52 --> 53 
53 --> 54 66 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 65 63 
63 --> 64 
64 --> 57 
65 --> 53 
66 --> 70 67 
67 --> 68 
68 --> 69 
69 --> 66 
70 --> 71 
71 --> 72 84 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 83 81 
81 --> 82 
82 --> 75 
83 --> 71 
84 --> 87 85 
85 --> 86 
86 --> 84 
87 --> 88 
88 --> 90 89 
89 --> 88 
90 --> 91 
91 --> 92 99 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 98 96 
96 --> 97 
97 --> 93 
98 --> 91 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 199 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 131 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 252 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 216 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 265 262 
262 --> 263 
263 --> 264 
264 --> 261 
265 --> 266 
266 --> 271 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 266 
271 --> 272 
272 --> 324 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 272 
324 --> 325 
325 --> 328 326 
326 --> 327 
327 --> 325 
328 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 329 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_12, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_12, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.48ns)   --->   "%br_ln272 = br void" [../src/hls/cnn.cpp:272]   --->   Operation 335 'br' 'br_ln272' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln272, void, i6 0, void" [../src/hls/cnn.cpp:272]   --->   Operation 336 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.88ns)   --->   "%add_ln272 = add i6 %i, i6 1" [../src/hls/cnn.cpp:272]   --->   Operation 337 'add' 'add_ln272' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0" [../src/hls/cnn.cpp:279]   --->   Operation 338 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [../src/hls/cnn.cpp:279]   --->   Operation 339 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i8 %tmp_2" [../src/hls/cnn.cpp:279]   --->   Operation 340 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.96ns)   --->   "%sub_ln279 = sub i12 %tmp_1, i12 %zext_ln279" [../src/hls/cnn.cpp:279]   --->   Operation 341 'sub' 'sub_ln279' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.87ns)   --->   "%icmp_ln272 = icmp_eq  i6 %i, i6 60" [../src/hls/cnn.cpp:272]   --->   Operation 342 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 343 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.split97, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:272]   --->   Operation 344 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:272]   --->   Operation 345 'specloopname' 'specloopname_ln272' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.48ns)   --->   "%br_ln274 = br void" [../src/hls/cnn.cpp:274]   --->   Operation 346 'br' 'br_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.48>
ST_2 : Operation 347 [1/1] (0.48ns)   --->   "%br_ln1116 = br void %.preheader.preheader"   --->   Operation 347 'br' 'br_ln1116' <Predicate = (icmp_ln272)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 0.96>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%ii = phi i6 %add_ln274, void %.split95_ifconv, i6 0, void %.split97" [../src/hls/cnn.cpp:274]   --->   Operation 348 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.88ns)   --->   "%add_ln274 = add i6 %ii, i6 1" [../src/hls/cnn.cpp:274]   --->   Operation 349 'add' 'add_ln274' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln279_1 = zext i6 %ii" [../src/hls/cnn.cpp:279]   --->   Operation 350 'zext' 'zext_ln279_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.96ns)   --->   "%add_ln279 = add i12 %sub_ln279, i12 %zext_ln279_1" [../src/hls/cnn.cpp:279]   --->   Operation 351 'add' 'add_ln279' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln279_2 = zext i12 %add_ln279" [../src/hls/cnn.cpp:279]   --->   Operation 352 'zext' 'zext_ln279_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln279_2" [../src/hls/cnn.cpp:279]   --->   Operation 353 'getelementptr' 'cnn_input_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.87ns)   --->   "%icmp_ln274 = icmp_eq  i6 %ii, i6 60" [../src/hls/cnn.cpp:274]   --->   Operation 354 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 355 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln274, void %.split95_ifconv, void" [../src/hls/cnn.cpp:274]   --->   Operation 356 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 357 'br' 'br_ln0' <Predicate = (icmp_ln274)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%infer_input_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %infer_input_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 358 'read' 'infer_input_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 359 [4/4] (6.67ns)   --->   "%conv5 = sitofp i32 %infer_input_V_read" [../src/hls/cnn.cpp:279]   --->   Operation 359 'sitofp' 'conv5' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 360 [3/4] (6.67ns)   --->   "%conv5 = sitofp i32 %infer_input_V_read" [../src/hls/cnn.cpp:279]   --->   Operation 360 'sitofp' 'conv5' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 361 [2/4] (6.67ns)   --->   "%conv5 = sitofp i32 %infer_input_V_read" [../src/hls/cnn.cpp:279]   --->   Operation 361 'sitofp' 'conv5' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 362 [1/4] (6.67ns)   --->   "%conv5 = sitofp i32 %infer_input_V_read" [../src/hls/cnn.cpp:279]   --->   Operation 362 'sitofp' 'conv5' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 363 [2/2] (2.78ns)   --->   "%conv6 = fpext i32 %conv5" [../src/hls/cnn.cpp:279]   --->   Operation 363 'fpext' 'conv6' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 364 [1/2] (2.78ns)   --->   "%conv6 = fpext i32 %conv5" [../src/hls/cnn.cpp:279]   --->   Operation 364 'fpext' 'conv6' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 365 [22/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 365 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 366 [21/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 366 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 367 [20/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 367 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 368 [19/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 368 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 369 [18/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 369 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 370 [17/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 370 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 371 [16/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 371 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 372 [15/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 372 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 373 [14/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 373 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 374 [13/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 374 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 375 [12/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 375 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 376 [11/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 376 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 377 [10/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 377 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 378 [9/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 378 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 379 [8/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 379 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 380 [7/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 380 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 381 [6/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 381 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 382 [5/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 382 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 383 [4/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 383 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 384 [3/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 384 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 385 [2/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 385 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 386 [1/22] (7.28ns)   --->   "%v_assign = ddiv i64 %conv6, i64 255" [../src/hls/cnn.cpp:279]   --->   Operation 386 'ddiv' 'v_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.50>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln702 = bitcast i64 %v_assign"   --->   Operation 387 'bitcast' 'bitcast_ln702' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln702"   --->   Operation 388 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln702, i32 63"   --->   Operation 389 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln702, i32 52, i32 62"   --->   Operation 390 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %p_Result_s"   --->   Operation 391 'zext' 'zext_ln455' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln702"   --->   Operation 392 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 393 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp"   --->   Operation 394 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (1.32ns)   --->   "%sub_ln455 = sub i54 0, i54 %zext_ln569"   --->   Operation 395 'sub' 'sub_ln455' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 396 [1/1] (0.41ns)   --->   "%select_ln570 = select i1 %tmp_41, i54 %sub_ln455, i54 %zext_ln569"   --->   Operation 396 'select' 'select_ln570' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 397 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln557, i63 0"   --->   Operation 397 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 398 [1/1] (0.96ns)   --->   "%sub_ln575 = sub i12 1075, i12 %zext_ln455"   --->   Operation 398 'sub' 'sub_ln575' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 399 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %sub_ln575, i12 16"   --->   Operation 399 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 400 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %sub_ln575, i12 4080"   --->   Operation 400 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 401 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 16, i12 %sub_ln575"   --->   Operation 401 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 402 [1/1] (0.43ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 402 'select' 'select_ln581' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln582 = sext i12 %select_ln581"   --->   Operation 403 'sext' 'sext_ln582' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 404 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %sub_ln575, i12 16"   --->   Operation 404 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570"   --->   Operation 405 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_ult  i12 %select_ln581, i12 21"   --->   Operation 406 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln582"   --->   Operation 407 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %select_ln570, i54 %zext_ln586"   --->   Operation 408 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 409 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln702, i32 63"   --->   Operation 410 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_42, i21 2097151, i21 0"   --->   Operation 411 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%sext_ln582cast = trunc i32 %sext_ln582"   --->   Operation 412 'trunc' 'sext_ln582cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i21 %trunc_ln583, i21 %sext_ln582cast"   --->   Operation 413 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 414 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 415 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 416 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 416 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 417 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 418 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 418 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 419 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %select_ln581, i12 53"   --->   Operation 419 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 420 'and' 'and_ln585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 421 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 422 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 423 'and' 'and_ln603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i21 0, i21 %shl_ln604"   --->   Operation 424 'select' 'select_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 425 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 425 'or' 'or_ln571' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 426 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i21 %select_ln588, i21 %trunc_ln586"   --->   Operation 426 'select' 'select_ln571_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 427 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i21 %trunc_ln583, i21 0"   --->   Operation 427 'select' 'select_ln571_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 428 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i21 %select_ln571, i21 %select_ln571_1"   --->   Operation 428 'select' 'select_ln571_3' <Predicate = true> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 429 'or' 'or_ln571_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 430 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i21 %select_ln571_3, i21 %select_ln571_2"   --->   Operation 430 'select' 'select_ln571_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.35>
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:274]   --->   Operation 431 'specloopname' 'specloopname_ln274' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 432 [1/1] (1.35ns)   --->   "%store_ln279 = store i21 %select_ln571_4, i12 %cnn_input_V_0_addr" [../src/hls/cnn.cpp:279]   --->   Operation 432 'store' 'store_ln279' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 433 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 34 <SV = 2> <Delay = 5.03>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%indvar_flatten90 = phi i17 %add_ln95_2, void %.preheader, i17 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 434 'phi' 'indvar_flatten90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln95_1, void %.preheader, i6 1, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 435 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %select_ln98_12, void %.preheader, i12 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 436 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%ii_1 = phi i6 %select_ln98_11, void %.preheader, i6 1, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 437 'phi' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%iii = phi i6 %add_ln101, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:101]   --->   Operation 438 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 439 [1/1] (1.02ns)   --->   "%add_ln95_2 = add i17 %indvar_flatten90, i17 1" [../src/hls/cnn.cpp:95]   --->   Operation 439 'add' 'add_ln95_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0"   --->   Operation 440 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0"   --->   Operation 441 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_22"   --->   Operation 442 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 443 [1/1] (0.96ns)   --->   "%sub_ln1116 = sub i12 %tmp_18, i12 %zext_ln1116"   --->   Operation 443 'sub' 'sub_ln1116' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 444 [1/1] (0.88ns)   --->   "%empty_46 = add i6 %i_1, i6 63" [../src/hls/cnn.cpp:95]   --->   Operation 444 'add' 'empty_46' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_46, i6 0"   --->   Operation 445 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_46, i2 0"   --->   Operation 446 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i8 %tmp_24"   --->   Operation 447 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 448 [1/1] (0.96ns)   --->   "%sub_ln1116_1 = sub i12 %tmp_23, i12 %zext_ln1116_1"   --->   Operation 448 'sub' 'sub_ln1116_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 449 [1/1] (0.88ns)   --->   "%empty_47 = add i6 %i_1, i6 1" [../src/hls/cnn.cpp:95]   --->   Operation 449 'add' 'empty_47' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_47, i6 0"   --->   Operation 450 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_47, i2 0"   --->   Operation 451 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1116_65 = zext i8 %tmp_26"   --->   Operation 452 'zext' 'zext_ln1116_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 453 [1/1] (0.96ns)   --->   "%sub_ln1116_2 = sub i12 %tmp_25, i12 %zext_ln1116_65"   --->   Operation 453 'sub' 'sub_ln1116_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln1116_97 = zext i6 %ii_1"   --->   Operation 454 'zext' 'zext_ln1116_97' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 455 [1/1] (0.96ns)   --->   "%add_ln1116 = add i12 %sub_ln1116_1, i12 %zext_ln1116_97"   --->   Operation 455 'add' 'add_ln1116' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 456 [1/1] (0.96ns)   --->   "%add_ln1116_1 = add i12 %sub_ln1116, i12 %zext_ln1116_97"   --->   Operation 456 'add' 'add_ln1116_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 457 [1/1] (0.96ns)   --->   "%add_ln1116_2 = add i12 %sub_ln1116_2, i12 %zext_ln1116_97"   --->   Operation 457 'add' 'add_ln1116_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 458 [1/1] (0.88ns)   --->   "%empty_48 = add i6 %ii_1, i6 63" [../src/hls/cnn.cpp:98]   --->   Operation 458 'add' 'empty_48' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1116_98 = zext i6 %empty_48"   --->   Operation 459 'zext' 'zext_ln1116_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 460 [1/1] (0.96ns)   --->   "%add_ln1116_3 = add i12 %sub_ln1116_1, i12 %zext_ln1116_98"   --->   Operation 460 'add' 'add_ln1116_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 461 [1/1] (0.96ns)   --->   "%add_ln1116_4 = add i12 %sub_ln1116, i12 %zext_ln1116_98"   --->   Operation 461 'add' 'add_ln1116_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 462 [1/1] (0.96ns)   --->   "%add_ln1116_5 = add i12 %sub_ln1116_2, i12 %zext_ln1116_98"   --->   Operation 462 'add' 'add_ln1116_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 463 [1/1] (0.88ns)   --->   "%add_ln116 = add i6 %ii_1, i6 1" [../src/hls/cnn.cpp:116]   --->   Operation 463 'add' 'add_ln116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln1116_99 = zext i6 %add_ln116"   --->   Operation 464 'zext' 'zext_ln1116_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 465 [1/1] (0.96ns)   --->   "%add_ln1116_6 = add i12 %sub_ln1116_1, i12 %zext_ln1116_99"   --->   Operation 465 'add' 'add_ln1116_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 466 [1/1] (0.96ns)   --->   "%add_ln1116_7 = add i12 %sub_ln1116, i12 %zext_ln1116_99"   --->   Operation 466 'add' 'add_ln1116_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 467 [1/1] (0.96ns)   --->   "%add_ln1116_8 = add i12 %sub_ln1116_2, i12 %zext_ln1116_99"   --->   Operation 467 'add' 'add_ln1116_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 468 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 468 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 469 [1/1] (0.88ns)   --->   "%icmp_ln95 = icmp_eq  i17 %indvar_flatten90, i17 107648" [../src/hls/cnn.cpp:95]   --->   Operation 469 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.preheader, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 470 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 471 [1/1] (0.86ns)   --->   "%icmp_ln98 = icmp_eq  i12 %indvar_flatten, i12 1856" [../src/hls/cnn.cpp:98]   --->   Operation 471 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 472 [1/1] (0.44ns)   --->   "%select_ln95 = select i1 %icmp_ln98, i6 1, i6 %ii_1" [../src/hls/cnn.cpp:95]   --->   Operation 472 'select' 'select_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 473 [1/1] (0.44ns)   --->   "%select_ln95_1 = select i1 %icmp_ln98, i6 %empty_47, i6 %i_1" [../src/hls/cnn.cpp:95]   --->   Operation 473 'select' 'select_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 474 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln95_1, i6 0"   --->   Operation 474 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln95_1, i2 0"   --->   Operation 475 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1116_100 = zext i8 %tmp_27"   --->   Operation 476 'zext' 'zext_ln1116_100' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 477 [1/1] (0.96ns)   --->   "%sub_ln1116_3 = sub i12 %p_shl1_cast, i12 %zext_ln1116_100"   --->   Operation 477 'sub' 'sub_ln1116_3' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 478 [1/1] (0.44ns)   --->   "%select_ln95_2 = select i1 %icmp_ln98, i6 %i_1, i6 %empty_46" [../src/hls/cnn.cpp:95]   --->   Operation 478 'select' 'select_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln1116_101 = zext i6 %select_ln95_2"   --->   Operation 479 'zext' 'zext_ln1116_101' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 480 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln95_2, i6 0"   --->   Operation 480 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln95_2, i2 0"   --->   Operation 481 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln1116_102 = zext i8 %tmp_28"   --->   Operation 482 'zext' 'zext_ln1116_102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 483 [1/1] (0.96ns)   --->   "%sub_ln1116_4 = sub i12 %p_shl3_cast, i12 %zext_ln1116_102"   --->   Operation 483 'sub' 'sub_ln1116_4' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [3/3] (1.08ns) (grouped into DSP with root node add_ln126)   --->   "%mul_ln126 = mul i12 %zext_ln1116_101, i12 58" [../src/hls/cnn.cpp:126]   --->   Operation 484 'mul' 'mul_ln126' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 485 [1/1] (0.88ns)   --->   "%p_mid140 = add i6 %i_1, i6 2" [../src/hls/cnn.cpp:95]   --->   Operation 485 'add' 'p_mid140' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid140, i6 0"   --->   Operation 486 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid140, i2 0"   --->   Operation 487 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1116_103 = zext i8 %tmp_30"   --->   Operation 488 'zext' 'zext_ln1116_103' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 489 [1/1] (0.96ns)   --->   "%sub_ln1116_5 = sub i12 %tmp_29, i12 %zext_ln1116_103"   --->   Operation 489 'sub' 'sub_ln1116_5' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 490 [1/1] (0.44ns)   --->   "%select_ln95_3 = select i1 %icmp_ln98, i6 %p_mid140, i6 %empty_47" [../src/hls/cnn.cpp:95]   --->   Operation 490 'select' 'select_ln95_3' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 491 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln95_3, i6 0"   --->   Operation 491 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln95_3, i2 0"   --->   Operation 492 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln1116_104 = zext i8 %tmp_31"   --->   Operation 493 'zext' 'zext_ln1116_104' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 494 [1/1] (0.96ns)   --->   "%sub_ln1116_6 = sub i12 %p_shl6_cast, i12 %zext_ln1116_104"   --->   Operation 494 'sub' 'sub_ln1116_6' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_3)   --->   "%or_ln1116 = or i12 %sub_ln1116, i12 1"   --->   Operation 495 'or' 'or_ln1116' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_6)   --->   "%or_ln1116_1 = or i12 %sub_ln1116_2, i12 1"   --->   Operation 496 'or' 'or_ln1116_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_9)   --->   "%or_ln1116_2 = or i12 %sub_ln1116_5, i12 1"   --->   Operation 497 'or' 'or_ln1116_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln95_4 = select i1 %icmp_ln98, i6 0, i6 %empty_48" [../src/hls/cnn.cpp:95]   --->   Operation 498 'select' 'select_ln95_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_2)   --->   "%select_ln95_5 = select i1 %icmp_ln98, i12 %sub_ln1116, i12 %add_ln1116_3" [../src/hls/cnn.cpp:95]   --->   Operation 499 'select' 'select_ln95_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_3)   --->   "%select_ln95_6 = select i1 %icmp_ln98, i12 %or_ln1116, i12 %add_ln1116" [../src/hls/cnn.cpp:95]   --->   Operation 500 'select' 'select_ln95_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_4)   --->   "%or_ln1116_3 = or i12 %sub_ln1116, i12 2"   --->   Operation 501 'or' 'or_ln1116_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_7)   --->   "%or_ln1116_4 = or i12 %sub_ln1116_2, i12 2"   --->   Operation 502 'or' 'or_ln1116_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_10)   --->   "%or_ln1116_5 = or i12 %sub_ln1116_5, i12 2"   --->   Operation 503 'or' 'or_ln1116_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_4)   --->   "%select_ln95_7 = select i1 %icmp_ln98, i12 %or_ln1116_3, i12 %add_ln1116_6" [../src/hls/cnn.cpp:95]   --->   Operation 504 'select' 'select_ln95_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_5)   --->   "%select_ln95_8 = select i1 %icmp_ln98, i12 %sub_ln1116_2, i12 %add_ln1116_4" [../src/hls/cnn.cpp:95]   --->   Operation 505 'select' 'select_ln95_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_6)   --->   "%select_ln95_9 = select i1 %icmp_ln98, i12 %or_ln1116_1, i12 %add_ln1116_1" [../src/hls/cnn.cpp:95]   --->   Operation 506 'select' 'select_ln95_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_7)   --->   "%select_ln95_10 = select i1 %icmp_ln98, i12 %or_ln1116_4, i12 %add_ln1116_7" [../src/hls/cnn.cpp:95]   --->   Operation 507 'select' 'select_ln95_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_8)   --->   "%select_ln95_11 = select i1 %icmp_ln98, i12 %sub_ln1116_5, i12 %add_ln1116_5" [../src/hls/cnn.cpp:95]   --->   Operation 508 'select' 'select_ln95_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_9)   --->   "%select_ln95_12 = select i1 %icmp_ln98, i12 %or_ln1116_2, i12 %add_ln1116_2" [../src/hls/cnn.cpp:95]   --->   Operation 509 'select' 'select_ln95_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_10)   --->   "%select_ln95_13 = select i1 %icmp_ln98, i12 %or_ln1116_5, i12 %add_ln1116_8" [../src/hls/cnn.cpp:95]   --->   Operation 510 'select' 'select_ln95_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%xor_ln95 = xor i1 %icmp_ln98, i1 1" [../src/hls/cnn.cpp:95]   --->   Operation 511 'xor' 'xor_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 512 [1/1] (0.87ns)   --->   "%icmp_ln101 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:101]   --->   Operation 512 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln95)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 513 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln95 = and i1 %icmp_ln101, i1 %xor_ln95" [../src/hls/cnn.cpp:95]   --->   Operation 513 'and' 'and_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 514 [1/1] (0.88ns)   --->   "%add_ln116_3 = add i6 %select_ln95, i6 1" [../src/hls/cnn.cpp:116]   --->   Operation 514 'add' 'add_ln116_3' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98 = or i1 %and_ln95, i1 %icmp_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 515 'or' 'or_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 516 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %or_ln98, i6 0, i6 %iii" [../src/hls/cnn.cpp:98]   --->   Operation 516 'select' 'select_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1116_105 = zext i6 %add_ln116_3"   --->   Operation 517 'zext' 'zext_ln1116_105' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 518 [1/1] (0.96ns)   --->   "%add_ln1116_9 = add i12 %sub_ln1116_4, i12 %zext_ln1116_105"   --->   Operation 518 'add' 'add_ln1116_9' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 519 [1/1] (0.96ns)   --->   "%add_ln1116_10 = add i12 %sub_ln1116_3, i12 %zext_ln1116_105"   --->   Operation 519 'add' 'add_ln1116_10' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 520 [1/1] (0.96ns)   --->   "%add_ln1116_11 = add i12 %sub_ln1116_6, i12 %zext_ln1116_105"   --->   Operation 520 'add' 'add_ln1116_11' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1116_106 = zext i6 %select_ln95"   --->   Operation 521 'zext' 'zext_ln1116_106' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.96ns)   --->   "%add_ln1116_12 = add i12 %sub_ln1116_4, i12 %zext_ln1116_106"   --->   Operation 522 'add' 'add_ln1116_12' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 523 [1/1] (0.96ns)   --->   "%add_ln1116_13 = add i12 %sub_ln1116_3, i12 %zext_ln1116_106"   --->   Operation 523 'add' 'add_ln1116_13' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 524 [1/1] (0.96ns)   --->   "%add_ln1116_14 = add i12 %sub_ln1116_6, i12 %zext_ln1116_106"   --->   Operation 524 'add' 'add_ln1116_14' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 525 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %and_ln95, i6 %select_ln95, i6 %select_ln95_4" [../src/hls/cnn.cpp:98]   --->   Operation 525 'select' 'select_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 526 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_2 = select i1 %and_ln95, i12 %add_ln1116_12, i12 %select_ln95_5" [../src/hls/cnn.cpp:98]   --->   Operation 526 'select' 'select_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1116_107 = zext i12 %select_ln98_2"   --->   Operation 527 'zext' 'zext_ln1116_107' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_1 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_107"   --->   Operation 528 'getelementptr' 'cnn_input_V_0_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 529 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load = load i12 %cnn_input_V_0_addr_1" [../src/hls/cnn.cpp:98]   --->   Operation 529 'load' 'cnn_input_V_0_load' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_34 : Operation 530 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_3 = select i1 %and_ln95, i12 %add_ln1116_9, i12 %select_ln95_6" [../src/hls/cnn.cpp:98]   --->   Operation 530 'select' 'select_ln98_3' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln1116_108 = zext i12 %select_ln98_3"   --->   Operation 531 'zext' 'zext_ln1116_108' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 532 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_2 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_108"   --->   Operation 532 'getelementptr' 'cnn_input_V_0_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 533 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_1 = load i12 %cnn_input_V_0_addr_2" [../src/hls/cnn.cpp:98]   --->   Operation 533 'load' 'cnn_input_V_0_load_1' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_34 : Operation 534 [1/1] (0.88ns)   --->   "%add_ln116_4 = add i6 %select_ln95, i6 2" [../src/hls/cnn.cpp:116]   --->   Operation 534 'add' 'add_ln116_4' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1116_109 = zext i6 %add_ln116_4"   --->   Operation 535 'zext' 'zext_ln1116_109' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 536 [1/1] (0.96ns)   --->   "%add_ln1116_15 = add i12 %sub_ln1116_4, i12 %zext_ln1116_109"   --->   Operation 536 'add' 'add_ln1116_15' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [1/1] (0.96ns)   --->   "%add_ln1116_16 = add i12 %sub_ln1116_3, i12 %zext_ln1116_109"   --->   Operation 537 'add' 'add_ln1116_16' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 538 [1/1] (0.96ns)   --->   "%add_ln1116_17 = add i12 %sub_ln1116_6, i12 %zext_ln1116_109"   --->   Operation 538 'add' 'add_ln1116_17' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 539 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_4 = select i1 %and_ln95, i12 %add_ln1116_15, i12 %select_ln95_7" [../src/hls/cnn.cpp:98]   --->   Operation 539 'select' 'select_ln98_4' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 540 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_5 = select i1 %and_ln95, i12 %add_ln1116_13, i12 %select_ln95_8" [../src/hls/cnn.cpp:98]   --->   Operation 540 'select' 'select_ln98_5' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 541 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_6 = select i1 %and_ln95, i12 %add_ln1116_10, i12 %select_ln95_9" [../src/hls/cnn.cpp:98]   --->   Operation 541 'select' 'select_ln98_6' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 542 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_7 = select i1 %and_ln95, i12 %add_ln1116_16, i12 %select_ln95_10" [../src/hls/cnn.cpp:98]   --->   Operation 542 'select' 'select_ln98_7' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 543 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_8 = select i1 %and_ln95, i12 %add_ln1116_14, i12 %select_ln95_11" [../src/hls/cnn.cpp:98]   --->   Operation 543 'select' 'select_ln98_8' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 544 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_9 = select i1 %and_ln95, i12 %add_ln1116_11, i12 %select_ln95_12" [../src/hls/cnn.cpp:98]   --->   Operation 544 'select' 'select_ln98_9' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 545 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_10 = select i1 %and_ln95, i12 %add_ln1116_17, i12 %select_ln95_13" [../src/hls/cnn.cpp:98]   --->   Operation 545 'select' 'select_ln98_10' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 546 [1/1] (0.44ns)   --->   "%select_ln98_11 = select i1 %and_ln95, i6 %add_ln116_3, i6 %select_ln95" [../src/hls/cnn.cpp:98]   --->   Operation 546 'select' 'select_ln98_11' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 547 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 547 'zext' 'iii_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 548 [1/1] (0.00ns)   --->   "%layer_2_bias_V_addr = getelementptr i14 %layer_2_bias_V, i64 0, i64 %iii_cast" [../src/hls/cnn.cpp:104]   --->   Operation 548 'getelementptr' 'layer_2_bias_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 549 [2/2] (0.79ns)   --->   "%output_sum_V = load i5 %layer_2_bias_V_addr" [../src/hls/cnn.cpp:104]   --->   Operation 549 'load' 'output_sum_V' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_34 : Operation 550 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_0_0_addr = getelementptr i16 %layer_2_weights_V_0_0_0, i64 0, i64 %iii_cast"   --->   Operation 550 'getelementptr' 'layer_2_weights_V_0_0_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 551 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_0_0_load = load i5 %layer_2_weights_V_0_0_0_addr"   --->   Operation 551 'load' 'layer_2_weights_V_0_0_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_34 : Operation 552 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_1_0_addr = getelementptr i15 %layer_2_weights_V_0_1_0, i64 0, i64 %iii_cast"   --->   Operation 552 'getelementptr' 'layer_2_weights_V_0_1_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 553 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_1_0_load = load i5 %layer_2_weights_V_0_1_0_addr"   --->   Operation 553 'load' 'layer_2_weights_V_0_1_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_34 : Operation 554 [1/1] (0.00ns)   --->   "%layer_2_weights_V_0_2_0_addr = getelementptr i15 %layer_2_weights_V_0_2_0, i64 0, i64 %iii_cast"   --->   Operation 554 'getelementptr' 'layer_2_weights_V_0_2_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 555 [2/2] (0.79ns)   --->   "%layer_2_weights_V_0_2_0_load = load i5 %layer_2_weights_V_0_2_0_addr"   --->   Operation 555 'load' 'layer_2_weights_V_0_2_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_34 : Operation 556 [1/1] (0.00ns)   --->   "%layer_2_weights_V_1_0_0_addr = getelementptr i15 %layer_2_weights_V_1_0_0, i64 0, i64 %iii_cast"   --->   Operation 556 'getelementptr' 'layer_2_weights_V_1_0_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 557 [2/2] (0.79ns)   --->   "%layer_2_weights_V_1_0_0_load = load i5 %layer_2_weights_V_1_0_0_addr"   --->   Operation 557 'load' 'layer_2_weights_V_1_0_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_34 : Operation 558 [1/1] (0.00ns)   --->   "%layer_2_weights_V_1_1_0_addr = getelementptr i15 %layer_2_weights_V_1_1_0, i64 0, i64 %iii_cast"   --->   Operation 558 'getelementptr' 'layer_2_weights_V_1_1_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_34 : Operation 559 [2/2] (0.79ns)   --->   "%layer_2_weights_V_1_1_0_load = load i5 %layer_2_weights_V_1_1_0_addr"   --->   Operation 559 'load' 'layer_2_weights_V_1_1_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_34 : Operation 560 [1/1] (0.96ns)   --->   "%add_ln98_2 = add i12 %indvar_flatten, i12 1" [../src/hls/cnn.cpp:98]   --->   Operation 560 'add' 'add_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 561 [1/1] (0.43ns)   --->   "%select_ln98_12 = select i1 %icmp_ln98, i12 1, i12 %add_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 561 'select' 'select_ln98_12' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 3> <Delay = 2.44>
ST_35 : Operation 562 [2/3] (1.08ns) (grouped into DSP with root node add_ln126)   --->   "%mul_ln126 = mul i12 %zext_ln1116_101, i12 58" [../src/hls/cnn.cpp:126]   --->   Operation 562 'mul' 'mul_ln126' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 563 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load = load i12 %cnn_input_V_0_addr_1" [../src/hls/cnn.cpp:98]   --->   Operation 563 'load' 'cnn_input_V_0_load' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_35 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i21 %cnn_input_V_0_load" [../src/hls/cnn.cpp:98]   --->   Operation 564 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_35 : Operation 565 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_1 = load i12 %cnn_input_V_0_addr_2" [../src/hls/cnn.cpp:98]   --->   Operation 565 'load' 'cnn_input_V_0_load_1' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_35 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln1116_110 = zext i12 %select_ln98_4"   --->   Operation 566 'zext' 'zext_ln1116_110' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_35 : Operation 567 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_3 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_110"   --->   Operation 567 'getelementptr' 'cnn_input_V_0_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_35 : Operation 568 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_2 = load i12 %cnn_input_V_0_addr_3" [../src/hls/cnn.cpp:98]   --->   Operation 568 'load' 'cnn_input_V_0_load_2' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_35 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln1116_111 = zext i12 %select_ln98_5"   --->   Operation 569 'zext' 'zext_ln1116_111' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_35 : Operation 570 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_4 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_111"   --->   Operation 570 'getelementptr' 'cnn_input_V_0_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_35 : Operation 571 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_3 = load i12 %cnn_input_V_0_addr_4" [../src/hls/cnn.cpp:98]   --->   Operation 571 'load' 'cnn_input_V_0_load_3' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_35 : Operation 572 [1/2] (0.79ns)   --->   "%output_sum_V = load i5 %layer_2_bias_V_addr" [../src/hls/cnn.cpp:104]   --->   Operation 572 'load' 'output_sum_V' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_35 : Operation 573 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_0_0_load = load i5 %layer_2_weights_V_0_0_0_addr"   --->   Operation 573 'load' 'layer_2_weights_V_0_0_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_35 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %layer_2_weights_V_0_0_0_load"   --->   Operation 574 'sext' 'sext_ln728' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_35 : Operation 575 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln728 = mul i36 %sext_ln728, i36 %sext_ln98"   --->   Operation 575 'mul' 'mul_ln728' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 576 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_1_0_load = load i5 %layer_2_weights_V_0_1_0_addr"   --->   Operation 576 'load' 'layer_2_weights_V_0_1_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_35 : Operation 577 [1/2] (0.79ns)   --->   "%layer_2_weights_V_0_2_0_load = load i5 %layer_2_weights_V_0_2_0_addr"   --->   Operation 577 'load' 'layer_2_weights_V_0_2_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_35 : Operation 578 [1/2] (0.79ns)   --->   "%layer_2_weights_V_1_0_0_load = load i5 %layer_2_weights_V_1_0_0_addr"   --->   Operation 578 'load' 'layer_2_weights_V_1_0_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_35 : Operation 579 [1/2] (0.79ns)   --->   "%layer_2_weights_V_1_1_0_load = load i5 %layer_2_weights_V_1_1_0_addr"   --->   Operation 579 'load' 'layer_2_weights_V_1_1_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 36 <SV = 4> <Delay = 1.35>
ST_36 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node add_ln126)   --->   "%mul_ln126 = mul i12 %zext_ln1116_101, i12 58" [../src/hls/cnn.cpp:126]   --->   Operation 580 'mul' 'mul_ln126' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i6 %select_ln98_1" [../src/hls/cnn.cpp:126]   --->   Operation 581 'zext' 'zext_ln126' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 582 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln126 = add i12 %mul_ln126, i12 %zext_ln126" [../src/hls/cnn.cpp:126]   --->   Operation 582 'add' 'add_ln126' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i21 %cnn_input_V_0_load_1" [../src/hls/cnn.cpp:98]   --->   Operation 583 'sext' 'sext_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 584 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_2 = load i12 %cnn_input_V_0_addr_3" [../src/hls/cnn.cpp:98]   --->   Operation 584 'load' 'cnn_input_V_0_load_2' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_36 : Operation 585 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_3 = load i12 %cnn_input_V_0_addr_4" [../src/hls/cnn.cpp:98]   --->   Operation 585 'load' 'cnn_input_V_0_load_3' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_36 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln1116_112 = zext i12 %select_ln98_6"   --->   Operation 586 'zext' 'zext_ln1116_112' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 587 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_5 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_112"   --->   Operation 587 'getelementptr' 'cnn_input_V_0_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 588 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_4 = load i12 %cnn_input_V_0_addr_5" [../src/hls/cnn.cpp:98]   --->   Operation 588 'load' 'cnn_input_V_0_load_4' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_36 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1116_113 = zext i12 %select_ln98_7"   --->   Operation 589 'zext' 'zext_ln1116_113' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 590 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_6 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_113"   --->   Operation 590 'getelementptr' 'cnn_input_V_0_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 591 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_5 = load i12 %cnn_input_V_0_addr_6" [../src/hls/cnn.cpp:98]   --->   Operation 591 'load' 'cnn_input_V_0_load_5' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_36 : Operation 592 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln728 = mul i36 %sext_ln728, i36 %sext_ln98"   --->   Operation 592 'mul' 'mul_ln728' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i15 %layer_2_weights_V_0_1_0_load"   --->   Operation 593 'sext' 'sext_ln1118' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 594 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i36 %sext_ln1118, i36 %sext_ln98_1"   --->   Operation 594 'mul' 'mul_ln1118' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 5> <Delay = 1.35>
ST_37 : Operation 595 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln126 = add i12 %mul_ln126, i12 %zext_ln126" [../src/hls/cnn.cpp:126]   --->   Operation 595 'add' 'add_ln126' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i21 %cnn_input_V_0_load_2" [../src/hls/cnn.cpp:98]   --->   Operation 596 'sext' 'sext_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 597 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_4 = load i12 %cnn_input_V_0_addr_5" [../src/hls/cnn.cpp:98]   --->   Operation 597 'load' 'cnn_input_V_0_load_4' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_37 : Operation 598 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_5 = load i12 %cnn_input_V_0_addr_6" [../src/hls/cnn.cpp:98]   --->   Operation 598 'load' 'cnn_input_V_0_load_5' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1116_114 = zext i12 %select_ln98_8"   --->   Operation 599 'zext' 'zext_ln1116_114' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 600 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_7 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_114"   --->   Operation 600 'getelementptr' 'cnn_input_V_0_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 601 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_6 = load i12 %cnn_input_V_0_addr_7" [../src/hls/cnn.cpp:98]   --->   Operation 601 'load' 'cnn_input_V_0_load_6' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_37 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln1116_115 = zext i12 %select_ln98_9"   --->   Operation 602 'zext' 'zext_ln1116_115' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 603 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_8 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_115"   --->   Operation 603 'getelementptr' 'cnn_input_V_0_addr_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 604 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_7 = load i12 %cnn_input_V_0_addr_8" [../src/hls/cnn.cpp:98]   --->   Operation 604 'load' 'cnn_input_V_0_load_7' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_37 : Operation 605 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln728 = mul i36 %sext_ln728, i36 %sext_ln98"   --->   Operation 605 'mul' 'mul_ln728' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %output_sum_V, i16 0"   --->   Operation 606 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i30 %shl_ln"   --->   Operation 607 'sext' 'sext_ln1192' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 608 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i36 %sext_ln1192, i36 %mul_ln728"   --->   Operation 608 'add' 'add_ln1192' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 609 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i36 %sext_ln1118, i36 %sext_ln98_1"   --->   Operation 609 'mul' 'mul_ln1118' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i15 %layer_2_weights_V_0_2_0_load"   --->   Operation 610 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 611 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_1 = mul i36 %sext_ln1118_1, i36 %sext_ln98_2"   --->   Operation 611 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 6> <Delay = 1.66>
ST_38 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_36_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln126, i5 0" [../src/hls/cnn.cpp:98]   --->   Operation 612 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln98_3 = sext i21 %cnn_input_V_0_load_3" [../src/hls/cnn.cpp:98]   --->   Operation 613 'sext' 'sext_ln98_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 614 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_6 = load i12 %cnn_input_V_0_addr_7" [../src/hls/cnn.cpp:98]   --->   Operation 614 'load' 'cnn_input_V_0_load_6' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_38 : Operation 615 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_7 = load i12 %cnn_input_V_0_addr_8" [../src/hls/cnn.cpp:98]   --->   Operation 615 'load' 'cnn_input_V_0_load_7' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_38 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1116_116 = zext i12 %select_ln98_10"   --->   Operation 616 'zext' 'zext_ln1116_116' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 617 [1/1] (0.00ns)   --->   "%cnn_input_V_0_addr_9 = getelementptr i21 %cnn_input_V_0, i64 0, i64 %zext_ln1116_116"   --->   Operation 617 'getelementptr' 'cnn_input_V_0_addr_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 618 [2/2] (1.35ns)   --->   "%cnn_input_V_0_load_8 = load i12 %cnn_input_V_0_addr_9" [../src/hls/cnn.cpp:98]   --->   Operation 618 'load' 'cnn_input_V_0_load_8' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_38 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i6 %select_ln98" [../src/hls/cnn.cpp:126]   --->   Operation 619 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 620 [1/1] (1.02ns)   --->   "%add_ln126_1 = add i17 %tmp_36_cast, i17 %zext_ln126_1" [../src/hls/cnn.cpp:126]   --->   Operation 620 'add' 'add_ln126_1' <Predicate = (!icmp_ln95)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 621 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192 = add i36 %sext_ln1192, i36 %mul_ln728"   --->   Operation 621 'add' 'add_ln1192' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192, i32 16, i32 35"   --->   Operation 622 'partselect' 'trunc_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 623 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i36 %sext_ln1118, i36 %sext_ln98_1"   --->   Operation 623 'mul' 'mul_ln1118' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln, i16 0"   --->   Operation 624 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i36 %tmp_32"   --->   Operation 625 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 626 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%sext_ln703 = sext i36 %mul_ln1118"   --->   Operation 626 'sext' 'sext_ln703' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 627 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i37 %sext_ln728_1, i37 %sext_ln703"   --->   Operation 627 'add' 'add_ln1192_1' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 628 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_1 = mul i36 %sext_ln1118_1, i36 %sext_ln98_2"   --->   Operation 628 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i15 %layer_2_weights_V_1_0_0_load"   --->   Operation 629 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 630 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_2 = mul i36 %sext_ln1118_2, i36 %sext_ln98_3"   --->   Operation 630 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 631 [1/1] (0.88ns)   --->   "%add_ln101 = add i6 %select_ln98, i6 1" [../src/hls/cnn.cpp:101]   --->   Operation 631 'add' 'add_ln101' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 7> <Delay = 1.66>
ST_39 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln98_4 = sext i21 %cnn_input_V_0_load_4" [../src/hls/cnn.cpp:98]   --->   Operation 632 'sext' 'sext_ln98_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 633 [1/2] (1.35ns)   --->   "%cnn_input_V_0_load_8 = load i12 %cnn_input_V_0_addr_9" [../src/hls/cnn.cpp:98]   --->   Operation 633 'load' 'cnn_input_V_0_load_8' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 3600> <RAM>
ST_39 : Operation 634 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i37 %sext_ln728_1, i37 %sext_ln703"   --->   Operation 634 'add' 'add_ln1192_1' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 635 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_1 = mul i36 %sext_ln1118_1, i36 %sext_ln98_2"   --->   Operation 635 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_1, i32 16, i32 36"   --->   Operation 636 'partselect' 'tmp_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_33, i16 0"   --->   Operation 637 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 638 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%sext_ln703_1 = sext i36 %mul_ln1118_1"   --->   Operation 638 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 639 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_1"   --->   Operation 639 'add' 'add_ln1192_2' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 640 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_2 = mul i36 %sext_ln1118_2, i36 %sext_ln98_3"   --->   Operation 640 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i15 %layer_2_weights_V_1_1_0_load"   --->   Operation 641 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 642 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_3 = mul i36 %sext_ln1118_3, i36 %sext_ln98_4"   --->   Operation 642 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "%layer_2_weights_V_1_2_0_addr = getelementptr i15 %layer_2_weights_V_1_2_0, i64 0, i64 %iii_cast"   --->   Operation 643 'getelementptr' 'layer_2_weights_V_1_2_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 644 [2/2] (0.79ns)   --->   "%layer_2_weights_V_1_2_0_load = load i5 %layer_2_weights_V_1_2_0_addr"   --->   Operation 644 'load' 'layer_2_weights_V_1_2_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_39 : Operation 645 [1/1] (0.00ns)   --->   "%layer_2_weights_V_2_0_0_addr = getelementptr i15 %layer_2_weights_V_2_0_0, i64 0, i64 %iii_cast"   --->   Operation 645 'getelementptr' 'layer_2_weights_V_2_0_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 646 [2/2] (0.79ns)   --->   "%layer_2_weights_V_2_0_0_load = load i5 %layer_2_weights_V_2_0_0_addr"   --->   Operation 646 'load' 'layer_2_weights_V_2_0_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_39 : Operation 647 [1/1] (0.00ns)   --->   "%layer_2_weights_V_2_1_0_addr = getelementptr i15 %layer_2_weights_V_2_1_0, i64 0, i64 %iii_cast"   --->   Operation 647 'getelementptr' 'layer_2_weights_V_2_1_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 648 [2/2] (0.79ns)   --->   "%layer_2_weights_V_2_1_0_load = load i5 %layer_2_weights_V_2_1_0_addr"   --->   Operation 648 'load' 'layer_2_weights_V_2_1_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_39 : Operation 649 [1/1] (0.00ns)   --->   "%layer_2_weights_V_2_2_0_addr = getelementptr i16 %layer_2_weights_V_2_2_0, i64 0, i64 %iii_cast"   --->   Operation 649 'getelementptr' 'layer_2_weights_V_2_2_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 650 [2/2] (0.79ns)   --->   "%layer_2_weights_V_2_2_0_load = load i5 %layer_2_weights_V_2_2_0_addr"   --->   Operation 650 'load' 'layer_2_weights_V_2_2_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 40 <SV = 8> <Delay = 1.87>
ST_40 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln98_5 = sext i21 %cnn_input_V_0_load_5" [../src/hls/cnn.cpp:98]   --->   Operation 651 'sext' 'sext_ln98_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 652 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i37 %shl_ln728_2, i37 %sext_ln703_1"   --->   Operation 652 'add' 'add_ln1192_2' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 653 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_2 = mul i36 %sext_ln1118_2, i36 %sext_ln98_3"   --->   Operation 653 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_2, i32 16, i32 36"   --->   Operation 654 'partselect' 'tmp_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_34, i16 0"   --->   Operation 655 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 656 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%sext_ln703_2 = sext i36 %mul_ln1118_2"   --->   Operation 656 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 657 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_2"   --->   Operation 657 'add' 'add_ln1192_3' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 658 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_3 = mul i36 %sext_ln1118_3, i36 %sext_ln98_4"   --->   Operation 658 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 659 [1/2] (0.79ns)   --->   "%layer_2_weights_V_1_2_0_load = load i5 %layer_2_weights_V_1_2_0_addr"   --->   Operation 659 'load' 'layer_2_weights_V_1_2_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_40 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i15 %layer_2_weights_V_1_2_0_load"   --->   Operation 660 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 661 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_4 = mul i36 %sext_ln1118_4, i36 %sext_ln98_5"   --->   Operation 661 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 662 [1/2] (0.79ns)   --->   "%layer_2_weights_V_2_0_0_load = load i5 %layer_2_weights_V_2_0_0_addr"   --->   Operation 662 'load' 'layer_2_weights_V_2_0_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_40 : Operation 663 [1/2] (0.79ns)   --->   "%layer_2_weights_V_2_1_0_load = load i5 %layer_2_weights_V_2_1_0_addr"   --->   Operation 663 'load' 'layer_2_weights_V_2_1_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_40 : Operation 664 [1/2] (0.79ns)   --->   "%layer_2_weights_V_2_2_0_load = load i5 %layer_2_weights_V_2_2_0_addr"   --->   Operation 664 'load' 'layer_2_weights_V_2_2_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 41 <SV = 9> <Delay = 1.66>
ST_41 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln98_6 = sext i21 %cnn_input_V_0_load_6" [../src/hls/cnn.cpp:98]   --->   Operation 665 'sext' 'sext_ln98_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_41 : Operation 666 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i37 %shl_ln728_3, i37 %sext_ln703_2"   --->   Operation 666 'add' 'add_ln1192_3' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 667 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_3 = mul i36 %sext_ln1118_3, i36 %sext_ln98_4"   --->   Operation 667 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_3, i32 16, i32 36"   --->   Operation 668 'partselect' 'tmp_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_41 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_35, i16 0"   --->   Operation 669 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_41 : Operation 670 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%sext_ln703_3 = sext i36 %mul_ln1118_3"   --->   Operation 670 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_41 : Operation 671 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_3"   --->   Operation 671 'add' 'add_ln1192_4' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 672 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_4 = mul i36 %sext_ln1118_4, i36 %sext_ln98_5"   --->   Operation 672 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i15 %layer_2_weights_V_2_0_0_load"   --->   Operation 673 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_41 : Operation 674 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_5, i36 %sext_ln98_6"   --->   Operation 674 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 10> <Delay = 1.66>
ST_42 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln98_7 = sext i21 %cnn_input_V_0_load_7" [../src/hls/cnn.cpp:98]   --->   Operation 675 'sext' 'sext_ln98_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_42 : Operation 676 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i37 %shl_ln728_4, i37 %sext_ln703_3"   --->   Operation 676 'add' 'add_ln1192_4' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 677 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_4 = mul i36 %sext_ln1118_4, i36 %sext_ln98_5"   --->   Operation 677 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_4, i32 16, i32 36"   --->   Operation 678 'partselect' 'tmp_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_42 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_36, i16 0"   --->   Operation 679 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_42 : Operation 680 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%sext_ln703_4 = sext i36 %mul_ln1118_4"   --->   Operation 680 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_42 : Operation 681 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_4"   --->   Operation 681 'add' 'add_ln1192_5' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 682 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_5, i36 %sext_ln98_6"   --->   Operation 682 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i15 %layer_2_weights_V_2_1_0_load"   --->   Operation 683 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_42 : Operation 684 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_6 = mul i36 %sext_ln1118_6, i36 %sext_ln98_7"   --->   Operation 684 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 11> <Delay = 1.66>
ST_43 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln98_8 = sext i21 %cnn_input_V_0_load_8" [../src/hls/cnn.cpp:98]   --->   Operation 685 'sext' 'sext_ln98_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_43 : Operation 686 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i37 %shl_ln728_5, i37 %sext_ln703_4"   --->   Operation 686 'add' 'add_ln1192_5' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 687 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_5, i36 %sext_ln98_6"   --->   Operation 687 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_5, i32 16, i32 36"   --->   Operation 688 'partselect' 'tmp_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_43 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_37, i16 0"   --->   Operation 689 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_43 : Operation 690 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%sext_ln703_5 = sext i36 %mul_ln1118_5"   --->   Operation 690 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_43 : Operation 691 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_5"   --->   Operation 691 'add' 'add_ln1192_6' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 692 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_6 = mul i36 %sext_ln1118_6, i36 %sext_ln98_7"   --->   Operation 692 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %layer_2_weights_V_2_2_0_load"   --->   Operation 693 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_43 : Operation 694 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln703 = mul i37 %sext_ln1118_7, i37 %sext_ln98_8"   --->   Operation 694 'mul' 'mul_ln703' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 12> <Delay = 1.66>
ST_44 : Operation 695 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i37 %shl_ln728_6, i37 %sext_ln703_5"   --->   Operation 695 'add' 'add_ln1192_6' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 696 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_6 = mul i36 %sext_ln1118_6, i36 %sext_ln98_7"   --->   Operation 696 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_6, i32 16, i32 36"   --->   Operation 697 'partselect' 'tmp_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_44 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_38, i16 0"   --->   Operation 698 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_44 : Operation 699 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%sext_ln703_6 = sext i36 %mul_ln1118_6"   --->   Operation 699 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_44 : Operation 700 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_6"   --->   Operation 700 'add' 'add_ln1192_7' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 701 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln703 = mul i37 %sext_ln1118_7, i37 %sext_ln98_8"   --->   Operation 701 'mul' 'mul_ln703' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 13> <Delay = 1.66>
ST_45 : Operation 702 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i37 %shl_ln728_7, i37 %sext_ln703_6"   --->   Operation 702 'add' 'add_ln1192_7' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 703 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln703 = mul i37 %sext_ln1118_7, i37 %sext_ln98_8"   --->   Operation 703 'mul' 'mul_ln703' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_7, i32 16, i32 36"   --->   Operation 704 'partselect' 'tmp_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_45 : Operation 705 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_39, i16 0"   --->   Operation 705 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_45 : Operation 706 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i37 %shl_ln728_8, i37 %mul_ln703"   --->   Operation 706 'add' 'add_ln1192_8' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 14> <Delay = 2.62>
ST_46 : Operation 707 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d1_2_conv2d1_3_str"   --->   Operation 707 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 708 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 708 'speclooptripcount' 'empty_49' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 709 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 709 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 710 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_2_conv2d1_3_str"   --->   Operation 710 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 711 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 711 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i17 %add_ln126_1" [../src/hls/cnn.cpp:126]   --->   Operation 712 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 713 [1/1] (0.00ns)   --->   "%layer_2_output_V_addr = getelementptr i20 %layer_2_output_V, i64 0, i64 %zext_ln126_2" [../src/hls/cnn.cpp:126]   --->   Operation 713 'getelementptr' 'layer_2_output_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 714 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:101]   --->   Operation 714 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 715 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i37 %shl_ln728_8, i37 %mul_ln703"   --->   Operation 715 'add' 'add_ln1192_8' <Predicate = (!icmp_ln95)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_8, i32 16, i32 35"   --->   Operation 716 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_8, i32 36"   --->   Operation 717 'bitselect' 'tmp_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_46 : Operation 718 [1/1] (0.43ns)   --->   "%output_sum_V_1 = select i1 %tmp_40, i20 0, i20 %trunc_ln1" [../src/hls/cnn.cpp:74]   --->   Operation 718 'select' 'output_sum_V_1' <Predicate = (!icmp_ln95)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 719 [1/1] (1.35ns)   --->   "%store_ln127 = store i20 %output_sum_V_1, i17 %layer_2_output_V_addr" [../src/hls/cnn.cpp:127]   --->   Operation 719 'store' 'store_ln127' <Predicate = (!icmp_ln95)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_46 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 720 'br' 'br_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 47 <SV = 3> <Delay = 0.48>
ST_47 : Operation 721 [1/1] (0.48ns)   --->   "%br_ln142 = br void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 721 'br' 'br_ln142' <Predicate = true> <Delay = 0.48>

State 48 <SV = 4> <Delay = 2.66>
ST_48 : Operation 722 [1/1] (0.00ns)   --->   "%indvar_flatten129 = phi i15 %add_ln142_3, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i15 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 722 'phi' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 723 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %select_ln142_1, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 723 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 724 [1/1] (0.00ns)   --->   "%indvar_flatten101 = phi i11 %select_ln145_4, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i11 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:145]   --->   Operation 724 'phi' 'indvar_flatten101' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 725 [1/1] (0.00ns)   --->   "%ii_2 = phi i6 %select_ln145_1, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:145]   --->   Operation 725 'phi' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 726 [1/1] (0.00ns)   --->   "%iii_1 = phi i6 %add_ln148, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:148]   --->   Operation 726 'phi' 'iii_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 727 [1/1] (1.00ns)   --->   "%add_ln142_3 = add i15 %indvar_flatten129, i15 1" [../src/hls/cnn.cpp:142]   --->   Operation 727 'add' 'add_ln142_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %ii_2, i32 1, i32 5" [../src/hls/cnn.cpp:145]   --->   Operation 728 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 729 [1/1] (0.00ns)   --->   "%or_ln157 = or i6 %ii_2, i6 1" [../src/hls/cnn.cpp:157]   --->   Operation 729 'or' 'or_ln157' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 730 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 730 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 731 [1/1] (0.86ns)   --->   "%icmp_ln142 = icmp_eq  i15 %indvar_flatten129, i15 26912" [../src/hls/cnn.cpp:142]   --->   Operation 731 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 732 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 733 [1/1] (0.88ns)   --->   "%add_ln142 = add i6 %i_2, i6 2" [../src/hls/cnn.cpp:142]   --->   Operation 733 'add' 'add_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 734 [1/1] (0.85ns)   --->   "%icmp_ln145 = icmp_eq  i11 %indvar_flatten101, i11 928" [../src/hls/cnn.cpp:145]   --->   Operation 734 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln142)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 735 [1/1] (0.44ns)   --->   "%select_ln142 = select i1 %icmp_ln145, i6 0, i6 %ii_2" [../src/hls/cnn.cpp:142]   --->   Operation 735 'select' 'select_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 736 [1/1] (0.44ns)   --->   "%select_ln142_1 = select i1 %icmp_ln145, i6 %add_ln142, i6 %i_2" [../src/hls/cnn.cpp:142]   --->   Operation 736 'select' 'select_ln142_1' <Predicate = (!icmp_ln142)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 737 [1/1] (0.00ns)   --->   "%p_cast75_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln142_1, i32 1, i32 5" [../src/hls/cnn.cpp:142]   --->   Operation 737 'partselect' 'p_cast75_mid2_v' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i5 %p_cast75_mid2_v" [../src/hls/cnn.cpp:164]   --->   Operation 738 'zext' 'zext_ln164' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 739 [3/3] (1.08ns) (grouped into DSP with root node add_ln164)   --->   "%mul_ln164 = mul i10 %zext_ln164, i10 29" [../src/hls/cnn.cpp:164]   --->   Operation 739 'mul' 'mul_ln164' <Predicate = (!icmp_ln142)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%select_ln142_2 = select i1 %icmp_ln145, i5 0, i5 %tmp_43" [../src/hls/cnn.cpp:142]   --->   Operation 740 'select' 'select_ln142_2' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%select_ln142_3 = select i1 %icmp_ln145, i6 1, i6 %or_ln157" [../src/hls/cnn.cpp:142]   --->   Operation 741 'select' 'select_ln142_3' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%xor_ln142 = xor i1 %icmp_ln145, i1 1" [../src/hls/cnn.cpp:142]   --->   Operation 742 'xor' 'xor_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 743 [1/1] (0.87ns)   --->   "%icmp_ln148 = icmp_eq  i6 %iii_1, i6 32" [../src/hls/cnn.cpp:148]   --->   Operation 743 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln142)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 744 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %icmp_ln148, i1 %xor_ln142" [../src/hls/cnn.cpp:142]   --->   Operation 744 'and' 'and_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 745 [1/1] (0.88ns)   --->   "%add_ln145 = add i6 %select_ln142, i6 2" [../src/hls/cnn.cpp:145]   --->   Operation 745 'add' 'add_ln145' <Predicate = (!icmp_ln142)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%or_ln145 = or i1 %and_ln142, i1 %icmp_ln145" [../src/hls/cnn.cpp:145]   --->   Operation 746 'or' 'or_ln145' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 747 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln145 = select i1 %or_ln145, i6 0, i6 %iii_1" [../src/hls/cnn.cpp:145]   --->   Operation 747 'select' 'select_ln145' <Predicate = (!icmp_ln142)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 748 [1/1] (0.44ns)   --->   "%select_ln145_1 = select i1 %and_ln142, i6 %add_ln145, i6 %select_ln142" [../src/hls/cnn.cpp:145]   --->   Operation 748 'select' 'select_ln145_1' <Predicate = (!icmp_ln142)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_2)   --->   "%p_mid = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln145, i32 1, i32 5" [../src/hls/cnn.cpp:145]   --->   Operation 749 'partselect' 'p_mid' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 750 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln145_2 = select i1 %and_ln142, i5 %p_mid, i5 %select_ln142_2" [../src/hls/cnn.cpp:145]   --->   Operation 750 'select' 'select_ln145_2' <Predicate = (!icmp_ln142)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_3)   --->   "%or_ln157_3 = or i6 %add_ln145, i6 1" [../src/hls/cnn.cpp:157]   --->   Operation 751 'or' 'or_ln157_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_48 : Operation 752 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln145_3 = select i1 %and_ln142, i6 %or_ln157_3, i6 %select_ln142_3" [../src/hls/cnn.cpp:145]   --->   Operation 752 'select' 'select_ln145_3' <Predicate = (!icmp_ln142)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 753 [1/1] (0.94ns)   --->   "%add_ln145_3 = add i11 %indvar_flatten101, i11 1" [../src/hls/cnn.cpp:145]   --->   Operation 753 'add' 'add_ln145_3' <Predicate = (!icmp_ln142)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 5> <Delay = 5.16>
ST_49 : Operation 754 [2/3] (1.08ns) (grouped into DSP with root node add_ln164)   --->   "%mul_ln164 = mul i10 %zext_ln164, i10 29" [../src/hls/cnn.cpp:164]   --->   Operation 754 'mul' 'mul_ln164' <Predicate = (!icmp_ln142)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln142 = or i6 %select_ln142_1, i6 1" [../src/hls/cnn.cpp:142]   --->   Operation 755 'or' 'or_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i6 %or_ln142" [../src/hls/cnn.cpp:157]   --->   Operation 756 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 757 [1/1] (1.82ns)   --->   "%mul_ln157_1 = mul i12 %zext_ln157_1, i12 58" [../src/hls/cnn.cpp:157]   --->   Operation 757 'mul' 'mul_ln157_1' <Predicate = (!icmp_ln142)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i6 %select_ln145_1" [../src/hls/cnn.cpp:157]   --->   Operation 758 'zext' 'zext_ln157_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 759 [1/1] (0.96ns)   --->   "%add_ln157_1 = add i12 %mul_ln157_1, i12 %zext_ln157_2" [../src/hls/cnn.cpp:157]   --->   Operation 759 'add' 'add_ln157_1' <Predicate = (!icmp_ln142)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_49_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln157_1, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 760 'bitconcatenate' 'tmp_49_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i6 %select_ln145_3" [../src/hls/cnn.cpp:157]   --->   Operation 761 'zext' 'zext_ln157_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 762 [1/1] (0.96ns)   --->   "%add_ln157_3 = add i12 %mul_ln157_1, i12 %zext_ln157_3" [../src/hls/cnn.cpp:157]   --->   Operation 762 'add' 'add_ln157_3' <Predicate = (!icmp_ln142)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_55_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln157_3, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 763 'bitconcatenate' 'tmp_55_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln157_5 = zext i6 %select_ln145" [../src/hls/cnn.cpp:157]   --->   Operation 764 'zext' 'zext_ln157_5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 765 [1/1] (1.02ns)   --->   "%add_ln157_6 = add i17 %tmp_49_cast, i17 %zext_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 765 'add' 'add_ln157_6' <Predicate = (!icmp_ln142)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln157_8 = zext i17 %add_ln157_6" [../src/hls/cnn.cpp:157]   --->   Operation 766 'zext' 'zext_ln157_8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 767 [1/1] (0.00ns)   --->   "%layer_2_output_V_addr_3 = getelementptr i20 %layer_2_output_V, i64 0, i64 %zext_ln157_8" [../src/hls/cnn.cpp:157]   --->   Operation 767 'getelementptr' 'layer_2_output_V_addr_3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 768 [1/1] (1.02ns)   --->   "%add_ln157_7 = add i17 %tmp_55_cast, i17 %zext_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 768 'add' 'add_ln157_7' <Predicate = (!icmp_ln142)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln157_9 = zext i17 %add_ln157_7" [../src/hls/cnn.cpp:157]   --->   Operation 769 'zext' 'zext_ln157_9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 770 [1/1] (0.00ns)   --->   "%layer_2_output_V_addr_4 = getelementptr i20 %layer_2_output_V, i64 0, i64 %zext_ln157_9" [../src/hls/cnn.cpp:157]   --->   Operation 770 'getelementptr' 'layer_2_output_V_addr_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_49 : Operation 771 [2/2] (1.35ns)   --->   "%layer_2_output_V_load_2 = load i17 %layer_2_output_V_addr_3" [../src/hls/cnn.cpp:157]   --->   Operation 771 'load' 'layer_2_output_V_load_2' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_49 : Operation 772 [2/2] (1.35ns)   --->   "%layer_2_output_V_load_3 = load i17 %layer_2_output_V_addr_4" [../src/hls/cnn.cpp:157]   --->   Operation 772 'load' 'layer_2_output_V_load_3' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_49 : Operation 773 [1/1] (0.88ns)   --->   "%add_ln148 = add i6 %select_ln145, i6 1" [../src/hls/cnn.cpp:148]   --->   Operation 773 'add' 'add_ln148' <Predicate = (!icmp_ln142)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 774 [1/1] (0.45ns)   --->   "%select_ln145_4 = select i1 %icmp_ln145, i11 1, i11 %add_ln145_3" [../src/hls/cnn.cpp:145]   --->   Operation 774 'select' 'select_ln145_4' <Predicate = (!icmp_ln142)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 6> <Delay = 5.16>
ST_50 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i6 %select_ln142_1" [../src/hls/cnn.cpp:157]   --->   Operation 775 'zext' 'zext_ln157' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 776 [1/1] (1.82ns)   --->   "%mul_ln157 = mul i12 %zext_ln157, i12 58" [../src/hls/cnn.cpp:157]   --->   Operation 776 'mul' 'mul_ln157' <Predicate = (!icmp_ln142)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 777 [1/3] (0.00ns) (grouped into DSP with root node add_ln164)   --->   "%mul_ln164 = mul i10 %zext_ln164, i10 29" [../src/hls/cnn.cpp:164]   --->   Operation 777 'mul' 'mul_ln164' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 778 [1/1] (0.96ns)   --->   "%add_ln157 = add i12 %mul_ln157, i12 %zext_ln157_2" [../src/hls/cnn.cpp:157]   --->   Operation 778 'add' 'add_ln157' <Predicate = (!icmp_ln142)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_47_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln157, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 779 'bitconcatenate' 'tmp_47_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i5 %select_ln145_2" [../src/hls/cnn.cpp:164]   --->   Operation 780 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 781 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln164 = add i10 %mul_ln164, i10 %zext_ln164_1" [../src/hls/cnn.cpp:164]   --->   Operation 781 'add' 'add_ln164' <Predicate = (!icmp_ln142)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 782 [1/1] (0.96ns)   --->   "%add_ln157_2 = add i12 %mul_ln157, i12 %zext_ln157_3" [../src/hls/cnn.cpp:157]   --->   Operation 782 'add' 'add_ln157_2' <Predicate = (!icmp_ln142)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_53_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln157_2, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 783 'bitconcatenate' 'tmp_53_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 784 [1/1] (1.02ns)   --->   "%add_ln157_4 = add i17 %tmp_47_cast, i17 %zext_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 784 'add' 'add_ln157_4' <Predicate = (!icmp_ln142)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln157_6 = zext i17 %add_ln157_4" [../src/hls/cnn.cpp:157]   --->   Operation 785 'zext' 'zext_ln157_6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 786 [1/1] (0.00ns)   --->   "%layer_2_output_V_addr_1 = getelementptr i20 %layer_2_output_V, i64 0, i64 %zext_ln157_6" [../src/hls/cnn.cpp:157]   --->   Operation 786 'getelementptr' 'layer_2_output_V_addr_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 787 [1/1] (1.02ns)   --->   "%add_ln157_5 = add i17 %tmp_53_cast, i17 %zext_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 787 'add' 'add_ln157_5' <Predicate = (!icmp_ln142)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln157_7 = zext i17 %add_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 788 'zext' 'zext_ln157_7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 789 [1/1] (0.00ns)   --->   "%layer_2_output_V_addr_2 = getelementptr i20 %layer_2_output_V, i64 0, i64 %zext_ln157_7" [../src/hls/cnn.cpp:157]   --->   Operation 789 'getelementptr' 'layer_2_output_V_addr_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_50 : Operation 790 [2/2] (1.35ns)   --->   "%layer_2_output_V_load = load i17 %layer_2_output_V_addr_1" [../src/hls/cnn.cpp:157]   --->   Operation 790 'load' 'layer_2_output_V_load' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_50 : Operation 791 [2/2] (1.35ns)   --->   "%layer_2_output_V_load_1 = load i17 %layer_2_output_V_addr_2" [../src/hls/cnn.cpp:157]   --->   Operation 791 'load' 'layer_2_output_V_load_1' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_50 : Operation 792 [1/2] (1.35ns)   --->   "%layer_2_output_V_load_2 = load i17 %layer_2_output_V_addr_3" [../src/hls/cnn.cpp:157]   --->   Operation 792 'load' 'layer_2_output_V_load_2' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_50 : Operation 793 [1/2] (1.35ns)   --->   "%layer_2_output_V_load_3 = load i17 %layer_2_output_V_addr_4" [../src/hls/cnn.cpp:157]   --->   Operation 793 'load' 'layer_2_output_V_load_3' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>

State 51 <SV = 7> <Delay = 6.80>
ST_51 : Operation 794 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 794 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 795 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912"   --->   Operation 795 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 796 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 796 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 797 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 797 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 798 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln164 = add i10 %mul_ln164, i10 %zext_ln164_1" [../src/hls/cnn.cpp:164]   --->   Operation 798 'add' 'add_ln164' <Predicate = (!icmp_ln142)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_51_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln164, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 799 'bitconcatenate' 'tmp_51_cast' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 800 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 800 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln157_4 = zext i6 %select_ln145" [../src/hls/cnn.cpp:157]   --->   Operation 801 'zext' 'zext_ln157_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 802 [1/1] (1.00ns)   --->   "%add_ln164_1 = add i15 %tmp_51_cast, i15 %zext_ln157_4" [../src/hls/cnn.cpp:164]   --->   Operation 802 'add' 'add_ln164_1' <Predicate = (!icmp_ln142)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i15 %add_ln164_1" [../src/hls/cnn.cpp:164]   --->   Operation 803 'zext' 'zext_ln164_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 804 [1/1] (0.00ns)   --->   "%layer_3_output_V_addr = getelementptr i20 %layer_3_output_V, i64 0, i64 %zext_ln164_2" [../src/hls/cnn.cpp:164]   --->   Operation 804 'getelementptr' 'layer_3_output_V_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 805 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:148]   --->   Operation 805 'specloopname' 'specloopname_ln148' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_51 : Operation 806 [1/2] (1.35ns)   --->   "%layer_2_output_V_load = load i17 %layer_2_output_V_addr_1" [../src/hls/cnn.cpp:157]   --->   Operation 806 'load' 'layer_2_output_V_load' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_51 : Operation 807 [1/2] (1.35ns)   --->   "%layer_2_output_V_load_1 = load i17 %layer_2_output_V_addr_2" [../src/hls/cnn.cpp:157]   --->   Operation 807 'load' 'layer_2_output_V_load_1' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 107648> <RAM>
ST_51 : Operation 808 [1/1] (0.92ns)   --->   "%icmp_ln1494 = icmp_ugt  i20 %layer_2_output_V_load_1, i20 %layer_2_output_V_load"   --->   Operation 808 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln142)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 809 [1/1] (0.43ns)   --->   "%select_ln158 = select i1 %icmp_ln1494, i20 %layer_2_output_V_load_1, i20 %layer_2_output_V_load" [../src/hls/cnn.cpp:158]   --->   Operation 809 'select' 'select_ln158' <Predicate = (!icmp_ln142)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 810 [1/1] (0.92ns)   --->   "%icmp_ln1494_1 = icmp_ugt  i20 %layer_2_output_V_load_2, i20 %select_ln158"   --->   Operation 810 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln142)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 811 [1/1] (0.43ns)   --->   "%select_ln158_1 = select i1 %icmp_ln1494_1, i20 %layer_2_output_V_load_2, i20 %select_ln158" [../src/hls/cnn.cpp:158]   --->   Operation 811 'select' 'select_ln158_1' <Predicate = (!icmp_ln142)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 812 [1/1] (0.92ns)   --->   "%icmp_ln1494_2 = icmp_ugt  i20 %layer_2_output_V_load_3, i20 %select_ln158_1"   --->   Operation 812 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln142)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 813 [1/1] (0.43ns)   --->   "%select_ln158_2 = select i1 %icmp_ln1494_2, i20 %layer_2_output_V_load_3, i20 %select_ln158_1" [../src/hls/cnn.cpp:158]   --->   Operation 813 'select' 'select_ln158_2' <Predicate = (!icmp_ln142)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 814 [1/1] (1.35ns)   --->   "%store_ln164 = store i20 %select_ln158_2, i15 %layer_3_output_V_addr" [../src/hls/cnn.cpp:164]   --->   Operation 814 'store' 'store_ln164' <Predicate = (!icmp_ln142)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 26912> <RAM>
ST_51 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6conv2dILt60ELt60ELt1ELt3ELt3ELt1ELt32ELt32ELt58ELt58ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader"   --->   Operation 815 'br' 'br_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 52 <SV = 5> <Delay = 0.48>
ST_52 : Operation 816 [1/1] (0.48ns)   --->   "%br_ln95 = br void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 816 'br' 'br_ln95' <Predicate = true> <Delay = 0.48>

State 53 <SV = 6> <Delay = 2.44>
ST_53 : Operation 817 [1/1] (0.00ns)   --->   "%indvar_flatten196 = phi i15 %add_ln95_3, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i95, i15 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 817 'phi' 'indvar_flatten196' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 818 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %select_ln95_17, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i95, i5 1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 818 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 819 [1/1] (0.00ns)   --->   "%indvar_flatten177 = phi i11 %select_ln98_16, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i95, i11 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 819 'phi' 'indvar_flatten177' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 820 [1/1] (0.00ns)   --->   "%ii_3 = phi i5 %select_ln98_15, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i95, i5 1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 820 'phi' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 821 [1/1] (0.00ns)   --->   "%iii_2 = phi i6 %add_ln101_1, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i95, i6 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:101]   --->   Operation 821 'phi' 'iii_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 822 [1/1] (1.00ns)   --->   "%add_ln95_3 = add i15 %indvar_flatten196, i15 1" [../src/hls/cnn.cpp:95]   --->   Operation 822 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 823 [1/1] (0.87ns)   --->   "%empty_51 = add i5 %ii_3, i5 31" [../src/hls/cnn.cpp:98]   --->   Operation 823 'add' 'empty_51' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 824 [1/1] (0.86ns)   --->   "%icmp_ln95_1 = icmp_eq  i15 %indvar_flatten196, i15 23328" [../src/hls/cnn.cpp:95]   --->   Operation 824 'icmp' 'icmp_ln95_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 825 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 826 [1/1] (0.85ns)   --->   "%icmp_ln98_1 = icmp_eq  i11 %indvar_flatten177, i11 864" [../src/hls/cnn.cpp:98]   --->   Operation 826 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln95_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 827 [1/1] (0.87ns)   --->   "%empty_54 = add i5 %i_3, i5 31" [../src/hls/cnn.cpp:95]   --->   Operation 827 'add' 'empty_54' <Predicate = (!icmp_ln95_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 828 [1/1] (0.48ns)   --->   "%select_ln95_15 = select i1 %icmp_ln98_1, i5 %i_3, i5 %empty_54" [../src/hls/cnn.cpp:95]   --->   Operation 828 'select' 'select_ln95_15' <Predicate = (!icmp_ln95_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i5 %select_ln95_15" [../src/hls/cnn.cpp:126]   --->   Operation 829 'zext' 'zext_ln126_3' <Predicate = (!icmp_ln95_1)> <Delay = 0.00>
ST_53 : Operation 830 [3/3] (1.08ns) (grouped into DSP with root node add_ln126_2)   --->   "%mul_ln126_1 = mul i10 %zext_ln126_3, i10 27" [../src/hls/cnn.cpp:126]   --->   Operation 830 'mul' 'mul_ln126_1' <Predicate = (!icmp_ln95_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 831 [1/1] (0.48ns)   --->   "%br_ln142 = br void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 831 'br' 'br_ln142' <Predicate = (icmp_ln95_1)> <Delay = 0.48>

State 54 <SV = 7> <Delay = 1.08>
ST_54 : Operation 832 [2/3] (1.08ns) (grouped into DSP with root node add_ln126_2)   --->   "%mul_ln126_1 = mul i10 %zext_ln126_3, i10 27" [../src/hls/cnn.cpp:126]   --->   Operation 832 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 8> <Delay = 2.51>
ST_55 : Operation 833 [1/1] (0.48ns)   --->   "%select_ln95_14 = select i1 %icmp_ln98_1, i5 1, i5 %ii_3" [../src/hls/cnn.cpp:95]   --->   Operation 833 'select' 'select_ln95_14' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 834 [1/3] (0.00ns) (grouped into DSP with root node add_ln126_2)   --->   "%mul_ln126_1 = mul i10 %zext_ln126_3, i10 27" [../src/hls/cnn.cpp:126]   --->   Operation 834 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_14)   --->   "%select_ln95_16 = select i1 %icmp_ln98_1, i5 0, i5 %empty_51" [../src/hls/cnn.cpp:95]   --->   Operation 835 'select' 'select_ln95_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_1)   --->   "%xor_ln95_1 = xor i1 %icmp_ln98_1, i1 1" [../src/hls/cnn.cpp:95]   --->   Operation 836 'xor' 'xor_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 837 [1/1] (0.87ns)   --->   "%icmp_ln101_1 = icmp_eq  i6 %iii_2, i6 32" [../src/hls/cnn.cpp:101]   --->   Operation 837 'icmp' 'icmp_ln101_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 838 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln95_1 = and i1 %icmp_ln101_1, i1 %xor_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 838 'and' 'and_ln95_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 839 [1/1] (0.87ns)   --->   "%add_ln98 = add i5 %select_ln95_14, i5 1" [../src/hls/cnn.cpp:98]   --->   Operation 839 'add' 'add_ln98' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_13)   --->   "%or_ln98_1 = or i1 %and_ln95_1, i1 %icmp_ln98_1" [../src/hls/cnn.cpp:98]   --->   Operation 840 'or' 'or_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 841 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln98_13 = select i1 %or_ln98_1, i6 0, i6 %iii_2" [../src/hls/cnn.cpp:98]   --->   Operation 841 'select' 'select_ln98_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 842 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln98_14 = select i1 %and_ln95_1, i5 %select_ln95_14, i5 %select_ln95_16" [../src/hls/cnn.cpp:98]   --->   Operation 842 'select' 'select_ln98_14' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i5 %select_ln98_14" [../src/hls/cnn.cpp:126]   --->   Operation 843 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 844 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln126_2 = add i10 %mul_ln126_1, i10 %zext_ln126_4" [../src/hls/cnn.cpp:126]   --->   Operation 844 'add' 'add_ln126_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 845 [1/1] (0.48ns)   --->   "%select_ln98_15 = select i1 %and_ln95_1, i5 %add_ln98, i5 %select_ln95_14" [../src/hls/cnn.cpp:98]   --->   Operation 845 'select' 'select_ln98_15' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i6 %select_ln98_13" [../src/hls/cnn.cpp:101]   --->   Operation 846 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 847 [1/1] (0.00ns)   --->   "%layer_4_bias_V_addr = getelementptr i12 %layer_4_bias_V, i64 0, i64 %zext_ln101" [../src/hls/cnn.cpp:104]   --->   Operation 847 'getelementptr' 'layer_4_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 848 [2/2] (0.79ns)   --->   "%output_sum_V_2 = load i5 %layer_4_bias_V_addr" [../src/hls/cnn.cpp:104]   --->   Operation 848 'load' 'output_sum_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 56 <SV = 9> <Delay = 1.83>
ST_56 : Operation 849 [1/1] (0.87ns)   --->   "%add_ln95 = add i5 %i_3, i5 1" [../src/hls/cnn.cpp:95]   --->   Operation 849 'add' 'add_ln95' <Predicate = (icmp_ln98_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 850 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d1_2_conv2d1_3_str"   --->   Operation 850 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 851 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 23328, i64 23328, i64 23328"   --->   Operation 851 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 852 [1/1] (0.48ns)   --->   "%select_ln95_17 = select i1 %icmp_ln98_1, i5 %add_ln95, i5 %i_3" [../src/hls/cnn.cpp:95]   --->   Operation 852 'select' 'select_ln95_17' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 853 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_2_conv2d1_3_str"   --->   Operation 853 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 854 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln126_2 = add i10 %mul_ln126_1, i10 %zext_ln126_4" [../src/hls/cnn.cpp:126]   --->   Operation 854 'add' 'add_ln126_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_57_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln126_2, i5 0" [../src/hls/cnn.cpp:98]   --->   Operation 855 'bitconcatenate' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i6 %select_ln98_13" [../src/hls/cnn.cpp:126]   --->   Operation 856 'zext' 'zext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i6 %select_ln98_13" [../src/hls/cnn.cpp:126]   --->   Operation 857 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 858 [1/1] (1.00ns)   --->   "%add_ln126_3 = add i15 %tmp_57_cast, i15 %zext_ln126_6" [../src/hls/cnn.cpp:126]   --->   Operation 858 'add' 'add_ln126_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i15 %add_ln126_3" [../src/hls/cnn.cpp:126]   --->   Operation 859 'zext' 'zext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 860 [1/1] (0.00ns)   --->   "%layer_4_output_V_addr = getelementptr i20 %layer_4_output_V, i64 0, i64 %zext_ln126_7" [../src/hls/cnn.cpp:126]   --->   Operation 860 'getelementptr' 'layer_4_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 861 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:101]   --->   Operation 861 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 862 [1/2] (0.79ns)   --->   "%output_sum_V_2 = load i5 %layer_4_bias_V_addr" [../src/hls/cnn.cpp:104]   --->   Operation 862 'load' 'output_sum_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_56 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i12 %output_sum_V_2" [../src/hls/cnn.cpp:104]   --->   Operation 863 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 864 [1/1] (0.48ns)   --->   "%br_ln106 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i82" [../src/hls/cnn.cpp:106]   --->   Operation 864 'br' 'br_ln106' <Predicate = true> <Delay = 0.48>

State 57 <SV = 10> <Delay = 4.14>
ST_57 : Operation 865 [1/1] (0.00ns)   --->   "%indvar_flatten166 = phi i9 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i9 %add_ln106_2, void %.split64" [../src/hls/cnn.cpp:106]   --->   Operation 865 'phi' 'indvar_flatten166' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 866 [1/1] (0.00ns)   --->   "%indvar_flatten139 = phi i4 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i4 %select_ln109_3, void %.split64" [../src/hls/cnn.cpp:109]   --->   Operation 866 'phi' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 867 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 %select_ln109_1, void %.split64" [../src/hls/cnn.cpp:109]   --->   Operation 867 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 868 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 %add_ln118, void %.split64" [../src/hls/cnn.cpp:118]   --->   Operation 868 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 869 [1/1] (0.92ns)   --->   "%add_ln106_2 = add i9 %indvar_flatten166, i9 1" [../src/hls/cnn.cpp:106]   --->   Operation 869 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 870 [1/1] (0.74ns)   --->   "%indvars_iv_next470 = add i3 %v, i3 1" [../src/hls/cnn.cpp:109]   --->   Operation 870 'add' 'indvars_iv_next470' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 871 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp_eq  i9 %indvar_flatten166, i9 288" [../src/hls/cnn.cpp:106]   --->   Operation 871 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split64, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i95" [../src/hls/cnn.cpp:106]   --->   Operation 872 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 873 [1/1] (0.88ns)   --->   "%icmp_ln109 = icmp_eq  i4 %indvar_flatten139, i4 9" [../src/hls/cnn.cpp:109]   --->   Operation 873 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 874 [1/1] (0.27ns)   --->   "%select_ln106 = select i1 %icmp_ln109, i3 7, i3 %v" [../src/hls/cnn.cpp:106]   --->   Operation 874 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_2)   --->   "%select_ln106_2 = select i1 %icmp_ln109, i3 0, i3 %indvars_iv_next470" [../src/hls/cnn.cpp:106]   --->   Operation 875 'select' 'select_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln109, i1 1" [../src/hls/cnn.cpp:106]   --->   Operation 876 'xor' 'xor_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 877 [1/1] (0.69ns)   --->   "%icmp_ln112 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:112]   --->   Operation 877 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 878 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %icmp_ln112, i1 %xor_ln106" [../src/hls/cnn.cpp:106]   --->   Operation 878 'and' 'and_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 879 [1/1] (0.74ns)   --->   "%indvars_iv_next470_dup = add i3 %select_ln106, i3 1" [../src/hls/cnn.cpp:106]   --->   Operation 879 'add' 'indvars_iv_next470_dup' <Predicate = (!icmp_ln106)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%or_ln109 = or i1 %and_ln106, i1 %icmp_ln109" [../src/hls/cnn.cpp:109]   --->   Operation 880 'or' 'or_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 881 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln109 = select i1 %or_ln109, i3 7, i3 %vi" [../src/hls/cnn.cpp:109]   --->   Operation 881 'select' 'select_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 882 [1/1] (0.27ns)   --->   "%select_ln109_1 = select i1 %and_ln106, i3 %indvars_iv_next470_dup, i3 %select_ln106" [../src/hls/cnn.cpp:109]   --->   Operation 882 'select' 'select_ln109_1' <Predicate = (!icmp_ln106)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i3 %select_ln109_1" [../src/hls/cnn.cpp:109]   --->   Operation 883 'sext' 'sext_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_57 : Operation 884 [1/1] (0.87ns)   --->   "%add_ln109 = add i5 %select_ln95_17, i5 %sext_ln109" [../src/hls/cnn.cpp:109]   --->   Operation 884 'add' 'add_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln1116_117 = zext i5 %add_ln109"   --->   Operation 885 'zext' 'zext_ln1116_117' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_57 : Operation 886 [3/3] (1.08ns) (grouped into DSP with root node add_ln1116_18)   --->   "%mul_ln1116 = mul i10 %zext_ln1116_117, i10 29"   --->   Operation 886 'mul' 'mul_ln1116' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 887 [1/1] (0.74ns)   --->   "%indvars_iv_next470_mid1 = add i3 %select_ln106, i3 2" [../src/hls/cnn.cpp:106]   --->   Operation 887 'add' 'indvars_iv_next470_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 888 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln109_2 = select i1 %and_ln106, i3 %indvars_iv_next470_mid1, i3 %select_ln106_2" [../src/hls/cnn.cpp:109]   --->   Operation 888 'select' 'select_ln109_2' <Predicate = (!icmp_ln106)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 889 [1/1] (0.74ns)   --->   "%add_ln118 = add i3 %select_ln109, i3 1" [../src/hls/cnn.cpp:118]   --->   Operation 889 'add' 'add_ln118' <Predicate = (!icmp_ln106)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 890 [1/1] (0.86ns)   --->   "%add_ln109_1 = add i4 %indvar_flatten139, i4 1" [../src/hls/cnn.cpp:109]   --->   Operation 890 'add' 'add_ln109_1' <Predicate = (!icmp_ln106)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 891 [1/1] (0.45ns)   --->   "%select_ln109_3 = select i1 %icmp_ln109, i4 1, i4 %add_ln109_1" [../src/hls/cnn.cpp:109]   --->   Operation 891 'select' 'select_ln109_3' <Predicate = (!icmp_ln106)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 11> <Delay = 1.08>
ST_58 : Operation 892 [2/3] (1.08ns) (grouped into DSP with root node add_ln1116_18)   --->   "%mul_ln1116 = mul i10 %zext_ln1116_117, i10 29"   --->   Operation 892 'mul' 'mul_ln1116' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 12> <Delay = 1.70>
ST_59 : Operation 893 [1/3] (0.00ns) (grouped into DSP with root node add_ln1116_18)   --->   "%mul_ln1116 = mul i10 %zext_ln1116_117, i10 29"   --->   Operation 893 'mul' 'mul_ln1116' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 894 [1/1] (0.00ns)   --->   "%vi_cast = sext i3 %select_ln109" [../src/hls/cnn.cpp:109]   --->   Operation 894 'sext' 'vi_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_59 : Operation 895 [1/1] (0.87ns)   --->   "%add_ln116_1 = add i5 %vi_cast, i5 %select_ln98_15" [../src/hls/cnn.cpp:116]   --->   Operation 895 'add' 'add_ln116_1' <Predicate = (!icmp_ln106)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln1116_118 = zext i5 %add_ln116_1"   --->   Operation 896 'zext' 'zext_ln1116_118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_59 : Operation 897 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1116_18 = add i10 %mul_ln1116, i10 %zext_ln1116_118"   --->   Operation 897 'add' 'add_ln1116_18' <Predicate = (!icmp_ln106)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 13> <Delay = 4.58>
ST_60 : Operation 898 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i6 %select_ln106_1, void %.split64" [../src/hls/cnn.cpp:106]   --->   Operation 898 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 899 [1/1] (0.88ns)   --->   "%add_ln106 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:106]   --->   Operation 899 'add' 'add_ln106' <Predicate = (!icmp_ln106 & icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 900 [1/1] (0.44ns)   --->   "%select_ln106_1 = select i1 %icmp_ln109, i6 %add_ln106, i6 %iv" [../src/hls/cnn.cpp:106]   --->   Operation 900 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_1)   --->   "%zext_ln1118 = zext i6 %select_ln106_1"   --->   Operation 901 'zext' 'zext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln106_1" [../src/hls/cnn.cpp:109]   --->   Operation 902 'zext' 'zext_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %select_ln109_2"   --->   Operation 903 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln109_2, i2 0"   --->   Operation 904 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_46"   --->   Operation 905 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i9 %zext_ln1118_2, i9 %zext_ln1118_1"   --->   Operation 906 'sub' 'sub_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_60 : Operation 907 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1116_18 = add i10 %mul_ln1116, i10 %zext_ln1116_118"   --->   Operation 907 'add' 'add_ln1116_18' <Predicate = (!icmp_ln106)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_72_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln1116_18, i5 0"   --->   Operation 908 'bitconcatenate' 'tmp_72_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 909 [1/1] (1.00ns)   --->   "%add_ln1116_19 = add i15 %tmp_72_cast, i15 %zext_ln109"   --->   Operation 909 'add' 'add_ln1116_19' <Predicate = (!icmp_ln106)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1116_119 = zext i15 %add_ln1116_19"   --->   Operation 910 'zext' 'zext_ln1116_119' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 911 [1/1] (0.00ns)   --->   "%layer_3_output_V_addr_1 = getelementptr i20 %layer_3_output_V, i64 0, i64 %zext_ln1116_119"   --->   Operation 911 'getelementptr' 'layer_3_output_V_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i3 %add_ln118"   --->   Operation 912 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 913 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln1118 = add i9 %sub_ln1118, i9 %zext_ln1118_3"   --->   Operation 913 'add' 'add_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_60 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_1)   --->   "%shl_ln1118 = shl i9 %add_ln1118, i9 5"   --->   Operation 914 'shl' 'shl_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 915 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln1118_1 = add i9 %shl_ln1118, i9 %zext_ln1118"   --->   Operation 915 'add' 'add_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_76_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %add_ln1118_1, i5 0"   --->   Operation 916 'bitconcatenate' 'tmp_76_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 917 [1/1] (0.98ns)   --->   "%add_ln1118_2 = add i14 %tmp_76_cast, i14 %zext_ln126_5"   --->   Operation 917 'add' 'add_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i14 %add_ln1118_2"   --->   Operation 918 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 919 [1/1] (0.00ns)   --->   "%layer_4_weights_V_addr = getelementptr i17 %layer_4_weights_V, i64 0, i64 %zext_ln1118_4"   --->   Operation 919 'getelementptr' 'layer_4_weights_V_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_60 : Operation 920 [2/2] (1.35ns)   --->   "%r_V_1 = load i15 %layer_3_output_V_addr_1"   --->   Operation 920 'load' 'r_V_1' <Predicate = (!icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 26912> <RAM>
ST_60 : Operation 921 [2/2] (1.35ns)   --->   "%layer_4_weights_V_load = load i14 %layer_4_weights_V_addr"   --->   Operation 921 'load' 'layer_4_weights_V_load' <Predicate = (!icmp_ln106)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 9216> <ROM>

State 61 <SV = 14> <Delay = 2.44>
ST_61 : Operation 922 [1/2] (1.35ns)   --->   "%r_V_1 = load i15 %layer_3_output_V_addr_1"   --->   Operation 922 'load' 'r_V_1' <Predicate = (!icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 26912> <RAM>
ST_61 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i20 %r_V_1"   --->   Operation 923 'zext' 'zext_ln1115' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_61 : Operation 924 [1/2] (1.35ns)   --->   "%layer_4_weights_V_load = load i14 %layer_4_weights_V_addr"   --->   Operation 924 'load' 'layer_4_weights_V_load' <Predicate = (!icmp_ln106)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 9216> <ROM>
ST_61 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i17 %layer_4_weights_V_load"   --->   Operation 925 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_61 : Operation 926 [3/3] (1.08ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_2 = mul i37 %sext_ln1118_8, i37 %zext_ln1115"   --->   Operation 926 'mul' 'r_V_2' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 15> <Delay = 1.08>
ST_62 : Operation 927 [1/1] (0.00ns)   --->   "%lhs = phi i21 %sext_ln104, void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i21 %output_sum_V_3, void %.split64"   --->   Operation 927 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 928 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 928 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 929 [2/3] (1.08ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_2 = mul i37 %sext_ln1118_8, i37 %zext_ln1115"   --->   Operation 929 'mul' 'r_V_2' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 16> <Delay = 0.83>
ST_63 : Operation 930 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_2 = mul i37 %sext_ln1118_8, i37 %zext_ln1115"   --->   Operation 930 'mul' 'r_V_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 931 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %lhs, i16 0"   --->   Operation 931 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_63 : Operation 932 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_1 = add i37 %lhs_1, i37 %r_V_2"   --->   Operation 932 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 17> <Delay = 1.66>
ST_64 : Operation 933 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_4_conv2d1_5_conv2d1_6_str"   --->   Operation 933 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 934 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 934 'speclooptripcount' 'empty_52' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 935 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 935 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 936 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_5_conv2d1_6_str"   --->   Operation 936 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 937 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 937 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 938 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/hls/cnn.cpp:112]   --->   Operation 938 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 939 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_1 = add i37 %lhs_1, i37 %r_V_2"   --->   Operation 939 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 940 [1/1] (0.00ns)   --->   "%output_sum_V_3 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %ret_V_1, i32 16, i32 36"   --->   Operation 940 'partselect' 'output_sum_V_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_64 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i82"   --->   Operation 941 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 65 <SV = 16> <Delay = 1.79>
ST_65 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i21 %lhs" [../src/hls/cnn.cpp:106]   --->   Operation 942 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %lhs, i32 20"   --->   Operation 943 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 944 [1/1] (0.43ns)   --->   "%output_sum_V_4 = select i1 %tmp_45, i20 0, i20 %trunc_ln106" [../src/hls/cnn.cpp:74]   --->   Operation 944 'select' 'output_sum_V_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 945 [1/1] (1.35ns)   --->   "%store_ln127 = store i20 %output_sum_V_4, i15 %layer_4_output_V_addr" [../src/hls/cnn.cpp:127]   --->   Operation 945 'store' 'store_ln127' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_65 : Operation 946 [1/1] (0.88ns)   --->   "%add_ln101_1 = add i6 %select_ln98_13, i6 1" [../src/hls/cnn.cpp:101]   --->   Operation 946 'add' 'add_ln101_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 947 [1/1] (0.94ns)   --->   "%add_ln98_3 = add i11 %indvar_flatten177, i11 1" [../src/hls/cnn.cpp:98]   --->   Operation 947 'add' 'add_ln98_3' <Predicate = (!icmp_ln98_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 948 [1/1] (0.45ns)   --->   "%select_ln98_16 = select i1 %icmp_ln98_1, i11 1, i11 %add_ln98_3" [../src/hls/cnn.cpp:98]   --->   Operation 948 'select' 'select_ln98_16' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13max_pooling2dILt58ELt58ELt32ELt29ELt29ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader"   --->   Operation 949 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 66 <SV = 7> <Delay = 2.69>
ST_66 : Operation 950 [1/1] (0.00ns)   --->   "%indvar_flatten235 = phi i13 %add_ln142_4, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i13 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 950 'phi' 'indvar_flatten235' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 951 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %select_ln142_5, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i5 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 951 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 952 [1/1] (0.00ns)   --->   "%indvar_flatten207 = phi i10 %select_ln145_9, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i10 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:145]   --->   Operation 952 'phi' 'indvar_flatten207' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 953 [1/1] (0.00ns)   --->   "%ii_4 = phi i5 %select_ln145_6, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i5 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:145]   --->   Operation 953 'phi' 'ii_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 954 [1/1] (0.00ns)   --->   "%iii_3 = phi i6 %add_ln148_1, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:148]   --->   Operation 954 'phi' 'iii_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 955 [1/1] (0.97ns)   --->   "%add_ln142_4 = add i13 %indvar_flatten235, i13 1" [../src/hls/cnn.cpp:142]   --->   Operation 955 'add' 'add_ln142_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii_4, i32 1, i32 4" [../src/hls/cnn.cpp:145]   --->   Operation 956 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 957 [1/1] (0.00ns)   --->   "%or_ln157_1 = or i5 %ii_4, i5 1" [../src/hls/cnn.cpp:157]   --->   Operation 957 'or' 'or_ln157_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 958 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 958 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 959 [1/1] (0.86ns)   --->   "%icmp_ln142_1 = icmp_eq  i13 %indvar_flatten235, i13 5408" [../src/hls/cnn.cpp:142]   --->   Operation 959 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142_1, void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 960 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 961 [1/1] (0.87ns)   --->   "%add_ln142_1 = add i5 %i_4, i5 2" [../src/hls/cnn.cpp:142]   --->   Operation 961 'add' 'add_ln142_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 962 [1/1] (0.85ns)   --->   "%icmp_ln145_1 = icmp_eq  i10 %indvar_flatten207, i10 416" [../src/hls/cnn.cpp:145]   --->   Operation 962 'icmp' 'icmp_ln145_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 963 [1/1] (0.48ns)   --->   "%select_ln142_4 = select i1 %icmp_ln145_1, i5 0, i5 %ii_4" [../src/hls/cnn.cpp:142]   --->   Operation 963 'select' 'select_ln142_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 964 [1/1] (0.48ns)   --->   "%select_ln142_5 = select i1 %icmp_ln145_1, i5 %add_ln142_1, i5 %i_4" [../src/hls/cnn.cpp:142]   --->   Operation 964 'select' 'select_ln142_5' <Predicate = (!icmp_ln142_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 965 [1/1] (0.00ns)   --->   "%p_cast82_mid2_v = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln142_5, i32 1, i32 4" [../src/hls/cnn.cpp:142]   --->   Operation 965 'partselect' 'p_cast82_mid2_v' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_66 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln164_3 = zext i4 %p_cast82_mid2_v" [../src/hls/cnn.cpp:164]   --->   Operation 966 'zext' 'zext_ln164_3' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_66 : Operation 967 [3/3] (1.08ns) (grouped into DSP with root node add_ln164_2)   --->   "%mul_ln164_1 = mul i8 %zext_ln164_3, i8 13" [../src/hls/cnn.cpp:164]   --->   Operation 967 'mul' 'mul_ln164_1' <Predicate = (!icmp_ln142_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%select_ln142_6 = select i1 %icmp_ln145_1, i4 0, i4 %tmp_44" [../src/hls/cnn.cpp:142]   --->   Operation 968 'select' 'select_ln142_6' <Predicate = (!icmp_ln142_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%select_ln142_7 = select i1 %icmp_ln145_1, i5 1, i5 %or_ln157_1" [../src/hls/cnn.cpp:142]   --->   Operation 969 'select' 'select_ln142_7' <Predicate = (!icmp_ln142_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_1)   --->   "%xor_ln142_1 = xor i1 %icmp_ln145_1, i1 1" [../src/hls/cnn.cpp:142]   --->   Operation 970 'xor' 'xor_ln142_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 971 [1/1] (0.87ns)   --->   "%icmp_ln148_1 = icmp_eq  i6 %iii_3, i6 32" [../src/hls/cnn.cpp:148]   --->   Operation 971 'icmp' 'icmp_ln148_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 972 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln142_1 = and i1 %icmp_ln148_1, i1 %xor_ln142_1" [../src/hls/cnn.cpp:142]   --->   Operation 972 'and' 'and_ln142_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 973 [1/1] (0.87ns)   --->   "%add_ln145_1 = add i5 %select_ln142_4, i5 2" [../src/hls/cnn.cpp:145]   --->   Operation 973 'add' 'add_ln145_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_5)   --->   "%or_ln145_1 = or i1 %and_ln142_1, i1 %icmp_ln145_1" [../src/hls/cnn.cpp:145]   --->   Operation 974 'or' 'or_ln145_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 975 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln145_5 = select i1 %or_ln145_1, i6 0, i6 %iii_3" [../src/hls/cnn.cpp:145]   --->   Operation 975 'select' 'select_ln145_5' <Predicate = (!icmp_ln142_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 976 [1/1] (0.48ns)   --->   "%select_ln145_6 = select i1 %and_ln142_1, i5 %add_ln145_1, i5 %select_ln142_4" [../src/hls/cnn.cpp:145]   --->   Operation 976 'select' 'select_ln145_6' <Predicate = (!icmp_ln142_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_7)   --->   "%p_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln145_1, i32 1, i32 4" [../src/hls/cnn.cpp:145]   --->   Operation 977 'partselect' 'p_mid1' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_66 : Operation 978 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln145_7 = select i1 %and_ln142_1, i4 %p_mid1, i4 %select_ln142_6" [../src/hls/cnn.cpp:145]   --->   Operation 978 'select' 'select_ln145_7' <Predicate = (!icmp_ln142_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_8)   --->   "%or_ln157_4 = or i5 %add_ln145_1, i5 1" [../src/hls/cnn.cpp:157]   --->   Operation 979 'or' 'or_ln157_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_66 : Operation 980 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln145_8 = select i1 %and_ln142_1, i5 %or_ln157_4, i5 %select_ln142_7" [../src/hls/cnn.cpp:145]   --->   Operation 980 'select' 'select_ln145_8' <Predicate = (!icmp_ln142_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 981 [1/1] (0.93ns)   --->   "%add_ln145_4 = add i10 %indvar_flatten207, i10 1" [../src/hls/cnn.cpp:145]   --->   Operation 981 'add' 'add_ln145_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 8> <Delay = 4.70>
ST_67 : Operation 982 [2/3] (1.08ns) (grouped into DSP with root node add_ln164_2)   --->   "%mul_ln164_1 = mul i8 %zext_ln164_3, i8 13" [../src/hls/cnn.cpp:164]   --->   Operation 982 'mul' 'mul_ln164_1' <Predicate = (!icmp_ln142_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 983 [1/1] (0.00ns)   --->   "%or_ln142_1 = or i5 %select_ln142_5, i5 1" [../src/hls/cnn.cpp:142]   --->   Operation 983 'or' 'or_ln142_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln157_11 = zext i5 %or_ln142_1" [../src/hls/cnn.cpp:157]   --->   Operation 984 'zext' 'zext_ln157_11' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 985 [1/1] (1.42ns)   --->   "%mul_ln157_3 = mul i10 %zext_ln157_11, i10 27" [../src/hls/cnn.cpp:157]   --->   Operation 985 'mul' 'mul_ln157_3' <Predicate = (!icmp_ln142_1)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln157_12 = zext i5 %select_ln145_6" [../src/hls/cnn.cpp:157]   --->   Operation 986 'zext' 'zext_ln157_12' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 987 [1/1] (0.93ns)   --->   "%add_ln157_9 = add i10 %mul_ln157_3, i10 %zext_ln157_12" [../src/hls/cnn.cpp:157]   --->   Operation 987 'add' 'add_ln157_9' <Predicate = (!icmp_ln142_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_62_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln157_9, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 988 'bitconcatenate' 'tmp_62_cast' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln157_13 = zext i5 %select_ln145_8" [../src/hls/cnn.cpp:157]   --->   Operation 989 'zext' 'zext_ln157_13' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 990 [1/1] (0.93ns)   --->   "%add_ln157_11 = add i10 %mul_ln157_3, i10 %zext_ln157_13" [../src/hls/cnn.cpp:157]   --->   Operation 990 'add' 'add_ln157_11' <Predicate = (!icmp_ln142_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_68_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln157_11, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 991 'bitconcatenate' 'tmp_68_cast' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln157_15 = zext i6 %select_ln145_5" [../src/hls/cnn.cpp:157]   --->   Operation 992 'zext' 'zext_ln157_15' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 993 [1/1] (1.00ns)   --->   "%add_ln157_14 = add i15 %tmp_62_cast, i15 %zext_ln157_15" [../src/hls/cnn.cpp:157]   --->   Operation 993 'add' 'add_ln157_14' <Predicate = (!icmp_ln142_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln157_18 = zext i15 %add_ln157_14" [../src/hls/cnn.cpp:157]   --->   Operation 994 'zext' 'zext_ln157_18' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 995 [1/1] (0.00ns)   --->   "%layer_4_output_V_addr_3 = getelementptr i20 %layer_4_output_V, i64 0, i64 %zext_ln157_18" [../src/hls/cnn.cpp:157]   --->   Operation 995 'getelementptr' 'layer_4_output_V_addr_3' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 996 [1/1] (1.00ns)   --->   "%add_ln157_15 = add i15 %tmp_68_cast, i15 %zext_ln157_15" [../src/hls/cnn.cpp:157]   --->   Operation 996 'add' 'add_ln157_15' <Predicate = (!icmp_ln142_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln157_19 = zext i15 %add_ln157_15" [../src/hls/cnn.cpp:157]   --->   Operation 997 'zext' 'zext_ln157_19' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 998 [1/1] (0.00ns)   --->   "%layer_4_output_V_addr_4 = getelementptr i20 %layer_4_output_V, i64 0, i64 %zext_ln157_19" [../src/hls/cnn.cpp:157]   --->   Operation 998 'getelementptr' 'layer_4_output_V_addr_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_67 : Operation 999 [2/2] (1.35ns)   --->   "%layer_4_output_V_load_2 = load i15 %layer_4_output_V_addr_3" [../src/hls/cnn.cpp:157]   --->   Operation 999 'load' 'layer_4_output_V_load_2' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_67 : Operation 1000 [2/2] (1.35ns)   --->   "%layer_4_output_V_load_3 = load i15 %layer_4_output_V_addr_4" [../src/hls/cnn.cpp:157]   --->   Operation 1000 'load' 'layer_4_output_V_load_3' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_67 : Operation 1001 [1/1] (0.88ns)   --->   "%add_ln148_1 = add i6 %select_ln145_5, i6 1" [../src/hls/cnn.cpp:148]   --->   Operation 1001 'add' 'add_ln148_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1002 [1/1] (0.47ns)   --->   "%select_ln145_9 = select i1 %icmp_ln145_1, i10 1, i10 %add_ln145_4" [../src/hls/cnn.cpp:145]   --->   Operation 1002 'select' 'select_ln145_9' <Predicate = (!icmp_ln142_1)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 9> <Delay = 4.70>
ST_68 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln157_10 = zext i5 %select_ln142_5" [../src/hls/cnn.cpp:157]   --->   Operation 1003 'zext' 'zext_ln157_10' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1004 [1/1] (1.42ns)   --->   "%mul_ln157_2 = mul i10 %zext_ln157_10, i10 27" [../src/hls/cnn.cpp:157]   --->   Operation 1004 'mul' 'mul_ln157_2' <Predicate = (!icmp_ln142_1)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1005 [1/3] (0.00ns) (grouped into DSP with root node add_ln164_2)   --->   "%mul_ln164_1 = mul i8 %zext_ln164_3, i8 13" [../src/hls/cnn.cpp:164]   --->   Operation 1005 'mul' 'mul_ln164_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1006 [1/1] (0.93ns)   --->   "%add_ln157_8 = add i10 %mul_ln157_2, i10 %zext_ln157_12" [../src/hls/cnn.cpp:157]   --->   Operation 1006 'add' 'add_ln157_8' <Predicate = (!icmp_ln142_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_60_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln157_8, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1007 'bitconcatenate' 'tmp_60_cast' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln164_4 = zext i4 %select_ln145_7" [../src/hls/cnn.cpp:164]   --->   Operation 1008 'zext' 'zext_ln164_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1009 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln164_2 = add i8 %mul_ln164_1, i8 %zext_ln164_4" [../src/hls/cnn.cpp:164]   --->   Operation 1009 'add' 'add_ln164_2' <Predicate = (!icmp_ln142_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1010 [1/1] (0.93ns)   --->   "%add_ln157_10 = add i10 %mul_ln157_2, i10 %zext_ln157_13" [../src/hls/cnn.cpp:157]   --->   Operation 1010 'add' 'add_ln157_10' <Predicate = (!icmp_ln142_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_66_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln157_10, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1011 'bitconcatenate' 'tmp_66_cast' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1012 [1/1] (1.00ns)   --->   "%add_ln157_12 = add i15 %tmp_60_cast, i15 %zext_ln157_15" [../src/hls/cnn.cpp:157]   --->   Operation 1012 'add' 'add_ln157_12' <Predicate = (!icmp_ln142_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln157_16 = zext i15 %add_ln157_12" [../src/hls/cnn.cpp:157]   --->   Operation 1013 'zext' 'zext_ln157_16' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1014 [1/1] (0.00ns)   --->   "%layer_4_output_V_addr_1 = getelementptr i20 %layer_4_output_V, i64 0, i64 %zext_ln157_16" [../src/hls/cnn.cpp:157]   --->   Operation 1014 'getelementptr' 'layer_4_output_V_addr_1' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1015 [1/1] (1.00ns)   --->   "%add_ln157_13 = add i15 %tmp_66_cast, i15 %zext_ln157_15" [../src/hls/cnn.cpp:157]   --->   Operation 1015 'add' 'add_ln157_13' <Predicate = (!icmp_ln142_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln157_17 = zext i15 %add_ln157_13" [../src/hls/cnn.cpp:157]   --->   Operation 1016 'zext' 'zext_ln157_17' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1017 [1/1] (0.00ns)   --->   "%layer_4_output_V_addr_2 = getelementptr i20 %layer_4_output_V, i64 0, i64 %zext_ln157_17" [../src/hls/cnn.cpp:157]   --->   Operation 1017 'getelementptr' 'layer_4_output_V_addr_2' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_68 : Operation 1018 [2/2] (1.35ns)   --->   "%layer_4_output_V_load = load i15 %layer_4_output_V_addr_1" [../src/hls/cnn.cpp:157]   --->   Operation 1018 'load' 'layer_4_output_V_load' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_68 : Operation 1019 [2/2] (1.35ns)   --->   "%layer_4_output_V_load_1 = load i15 %layer_4_output_V_addr_2" [../src/hls/cnn.cpp:157]   --->   Operation 1019 'load' 'layer_4_output_V_load_1' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_68 : Operation 1020 [1/2] (1.35ns)   --->   "%layer_4_output_V_load_2 = load i15 %layer_4_output_V_addr_3" [../src/hls/cnn.cpp:157]   --->   Operation 1020 'load' 'layer_4_output_V_load_2' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_68 : Operation 1021 [1/2] (1.35ns)   --->   "%layer_4_output_V_load_3 = load i15 %layer_4_output_V_addr_4" [../src/hls/cnn.cpp:157]   --->   Operation 1021 'load' 'layer_4_output_V_load_3' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>

State 69 <SV = 10> <Delay = 6.80>
ST_69 : Operation 1022 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 1022 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1023 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 1023 'speclooptripcount' 'empty_55' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1024 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1024 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1025 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 1025 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1026 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln164_2 = add i8 %mul_ln164_1, i8 %zext_ln164_4" [../src/hls/cnn.cpp:164]   --->   Operation 1026 'add' 'add_ln164_2' <Predicate = (!icmp_ln142_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_64_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln164_2, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1027 'bitconcatenate' 'tmp_64_cast' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1028 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1028 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln157_14 = zext i6 %select_ln145_5" [../src/hls/cnn.cpp:157]   --->   Operation 1029 'zext' 'zext_ln157_14' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1030 [1/1] (0.97ns)   --->   "%add_ln164_3 = add i13 %tmp_64_cast, i13 %zext_ln157_14" [../src/hls/cnn.cpp:164]   --->   Operation 1030 'add' 'add_ln164_3' <Predicate = (!icmp_ln142_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln164_5 = zext i13 %add_ln164_3" [../src/hls/cnn.cpp:164]   --->   Operation 1031 'zext' 'zext_ln164_5' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1032 [1/1] (0.00ns)   --->   "%layer_5_output_V_addr = getelementptr i20 %layer_5_output_V, i64 0, i64 %zext_ln164_5" [../src/hls/cnn.cpp:164]   --->   Operation 1032 'getelementptr' 'layer_5_output_V_addr' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1033 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:148]   --->   Operation 1033 'specloopname' 'specloopname_ln148' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>
ST_69 : Operation 1034 [1/2] (1.35ns)   --->   "%layer_4_output_V_load = load i15 %layer_4_output_V_addr_1" [../src/hls/cnn.cpp:157]   --->   Operation 1034 'load' 'layer_4_output_V_load' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_69 : Operation 1035 [1/2] (1.35ns)   --->   "%layer_4_output_V_load_1 = load i15 %layer_4_output_V_addr_2" [../src/hls/cnn.cpp:157]   --->   Operation 1035 'load' 'layer_4_output_V_load_1' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 23328> <RAM>
ST_69 : Operation 1036 [1/1] (0.92ns)   --->   "%icmp_ln1494_3 = icmp_ugt  i20 %layer_4_output_V_load_1, i20 %layer_4_output_V_load"   --->   Operation 1036 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln142_1)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1037 [1/1] (0.43ns)   --->   "%select_ln158_3 = select i1 %icmp_ln1494_3, i20 %layer_4_output_V_load_1, i20 %layer_4_output_V_load" [../src/hls/cnn.cpp:158]   --->   Operation 1037 'select' 'select_ln158_3' <Predicate = (!icmp_ln142_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1038 [1/1] (0.92ns)   --->   "%icmp_ln1494_4 = icmp_ugt  i20 %layer_4_output_V_load_2, i20 %select_ln158_3"   --->   Operation 1038 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1039 [1/1] (0.43ns)   --->   "%select_ln158_4 = select i1 %icmp_ln1494_4, i20 %layer_4_output_V_load_2, i20 %select_ln158_3" [../src/hls/cnn.cpp:158]   --->   Operation 1039 'select' 'select_ln158_4' <Predicate = (!icmp_ln142_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1040 [1/1] (0.92ns)   --->   "%icmp_ln1494_5 = icmp_ugt  i20 %layer_4_output_V_load_3, i20 %select_ln158_4"   --->   Operation 1040 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln142_1)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1041 [1/1] (0.43ns)   --->   "%select_ln158_5 = select i1 %icmp_ln1494_5, i20 %layer_4_output_V_load_3, i20 %select_ln158_4" [../src/hls/cnn.cpp:158]   --->   Operation 1041 'select' 'select_ln158_5' <Predicate = (!icmp_ln142_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1042 [1/1] (1.35ns)   --->   "%store_ln164 = store i20 %select_ln158_5, i13 %layer_5_output_V_addr" [../src/hls/cnn.cpp:164]   --->   Operation 1042 'store' 'store_ln164' <Predicate = (!icmp_ln142_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 5408> <RAM>
ST_69 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6conv2dILt29ELt29ELt32ELt3ELt3ELt32ELt32ELt32ELt27ELt27ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader"   --->   Operation 1043 'br' 'br_ln0' <Predicate = (!icmp_ln142_1)> <Delay = 0.00>

State 70 <SV = 8> <Delay = 0.48>
ST_70 : Operation 1044 [1/1] (0.48ns)   --->   "%br_ln95 = br void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 1044 'br' 'br_ln95' <Predicate = true> <Delay = 0.48>

State 71 <SV = 9> <Delay = 2.40>
ST_71 : Operation 1045 [1/1] (0.00ns)   --->   "%indvar_flatten302 = phi i12 %add_ln95_4, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i191, i12 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 1045 'phi' 'indvar_flatten302' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1046 [1/1] (0.00ns)   --->   "%i_5 = phi i4 %select_ln95_21, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i191, i4 1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 1046 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1047 [1/1] (0.00ns)   --->   "%indvar_flatten283 = phi i10 %select_ln98_20, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i191, i10 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 1047 'phi' 'indvar_flatten283' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1048 [1/1] (0.00ns)   --->   "%ii_5 = phi i4 %select_ln98_19, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i191, i4 1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 1048 'phi' 'ii_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1049 [1/1] (0.00ns)   --->   "%iii_4 = phi i6 %add_ln101_2, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i191, i6 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:101]   --->   Operation 1049 'phi' 'iii_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1050 [1/1] (0.96ns)   --->   "%add_ln95_4 = add i12 %indvar_flatten302, i12 1" [../src/hls/cnn.cpp:95]   --->   Operation 1050 'add' 'add_ln95_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1051 [1/1] (0.86ns)   --->   "%empty_56 = add i4 %ii_5, i4 15" [../src/hls/cnn.cpp:98]   --->   Operation 1051 'add' 'empty_56' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1052 [1/1] (0.86ns)   --->   "%icmp_ln95_2 = icmp_eq  i12 %indvar_flatten302, i12 3872" [../src/hls/cnn.cpp:95]   --->   Operation 1052 'icmp' 'icmp_ln95_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1053 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_2, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 1053 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1054 [1/1] (0.85ns)   --->   "%icmp_ln98_2 = icmp_eq  i10 %indvar_flatten283, i10 352" [../src/hls/cnn.cpp:98]   --->   Operation 1054 'icmp' 'icmp_ln98_2' <Predicate = (!icmp_ln95_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1055 [1/1] (0.86ns)   --->   "%empty_59 = add i4 %i_5, i4 15" [../src/hls/cnn.cpp:95]   --->   Operation 1055 'add' 'empty_59' <Predicate = (!icmp_ln95_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1056 [1/1] (0.45ns)   --->   "%select_ln95_19 = select i1 %icmp_ln98_2, i4 %i_5, i4 %empty_59" [../src/hls/cnn.cpp:95]   --->   Operation 1056 'select' 'select_ln95_19' <Predicate = (!icmp_ln95_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i4 %select_ln95_19" [../src/hls/cnn.cpp:126]   --->   Operation 1057 'zext' 'zext_ln126_8' <Predicate = (!icmp_ln95_2)> <Delay = 0.00>
ST_71 : Operation 1058 [3/3] (1.08ns) (grouped into DSP with root node add_ln126_4)   --->   "%mul_ln126_2 = mul i7 %zext_ln126_8, i7 11" [../src/hls/cnn.cpp:126]   --->   Operation 1058 'mul' 'mul_ln126_2' <Predicate = (!icmp_ln95_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1059 [1/1] (0.48ns)   --->   "%br_ln142 = br void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 1059 'br' 'br_ln142' <Predicate = (icmp_ln95_2)> <Delay = 0.48>

State 72 <SV = 10> <Delay = 1.08>
ST_72 : Operation 1060 [2/3] (1.08ns) (grouped into DSP with root node add_ln126_4)   --->   "%mul_ln126_2 = mul i7 %zext_ln126_8, i7 11" [../src/hls/cnn.cpp:126]   --->   Operation 1060 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 11> <Delay = 2.48>
ST_73 : Operation 1061 [1/1] (0.45ns)   --->   "%select_ln95_18 = select i1 %icmp_ln98_2, i4 1, i4 %ii_5" [../src/hls/cnn.cpp:95]   --->   Operation 1061 'select' 'select_ln95_18' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1062 [1/3] (0.00ns) (grouped into DSP with root node add_ln126_4)   --->   "%mul_ln126_2 = mul i7 %zext_ln126_8, i7 11" [../src/hls/cnn.cpp:126]   --->   Operation 1062 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_18)   --->   "%select_ln95_20 = select i1 %icmp_ln98_2, i4 0, i4 %empty_56" [../src/hls/cnn.cpp:95]   --->   Operation 1063 'select' 'select_ln95_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln95_2)   --->   "%xor_ln95_2 = xor i1 %icmp_ln98_2, i1 1" [../src/hls/cnn.cpp:95]   --->   Operation 1064 'xor' 'xor_ln95_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1065 [1/1] (0.87ns)   --->   "%icmp_ln101_2 = icmp_eq  i6 %iii_4, i6 32" [../src/hls/cnn.cpp:101]   --->   Operation 1065 'icmp' 'icmp_ln101_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1066 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln95_2 = and i1 %icmp_ln101_2, i1 %xor_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 1066 'and' 'and_ln95_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1067 [1/1] (0.86ns)   --->   "%add_ln98_1 = add i4 %select_ln95_18, i4 1" [../src/hls/cnn.cpp:98]   --->   Operation 1067 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_17)   --->   "%or_ln98_2 = or i1 %and_ln95_2, i1 %icmp_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 1068 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1069 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln98_17 = select i1 %or_ln98_2, i6 0, i6 %iii_4" [../src/hls/cnn.cpp:98]   --->   Operation 1069 'select' 'select_ln98_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1070 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln98_18 = select i1 %and_ln95_2, i4 %select_ln95_18, i4 %select_ln95_20" [../src/hls/cnn.cpp:98]   --->   Operation 1070 'select' 'select_ln98_18' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i4 %select_ln98_18" [../src/hls/cnn.cpp:126]   --->   Operation 1071 'zext' 'zext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1072 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln126_4 = add i7 %mul_ln126_2, i7 %zext_ln126_9" [../src/hls/cnn.cpp:126]   --->   Operation 1072 'add' 'add_ln126_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1073 [1/1] (0.45ns)   --->   "%select_ln98_19 = select i1 %and_ln95_2, i4 %add_ln98_1, i4 %select_ln95_18" [../src/hls/cnn.cpp:98]   --->   Operation 1073 'select' 'select_ln98_19' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i6 %select_ln98_17" [../src/hls/cnn.cpp:101]   --->   Operation 1074 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1075 [1/1] (0.00ns)   --->   "%layer_6_bias_V_addr = getelementptr i14 %layer_6_bias_V, i64 0, i64 %zext_ln101_1" [../src/hls/cnn.cpp:104]   --->   Operation 1075 'getelementptr' 'layer_6_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1076 [2/2] (0.79ns)   --->   "%output_sum_V_5 = load i5 %layer_6_bias_V_addr" [../src/hls/cnn.cpp:104]   --->   Operation 1076 'load' 'output_sum_V_5' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>

State 74 <SV = 12> <Delay = 1.79>
ST_74 : Operation 1077 [1/1] (0.86ns)   --->   "%add_ln95_1 = add i4 %i_5, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 1077 'add' 'add_ln95_1' <Predicate = (icmp_ln98_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1078 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d1_2_conv2d1_3_str"   --->   Operation 1078 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1079 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 1079 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1080 [1/1] (0.45ns)   --->   "%select_ln95_21 = select i1 %icmp_ln98_2, i4 %add_ln95_1, i4 %i_5" [../src/hls/cnn.cpp:95]   --->   Operation 1080 'select' 'select_ln95_21' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 1081 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_2_conv2d1_3_str"   --->   Operation 1081 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1082 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln126_4 = add i7 %mul_ln126_2, i7 %zext_ln126_9" [../src/hls/cnn.cpp:126]   --->   Operation 1082 'add' 'add_ln126_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_78_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln126_4, i5 0" [../src/hls/cnn.cpp:98]   --->   Operation 1083 'bitconcatenate' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i6 %select_ln98_17" [../src/hls/cnn.cpp:126]   --->   Operation 1084 'zext' 'zext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i6 %select_ln98_17" [../src/hls/cnn.cpp:126]   --->   Operation 1085 'zext' 'zext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1086 [1/1] (0.96ns)   --->   "%add_ln126_5 = add i12 %tmp_78_cast, i12 %zext_ln126_11" [../src/hls/cnn.cpp:126]   --->   Operation 1086 'add' 'add_ln126_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i12 %add_ln126_5" [../src/hls/cnn.cpp:126]   --->   Operation 1087 'zext' 'zext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1088 [1/1] (0.00ns)   --->   "%layer_6_output_V_addr = getelementptr i20 %layer_6_output_V, i64 0, i64 %zext_ln126_12" [../src/hls/cnn.cpp:126]   --->   Operation 1088 'getelementptr' 'layer_6_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1089 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:101]   --->   Operation 1089 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1090 [1/2] (0.79ns)   --->   "%output_sum_V_5 = load i5 %layer_6_bias_V_addr" [../src/hls/cnn.cpp:104]   --->   Operation 1090 'load' 'output_sum_V_5' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_74 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i14 %output_sum_V_5" [../src/hls/cnn.cpp:104]   --->   Operation 1091 'sext' 'sext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1092 [1/1] (0.48ns)   --->   "%br_ln106 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i178" [../src/hls/cnn.cpp:106]   --->   Operation 1092 'br' 'br_ln106' <Predicate = true> <Delay = 0.48>

State 75 <SV = 13> <Delay = 4.13>
ST_75 : Operation 1093 [1/1] (0.00ns)   --->   "%indvar_flatten272 = phi i9 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i9 %add_ln106_3, void %.split43" [../src/hls/cnn.cpp:106]   --->   Operation 1093 'phi' 'indvar_flatten272' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1094 [1/1] (0.00ns)   --->   "%indvar_flatten245 = phi i4 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i4 %select_ln109_7, void %.split43" [../src/hls/cnn.cpp:109]   --->   Operation 1094 'phi' 'indvar_flatten245' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1095 [1/1] (0.00ns)   --->   "%v_1 = phi i3 7, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 %select_ln109_5, void %.split43" [../src/hls/cnn.cpp:109]   --->   Operation 1095 'phi' 'v_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1096 [1/1] (0.00ns)   --->   "%vi_1 = phi i3 7, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 %add_ln118_1, void %.split43" [../src/hls/cnn.cpp:118]   --->   Operation 1096 'phi' 'vi_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1097 [1/1] (0.92ns)   --->   "%add_ln106_3 = add i9 %indvar_flatten272, i9 1" [../src/hls/cnn.cpp:106]   --->   Operation 1097 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1098 [1/1] (0.74ns)   --->   "%indvars_iv_next425 = add i3 %v_1, i3 1" [../src/hls/cnn.cpp:109]   --->   Operation 1098 'add' 'indvars_iv_next425' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1099 [1/1] (0.85ns)   --->   "%icmp_ln106_1 = icmp_eq  i9 %indvar_flatten272, i9 288" [../src/hls/cnn.cpp:106]   --->   Operation 1099 'icmp' 'icmp_ln106_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106_1, void %.split43, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i191" [../src/hls/cnn.cpp:106]   --->   Operation 1100 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1101 [1/1] (0.88ns)   --->   "%icmp_ln109_1 = icmp_eq  i4 %indvar_flatten245, i4 9" [../src/hls/cnn.cpp:109]   --->   Operation 1101 'icmp' 'icmp_ln109_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1102 [1/1] (0.27ns)   --->   "%select_ln106_3 = select i1 %icmp_ln109_1, i3 7, i3 %v_1" [../src/hls/cnn.cpp:106]   --->   Operation 1102 'select' 'select_ln106_3' <Predicate = (!icmp_ln106_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_6)   --->   "%select_ln106_5 = select i1 %icmp_ln109_1, i3 0, i3 %indvars_iv_next425" [../src/hls/cnn.cpp:106]   --->   Operation 1103 'select' 'select_ln106_5' <Predicate = (!icmp_ln106_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_1)   --->   "%xor_ln106_1 = xor i1 %icmp_ln109_1, i1 1" [../src/hls/cnn.cpp:106]   --->   Operation 1104 'xor' 'xor_ln106_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1105 [1/1] (0.69ns)   --->   "%icmp_ln112_1 = icmp_eq  i3 %vi_1, i3 2" [../src/hls/cnn.cpp:112]   --->   Operation 1105 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1106 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_1 = and i1 %icmp_ln112_1, i1 %xor_ln106_1" [../src/hls/cnn.cpp:106]   --->   Operation 1106 'and' 'and_ln106_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1107 [1/1] (0.74ns)   --->   "%indvars_iv_next425_dup = add i3 %select_ln106_3, i3 1" [../src/hls/cnn.cpp:106]   --->   Operation 1107 'add' 'indvars_iv_next425_dup' <Predicate = (!icmp_ln106_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln109_4)   --->   "%or_ln109_1 = or i1 %and_ln106_1, i1 %icmp_ln109_1" [../src/hls/cnn.cpp:109]   --->   Operation 1108 'or' 'or_ln109_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1109 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln109_4 = select i1 %or_ln109_1, i3 7, i3 %vi_1" [../src/hls/cnn.cpp:109]   --->   Operation 1109 'select' 'select_ln109_4' <Predicate = (!icmp_ln106_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1110 [1/1] (0.27ns)   --->   "%select_ln109_5 = select i1 %and_ln106_1, i3 %indvars_iv_next425_dup, i3 %select_ln106_3" [../src/hls/cnn.cpp:109]   --->   Operation 1110 'select' 'select_ln109_5' <Predicate = (!icmp_ln106_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i3 %select_ln109_5" [../src/hls/cnn.cpp:109]   --->   Operation 1111 'sext' 'sext_ln109_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_75 : Operation 1112 [1/1] (0.86ns)   --->   "%add_ln109_2 = add i4 %select_ln95_21, i4 %sext_ln109_1" [../src/hls/cnn.cpp:109]   --->   Operation 1112 'add' 'add_ln109_2' <Predicate = (!icmp_ln106_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln1116_120 = zext i4 %add_ln109_2"   --->   Operation 1113 'zext' 'zext_ln1116_120' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_75 : Operation 1114 [3/3] (1.08ns) (grouped into DSP with root node add_ln1116_20)   --->   "%mul_ln1116_1 = mul i8 %zext_ln1116_120, i8 13"   --->   Operation 1114 'mul' 'mul_ln1116_1' <Predicate = (!icmp_ln106_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1115 [1/1] (0.74ns)   --->   "%indvars_iv_next425_mid1 = add i3 %select_ln106_3, i3 2" [../src/hls/cnn.cpp:106]   --->   Operation 1115 'add' 'indvars_iv_next425_mid1' <Predicate = (!icmp_ln106_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1116 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln109_6 = select i1 %and_ln106_1, i3 %indvars_iv_next425_mid1, i3 %select_ln106_5" [../src/hls/cnn.cpp:109]   --->   Operation 1116 'select' 'select_ln109_6' <Predicate = (!icmp_ln106_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1117 [1/1] (0.74ns)   --->   "%add_ln118_1 = add i3 %select_ln109_4, i3 1" [../src/hls/cnn.cpp:118]   --->   Operation 1117 'add' 'add_ln118_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1118 [1/1] (0.86ns)   --->   "%add_ln109_3 = add i4 %indvar_flatten245, i4 1" [../src/hls/cnn.cpp:109]   --->   Operation 1118 'add' 'add_ln109_3' <Predicate = (!icmp_ln106_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1119 [1/1] (0.45ns)   --->   "%select_ln109_7 = select i1 %icmp_ln109_1, i4 1, i4 %add_ln109_3" [../src/hls/cnn.cpp:109]   --->   Operation 1119 'select' 'select_ln109_7' <Predicate = (!icmp_ln106_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 14> <Delay = 1.08>
ST_76 : Operation 1120 [2/3] (1.08ns) (grouped into DSP with root node add_ln1116_20)   --->   "%mul_ln1116_1 = mul i8 %zext_ln1116_120, i8 13"   --->   Operation 1120 'mul' 'mul_ln1116_1' <Predicate = (!icmp_ln106_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 15> <Delay = 1.69>
ST_77 : Operation 1121 [1/3] (0.00ns) (grouped into DSP with root node add_ln1116_20)   --->   "%mul_ln1116_1 = mul i8 %zext_ln1116_120, i8 13"   --->   Operation 1121 'mul' 'mul_ln1116_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1122 [1/1] (0.00ns)   --->   "%vi_1_cast = sext i3 %select_ln109_4" [../src/hls/cnn.cpp:109]   --->   Operation 1122 'sext' 'vi_1_cast' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_77 : Operation 1123 [1/1] (0.86ns)   --->   "%add_ln116_2 = add i4 %vi_1_cast, i4 %select_ln98_19" [../src/hls/cnn.cpp:116]   --->   Operation 1123 'add' 'add_ln116_2' <Predicate = (!icmp_ln106_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln1116_121 = zext i4 %add_ln116_2"   --->   Operation 1124 'zext' 'zext_ln1116_121' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_77 : Operation 1125 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1116_20 = add i8 %mul_ln1116_1, i8 %zext_ln1116_121"   --->   Operation 1125 'add' 'add_ln1116_20' <Predicate = (!icmp_ln106_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 16> <Delay = 4.58>
ST_78 : Operation 1126 [1/1] (0.00ns)   --->   "%iv_1 = phi i6 0, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i6 %select_ln106_4, void %.split43" [../src/hls/cnn.cpp:106]   --->   Operation 1126 'phi' 'iv_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1127 [1/1] (0.88ns)   --->   "%add_ln106_1 = add i6 %iv_1, i6 1" [../src/hls/cnn.cpp:106]   --->   Operation 1127 'add' 'add_ln106_1' <Predicate = (!icmp_ln106_1 & icmp_ln109_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1128 [1/1] (0.44ns)   --->   "%select_ln106_4 = select i1 %icmp_ln109_1, i6 %add_ln106_1, i6 %iv_1" [../src/hls/cnn.cpp:106]   --->   Operation 1128 'select' 'select_ln106_4' <Predicate = (!icmp_ln106_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_4)   --->   "%zext_ln1118_5 = zext i6 %select_ln106_4"   --->   Operation 1129 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i6 %select_ln106_4" [../src/hls/cnn.cpp:109]   --->   Operation 1130 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i3 %select_ln109_6"   --->   Operation 1131 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln109_6, i2 0"   --->   Operation 1132 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i5 %tmp_50"   --->   Operation 1133 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_1 = sub i9 %zext_ln1118_7, i9 %zext_ln1118_6"   --->   Operation 1134 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 1135 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1116_20 = add i8 %mul_ln1116_1, i8 %zext_ln1116_121"   --->   Operation 1135 'add' 'add_ln1116_20' <Predicate = (!icmp_ln106_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_94_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln1116_20, i5 0"   --->   Operation 1136 'bitconcatenate' 'tmp_94_cast' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1137 [1/1] (0.97ns)   --->   "%add_ln1116_21 = add i13 %tmp_94_cast, i13 %zext_ln109_1"   --->   Operation 1137 'add' 'add_ln1116_21' <Predicate = (!icmp_ln106_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln1116_122 = zext i13 %add_ln1116_21"   --->   Operation 1138 'zext' 'zext_ln1116_122' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1139 [1/1] (0.00ns)   --->   "%layer_5_output_V_addr_1 = getelementptr i20 %layer_5_output_V, i64 0, i64 %zext_ln1116_122"   --->   Operation 1139 'getelementptr' 'layer_5_output_V_addr_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i3 %add_ln118_1"   --->   Operation 1140 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1141 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i9 %sub_ln1118_1, i9 %zext_ln1118_8"   --->   Operation 1141 'add' 'add_ln1118_3' <Predicate = (!icmp_ln106_1)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_4)   --->   "%shl_ln1118_1 = shl i9 %add_ln1118_3, i9 5"   --->   Operation 1142 'shl' 'shl_ln1118_1' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1143 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln1118_4 = add i9 %shl_ln1118_1, i9 %zext_ln1118_5"   --->   Operation 1143 'add' 'add_ln1118_4' <Predicate = (!icmp_ln106_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_98_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %add_ln1118_4, i5 0"   --->   Operation 1144 'bitconcatenate' 'tmp_98_cast' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1145 [1/1] (0.98ns)   --->   "%add_ln1118_5 = add i14 %tmp_98_cast, i14 %zext_ln126_10"   --->   Operation 1145 'add' 'add_ln1118_5' <Predicate = (!icmp_ln106_1)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i14 %add_ln1118_5"   --->   Operation 1146 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1147 [1/1] (0.00ns)   --->   "%layer_6_weights_V_addr = getelementptr i16 %layer_6_weights_V, i64 0, i64 %zext_ln1118_9"   --->   Operation 1147 'getelementptr' 'layer_6_weights_V_addr' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_78 : Operation 1148 [2/2] (1.35ns)   --->   "%r_V_3 = load i13 %layer_5_output_V_addr_1"   --->   Operation 1148 'load' 'r_V_3' <Predicate = (!icmp_ln106_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 5408> <RAM>
ST_78 : Operation 1149 [2/2] (1.35ns)   --->   "%layer_6_weights_V_load = load i14 %layer_6_weights_V_addr"   --->   Operation 1149 'load' 'layer_6_weights_V_load' <Predicate = (!icmp_ln106_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 9216> <ROM>

State 79 <SV = 17> <Delay = 2.44>
ST_79 : Operation 1150 [1/2] (1.35ns)   --->   "%r_V_3 = load i13 %layer_5_output_V_addr_1"   --->   Operation 1150 'load' 'r_V_3' <Predicate = (!icmp_ln106_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 5408> <RAM>
ST_79 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln1115_2 = zext i20 %r_V_3"   --->   Operation 1151 'zext' 'zext_ln1115_2' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_79 : Operation 1152 [1/2] (1.35ns)   --->   "%layer_6_weights_V_load = load i14 %layer_6_weights_V_addr"   --->   Operation 1152 'load' 'layer_6_weights_V_load' <Predicate = (!icmp_ln106_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 9216> <ROM>
ST_79 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i16 %layer_6_weights_V_load"   --->   Operation 1153 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_79 : Operation 1154 [3/3] (1.08ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_4 = mul i36 %sext_ln1118_106, i36 %zext_ln1115_2"   --->   Operation 1154 'mul' 'r_V_4' <Predicate = (!icmp_ln106_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 18> <Delay = 1.08>
ST_80 : Operation 1155 [1/1] (0.00ns)   --->   "%lhs_2 = phi i21 %sext_ln104_1, void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i21 %output_sum_V_6, void %.split43"   --->   Operation 1155 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1157 [2/3] (1.08ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_4 = mul i36 %sext_ln1118_106, i36 %zext_ln1115_2"   --->   Operation 1157 'mul' 'r_V_4' <Predicate = (!icmp_ln106_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 19> <Delay = 0.83>
ST_81 : Operation 1158 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_4 = mul i36 %sext_ln1118_106, i36 %zext_ln1115_2"   --->   Operation 1158 'mul' 'r_V_4' <Predicate = (!icmp_ln106_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1159 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %lhs_2, i16 0"   --->   Operation 1159 'bitconcatenate' 'lhs_4' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_81 : Operation 1160 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%sext_ln703_98 = sext i36 %r_V_4"   --->   Operation 1160 'sext' 'sext_ln703_98' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_81 : Operation 1161 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_2 = add i37 %lhs_4, i37 %sext_ln703_98"   --->   Operation 1161 'add' 'ret_V_2' <Predicate = (!icmp_ln106_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 20> <Delay = 1.66>
ST_82 : Operation 1162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_4_conv2d1_5_conv2d1_6_str"   --->   Operation 1162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1163 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 1163 'speclooptripcount' 'empty_57' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1164 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_5_conv2d1_6_str"   --->   Operation 1165 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1166 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1167 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/hls/cnn.cpp:112]   --->   Operation 1167 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1168 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_2 = add i37 %lhs_4, i37 %sext_ln703_98"   --->   Operation 1168 'add' 'ret_V_2' <Predicate = (!icmp_ln106_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1169 [1/1] (0.00ns)   --->   "%output_sum_V_6 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %ret_V_2, i32 16, i32 36"   --->   Operation 1169 'partselect' 'output_sum_V_6' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>
ST_82 : Operation 1170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i178"   --->   Operation 1170 'br' 'br_ln0' <Predicate = (!icmp_ln106_1)> <Delay = 0.00>

State 83 <SV = 19> <Delay = 1.79>
ST_83 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i21 %lhs_2" [../src/hls/cnn.cpp:106]   --->   Operation 1171 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %lhs_2, i32 20"   --->   Operation 1172 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1173 [1/1] (0.43ns)   --->   "%output_sum_V_7 = select i1 %tmp_49, i20 0, i20 %trunc_ln106_1" [../src/hls/cnn.cpp:74]   --->   Operation 1173 'select' 'output_sum_V_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1174 [1/1] (1.35ns)   --->   "%store_ln127 = store i20 %output_sum_V_7, i12 %layer_6_output_V_addr" [../src/hls/cnn.cpp:127]   --->   Operation 1174 'store' 'store_ln127' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_83 : Operation 1175 [1/1] (0.88ns)   --->   "%add_ln101_2 = add i6 %select_ln98_17, i6 1" [../src/hls/cnn.cpp:101]   --->   Operation 1175 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1176 [1/1] (0.93ns)   --->   "%add_ln98_4 = add i10 %indvar_flatten283, i10 1" [../src/hls/cnn.cpp:98]   --->   Operation 1176 'add' 'add_ln98_4' <Predicate = (!icmp_ln98_2)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1177 [1/1] (0.47ns)   --->   "%select_ln98_20 = select i1 %icmp_ln98_2, i10 1, i10 %add_ln98_4" [../src/hls/cnn.cpp:98]   --->   Operation 1177 'select' 'select_ln98_20' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13max_pooling2dILt27ELt27ELt32ELt13ELt13ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader"   --->   Operation 1178 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 84 <SV = 10> <Delay = 5.88>
ST_84 : Operation 1179 [1/1] (0.00ns)   --->   "%indvar_flatten341 = phi i10 %add_ln142_5, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i10 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 1179 'phi' 'indvar_flatten341' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1180 [1/1] (0.00ns)   --->   "%i_6 = phi i4 %select_ln142_9, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i4 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 1180 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1181 [1/1] (0.00ns)   --->   "%indvar_flatten313 = phi i9 %select_ln145_14, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i9 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:145]   --->   Operation 1181 'phi' 'indvar_flatten313' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1182 [1/1] (0.00ns)   --->   "%ii_6 = phi i4 %select_ln145_11, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i4 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:145]   --->   Operation 1182 'phi' 'ii_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1183 [1/1] (0.00ns)   --->   "%iii_5 = phi i6 %add_ln148_2, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, i6 0, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:148]   --->   Operation 1183 'phi' 'iii_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1184 [1/1] (0.93ns)   --->   "%add_ln142_5 = add i10 %indvar_flatten341, i10 1" [../src/hls/cnn.cpp:142]   --->   Operation 1184 'add' 'add_ln142_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %ii_6, i32 1, i32 3" [../src/hls/cnn.cpp:145]   --->   Operation 1185 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1186 [1/1] (0.00ns)   --->   "%or_ln157_2 = or i4 %ii_6, i4 1" [../src/hls/cnn.cpp:157]   --->   Operation 1186 'or' 'or_ln157_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1187 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1187 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1188 [1/1] (0.85ns)   --->   "%icmp_ln142_2 = icmp_eq  i10 %indvar_flatten341, i10 800" [../src/hls/cnn.cpp:142]   --->   Operation 1188 'icmp' 'icmp_ln142_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1189 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142_2, void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:142]   --->   Operation 1189 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1190 [1/1] (0.86ns)   --->   "%add_ln142_2 = add i4 %i_6, i4 2" [../src/hls/cnn.cpp:142]   --->   Operation 1190 'add' 'add_ln142_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1191 [1/1] (0.85ns)   --->   "%icmp_ln145_2 = icmp_eq  i9 %indvar_flatten313, i9 160" [../src/hls/cnn.cpp:145]   --->   Operation 1191 'icmp' 'icmp_ln145_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1192 [1/1] (0.45ns)   --->   "%select_ln142_8 = select i1 %icmp_ln145_2, i4 0, i4 %ii_6" [../src/hls/cnn.cpp:142]   --->   Operation 1192 'select' 'select_ln142_8' <Predicate = (!icmp_ln142_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1193 [1/1] (0.45ns)   --->   "%select_ln142_9 = select i1 %icmp_ln145_2, i4 %add_ln142_2, i4 %i_6" [../src/hls/cnn.cpp:142]   --->   Operation 1193 'select' 'select_ln142_9' <Predicate = (!icmp_ln142_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln157_20 = zext i4 %select_ln142_9" [../src/hls/cnn.cpp:157]   --->   Operation 1194 'zext' 'zext_ln157_20' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1195 [1/1] (1.36ns)   --->   "%mul_ln157_4 = mul i8 %zext_ln157_20, i8 11" [../src/hls/cnn.cpp:157]   --->   Operation 1195 'mul' 'mul_ln157_4' <Predicate = (!icmp_ln142_2)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1196 [1/1] (0.00ns)   --->   "%p_cast89_mid2_v = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln142_9, i32 1, i32 3" [../src/hls/cnn.cpp:142]   --->   Operation 1196 'partselect' 'p_cast89_mid2_v' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln164_6 = zext i3 %p_cast89_mid2_v" [../src/hls/cnn.cpp:164]   --->   Operation 1197 'zext' 'zext_ln164_6' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %p_cast89_mid2_v, i2 0" [../src/hls/cnn.cpp:164]   --->   Operation 1198 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln164_4 = add i5 %tmp_48, i5 %zext_ln164_6" [../src/hls/cnn.cpp:164]   --->   Operation 1199 'add' 'add_ln164_4' <Predicate = (!icmp_ln142_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_84 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%select_ln142_10 = select i1 %icmp_ln145_2, i3 0, i3 %tmp_47" [../src/hls/cnn.cpp:142]   --->   Operation 1200 'select' 'select_ln142_10' <Predicate = (!icmp_ln142_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%select_ln142_11 = select i1 %icmp_ln145_2, i4 1, i4 %or_ln157_2" [../src/hls/cnn.cpp:142]   --->   Operation 1201 'select' 'select_ln142_11' <Predicate = (!icmp_ln142_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_2)   --->   "%xor_ln142_2 = xor i1 %icmp_ln145_2, i1 1" [../src/hls/cnn.cpp:142]   --->   Operation 1202 'xor' 'xor_ln142_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1203 [1/1] (0.87ns)   --->   "%icmp_ln148_2 = icmp_eq  i6 %iii_5, i6 32" [../src/hls/cnn.cpp:148]   --->   Operation 1203 'icmp' 'icmp_ln148_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1204 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln142_2 = and i1 %icmp_ln148_2, i1 %xor_ln142_2" [../src/hls/cnn.cpp:142]   --->   Operation 1204 'and' 'and_ln142_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1205 [1/1] (0.86ns)   --->   "%add_ln145_2 = add i4 %select_ln142_8, i4 2" [../src/hls/cnn.cpp:145]   --->   Operation 1205 'add' 'add_ln145_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_10)   --->   "%or_ln145_2 = or i1 %and_ln142_2, i1 %icmp_ln145_2" [../src/hls/cnn.cpp:145]   --->   Operation 1206 'or' 'or_ln145_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1207 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln145_10 = select i1 %or_ln145_2, i6 0, i6 %iii_5" [../src/hls/cnn.cpp:145]   --->   Operation 1207 'select' 'select_ln145_10' <Predicate = (!icmp_ln142_2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1208 [1/1] (0.45ns)   --->   "%select_ln145_11 = select i1 %and_ln142_2, i4 %add_ln145_2, i4 %select_ln142_8" [../src/hls/cnn.cpp:145]   --->   Operation 1208 'select' 'select_ln145_11' <Predicate = (!icmp_ln142_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i8 %mul_ln157_4" [../src/hls/cnn.cpp:157]   --->   Operation 1209 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln157_22 = zext i4 %select_ln145_11" [../src/hls/cnn.cpp:157]   --->   Operation 1210 'zext' 'zext_ln157_22' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1211 [1/1] (0.89ns)   --->   "%add_ln157_16 = add i7 %trunc_ln157, i7 %zext_ln157_22" [../src/hls/cnn.cpp:157]   --->   Operation 1211 'add' 'add_ln157_16' <Predicate = (!icmp_ln142_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_82_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln157_16, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1212 'bitconcatenate' 'tmp_82_cast' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_12)   --->   "%p_mid2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln145_2, i32 1, i32 3" [../src/hls/cnn.cpp:145]   --->   Operation 1213 'partselect' 'p_mid2' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1214 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln145_12 = select i1 %and_ln142_2, i3 %p_mid2, i3 %select_ln142_10" [../src/hls/cnn.cpp:145]   --->   Operation 1214 'select' 'select_ln145_12' <Predicate = (!icmp_ln142_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln164_7 = zext i3 %select_ln145_12" [../src/hls/cnn.cpp:164]   --->   Operation 1215 'zext' 'zext_ln164_7' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1216 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln164_5 = add i5 %add_ln164_4, i5 %zext_ln164_7" [../src/hls/cnn.cpp:164]   --->   Operation 1216 'add' 'add_ln164_5' <Predicate = (!icmp_ln142_2)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_84 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln145_13)   --->   "%or_ln157_5 = or i4 %add_ln145_2, i4 1" [../src/hls/cnn.cpp:157]   --->   Operation 1217 'or' 'or_ln157_5' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1218 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln145_13 = select i1 %and_ln142_2, i4 %or_ln157_5, i4 %select_ln142_11" [../src/hls/cnn.cpp:145]   --->   Operation 1218 'select' 'select_ln145_13' <Predicate = (!icmp_ln142_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln157_2 = trunc i8 %mul_ln157_4" [../src/hls/cnn.cpp:157]   --->   Operation 1219 'trunc' 'trunc_ln157_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln157_24 = zext i4 %select_ln145_13" [../src/hls/cnn.cpp:157]   --->   Operation 1220 'zext' 'zext_ln157_24' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1221 [1/1] (0.89ns)   --->   "%add_ln157_18 = add i7 %trunc_ln157_2, i7 %zext_ln157_24" [../src/hls/cnn.cpp:157]   --->   Operation 1221 'add' 'add_ln157_18' <Predicate = (!icmp_ln142_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_88_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln157_18, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1222 'bitconcatenate' 'tmp_88_cast' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln157_27 = zext i6 %select_ln145_10" [../src/hls/cnn.cpp:157]   --->   Operation 1223 'zext' 'zext_ln157_27' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1224 [1/1] (0.96ns)   --->   "%add_ln157_20 = add i12 %tmp_82_cast, i12 %zext_ln157_27" [../src/hls/cnn.cpp:157]   --->   Operation 1224 'add' 'add_ln157_20' <Predicate = (!icmp_ln142_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln157_28 = zext i12 %add_ln157_20" [../src/hls/cnn.cpp:157]   --->   Operation 1225 'zext' 'zext_ln157_28' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1226 [1/1] (0.00ns)   --->   "%layer_6_output_V_addr_1 = getelementptr i20 %layer_6_output_V, i64 0, i64 %zext_ln157_28" [../src/hls/cnn.cpp:157]   --->   Operation 1226 'getelementptr' 'layer_6_output_V_addr_1' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1227 [1/1] (0.96ns)   --->   "%add_ln157_21 = add i12 %tmp_88_cast, i12 %zext_ln157_27" [../src/hls/cnn.cpp:157]   --->   Operation 1227 'add' 'add_ln157_21' <Predicate = (!icmp_ln142_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln157_29 = zext i12 %add_ln157_21" [../src/hls/cnn.cpp:157]   --->   Operation 1228 'zext' 'zext_ln157_29' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1229 [1/1] (0.00ns)   --->   "%layer_6_output_V_addr_2 = getelementptr i20 %layer_6_output_V, i64 0, i64 %zext_ln157_29" [../src/hls/cnn.cpp:157]   --->   Operation 1229 'getelementptr' 'layer_6_output_V_addr_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_84 : Operation 1230 [2/2] (1.35ns)   --->   "%layer_6_output_V_load = load i12 %layer_6_output_V_addr_1" [../src/hls/cnn.cpp:157]   --->   Operation 1230 'load' 'layer_6_output_V_load' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_84 : Operation 1231 [2/2] (1.35ns)   --->   "%layer_6_output_V_load_1 = load i12 %layer_6_output_V_addr_2" [../src/hls/cnn.cpp:157]   --->   Operation 1231 'load' 'layer_6_output_V_load_1' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_84 : Operation 1232 [1/1] (0.92ns)   --->   "%add_ln145_5 = add i9 %indvar_flatten313, i9 1" [../src/hls/cnn.cpp:145]   --->   Operation 1232 'add' 'add_ln145_5' <Predicate = (!icmp_ln142_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 11> <Delay = 4.57>
ST_85 : Operation 1233 [1/1] (0.00ns)   --->   "%or_ln142_2 = or i4 %select_ln142_9, i4 1" [../src/hls/cnn.cpp:142]   --->   Operation 1233 'or' 'or_ln142_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln157_21 = zext i4 %or_ln142_2" [../src/hls/cnn.cpp:157]   --->   Operation 1234 'zext' 'zext_ln157_21' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1235 [1/1] (1.36ns)   --->   "%mul_ln157_5 = mul i8 %zext_ln157_21, i8 11" [../src/hls/cnn.cpp:157]   --->   Operation 1235 'mul' 'mul_ln157_5' <Predicate = (!icmp_ln142_2)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i8 %mul_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 1236 'trunc' 'trunc_ln157_1' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln157_23 = zext i4 %select_ln145_11" [../src/hls/cnn.cpp:157]   --->   Operation 1237 'zext' 'zext_ln157_23' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1238 [1/1] (0.89ns)   --->   "%add_ln157_17 = add i7 %trunc_ln157_1, i7 %zext_ln157_23" [../src/hls/cnn.cpp:157]   --->   Operation 1238 'add' 'add_ln157_17' <Predicate = (!icmp_ln142_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_84_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln157_17, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1239 'bitconcatenate' 'tmp_84_cast' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_86_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln164_5, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1240 'bitconcatenate' 'tmp_86_cast' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln157_3 = trunc i8 %mul_ln157_5" [../src/hls/cnn.cpp:157]   --->   Operation 1241 'trunc' 'trunc_ln157_3' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln157_25 = zext i4 %select_ln145_13" [../src/hls/cnn.cpp:157]   --->   Operation 1242 'zext' 'zext_ln157_25' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1243 [1/1] (0.89ns)   --->   "%add_ln157_19 = add i7 %trunc_ln157_3, i7 %zext_ln157_25" [../src/hls/cnn.cpp:157]   --->   Operation 1243 'add' 'add_ln157_19' <Predicate = (!icmp_ln142_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_90_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln157_19, i5 0" [../src/hls/cnn.cpp:157]   --->   Operation 1244 'bitconcatenate' 'tmp_90_cast' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln157_26 = zext i6 %select_ln145_10" [../src/hls/cnn.cpp:157]   --->   Operation 1245 'zext' 'zext_ln157_26' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1246 [1/1] (0.96ns)   --->   "%add_ln157_22 = add i12 %tmp_84_cast, i12 %zext_ln157_27" [../src/hls/cnn.cpp:157]   --->   Operation 1246 'add' 'add_ln157_22' <Predicate = (!icmp_ln142_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln157_30 = zext i12 %add_ln157_22" [../src/hls/cnn.cpp:157]   --->   Operation 1247 'zext' 'zext_ln157_30' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1248 [1/1] (0.00ns)   --->   "%layer_6_output_V_addr_3 = getelementptr i20 %layer_6_output_V, i64 0, i64 %zext_ln157_30" [../src/hls/cnn.cpp:157]   --->   Operation 1248 'getelementptr' 'layer_6_output_V_addr_3' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1249 [1/1] (0.96ns)   --->   "%add_ln157_23 = add i12 %tmp_90_cast, i12 %zext_ln157_27" [../src/hls/cnn.cpp:157]   --->   Operation 1249 'add' 'add_ln157_23' <Predicate = (!icmp_ln142_2)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln157_31 = zext i12 %add_ln157_23" [../src/hls/cnn.cpp:157]   --->   Operation 1250 'zext' 'zext_ln157_31' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1251 [1/1] (0.00ns)   --->   "%layer_6_output_V_addr_4 = getelementptr i20 %layer_6_output_V, i64 0, i64 %zext_ln157_31" [../src/hls/cnn.cpp:157]   --->   Operation 1251 'getelementptr' 'layer_6_output_V_addr_4' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_85 : Operation 1252 [1/1] (0.93ns)   --->   "%add_ln164_6 = add i10 %tmp_86_cast, i10 %zext_ln157_26" [../src/hls/cnn.cpp:164]   --->   Operation 1252 'add' 'add_ln164_6' <Predicate = (!icmp_ln142_2)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1253 [1/2] (1.35ns)   --->   "%layer_6_output_V_load = load i12 %layer_6_output_V_addr_1" [../src/hls/cnn.cpp:157]   --->   Operation 1253 'load' 'layer_6_output_V_load' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_85 : Operation 1254 [1/2] (1.35ns)   --->   "%layer_6_output_V_load_1 = load i12 %layer_6_output_V_addr_2" [../src/hls/cnn.cpp:157]   --->   Operation 1254 'load' 'layer_6_output_V_load_1' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_85 : Operation 1255 [1/1] (0.92ns)   --->   "%icmp_ln1494_6 = icmp_ugt  i20 %layer_6_output_V_load_1, i20 %layer_6_output_V_load"   --->   Operation 1255 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln142_2)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1256 [1/1] (0.43ns)   --->   "%select_ln158_6 = select i1 %icmp_ln1494_6, i20 %layer_6_output_V_load_1, i20 %layer_6_output_V_load" [../src/hls/cnn.cpp:158]   --->   Operation 1256 'select' 'select_ln158_6' <Predicate = (!icmp_ln142_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 1257 [2/2] (1.35ns)   --->   "%layer_6_output_V_load_2 = load i12 %layer_6_output_V_addr_3" [../src/hls/cnn.cpp:157]   --->   Operation 1257 'load' 'layer_6_output_V_load_2' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_85 : Operation 1258 [2/2] (1.35ns)   --->   "%layer_6_output_V_load_3 = load i12 %layer_6_output_V_addr_4" [../src/hls/cnn.cpp:157]   --->   Operation 1258 'load' 'layer_6_output_V_load_3' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_85 : Operation 1259 [1/1] (0.88ns)   --->   "%add_ln148_2 = add i6 %select_ln145_10, i6 1" [../src/hls/cnn.cpp:148]   --->   Operation 1259 'add' 'add_ln148_2' <Predicate = (!icmp_ln142_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1260 [1/1] (0.45ns)   --->   "%select_ln145_14 = select i1 %icmp_ln145_2, i9 1, i9 %add_ln145_5" [../src/hls/cnn.cpp:145]   --->   Operation 1260 'select' 'select_ln145_14' <Predicate = (!icmp_ln142_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 12> <Delay = 5.43>
ST_86 : Operation 1261 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 1261 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1262 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 1262 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1263 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1263 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1264 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 1264 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1265 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1265 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln164_8 = zext i10 %add_ln164_6" [../src/hls/cnn.cpp:164]   --->   Operation 1266 'zext' 'zext_ln164_8' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1267 [1/1] (0.00ns)   --->   "%layer_7_output_V_addr = getelementptr i20 %layer_7_output_V, i64 0, i64 %zext_ln164_8" [../src/hls/cnn.cpp:164]   --->   Operation 1267 'getelementptr' 'layer_7_output_V_addr' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1268 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:148]   --->   Operation 1268 'specloopname' 'specloopname_ln148' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>
ST_86 : Operation 1269 [1/2] (1.35ns)   --->   "%layer_6_output_V_load_2 = load i12 %layer_6_output_V_addr_3" [../src/hls/cnn.cpp:157]   --->   Operation 1269 'load' 'layer_6_output_V_load_2' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_86 : Operation 1270 [1/1] (0.92ns)   --->   "%icmp_ln1494_7 = icmp_ugt  i20 %layer_6_output_V_load_2, i20 %select_ln158_6"   --->   Operation 1270 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln142_2)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1271 [1/1] (0.43ns)   --->   "%select_ln158_7 = select i1 %icmp_ln1494_7, i20 %layer_6_output_V_load_2, i20 %select_ln158_6" [../src/hls/cnn.cpp:158]   --->   Operation 1271 'select' 'select_ln158_7' <Predicate = (!icmp_ln142_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 1272 [1/2] (1.35ns)   --->   "%layer_6_output_V_load_3 = load i12 %layer_6_output_V_addr_4" [../src/hls/cnn.cpp:157]   --->   Operation 1272 'load' 'layer_6_output_V_load_3' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 3872> <RAM>
ST_86 : Operation 1273 [1/1] (0.92ns)   --->   "%icmp_ln1494_8 = icmp_ugt  i20 %layer_6_output_V_load_3, i20 %select_ln158_7"   --->   Operation 1273 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln142_2)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1274 [1/1] (0.43ns)   --->   "%select_ln158_8 = select i1 %icmp_ln1494_8, i20 %layer_6_output_V_load_3, i20 %select_ln158_7" [../src/hls/cnn.cpp:158]   --->   Operation 1274 'select' 'select_ln158_8' <Predicate = (!icmp_ln142_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 1275 [1/1] (1.35ns)   --->   "%store_ln164 = store i20 %select_ln158_8, i10 %layer_7_output_V_addr" [../src/hls/cnn.cpp:164]   --->   Operation 1275 'store' 'store_ln164' <Predicate = (!icmp_ln142_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 800> <RAM>
ST_86 : Operation 1276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6conv2dILt13ELt13ELt32ELt3ELt3ELt32ELt32ELt32ELt11ELt11ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__AT5__KS3_RAT6__S8_RAT7__AT8__AT9__S3_.exit.preheader"   --->   Operation 1276 'br' 'br_ln0' <Predicate = (!icmp_ln142_2)> <Delay = 0.00>

State 87 <SV = 11> <Delay = 0.48>
ST_87 : Operation 1277 [1/1] (0.48ns)   --->   "%br_ln185 = br void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader" [../src/hls/cnn.cpp:185]   --->   Operation 1277 'br' 'br_ln185' <Predicate = true> <Delay = 0.48>

State 88 <SV = 12> <Delay = 5.15>
ST_88 : Operation 1278 [1/1] (0.00ns)   --->   "%indvar_flatten363 = phi i10 %add_ln185_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i10 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:185]   --->   Operation 1278 'phi' 'indvar_flatten363' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1279 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %select_ln185_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:185]   --->   Operation 1279 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1280 [1/1] (0.00ns)   --->   "%indvar_flatten349 = phi i9 %select_ln186_2, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i9 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:186]   --->   Operation 1280 'phi' 'indvar_flatten349' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1281 [1/1] (0.00ns)   --->   "%ii_7 = phi i3 %select_ln186_1, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i3 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:186]   --->   Operation 1281 'phi' 'ii_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1282 [1/1] (0.00ns)   --->   "%iii_6 = phi i6 %add_ln187, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, i6 0, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader.preheader" [../src/hls/cnn.cpp:187]   --->   Operation 1282 'phi' 'iii_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1283 [1/1] (0.93ns)   --->   "%add_ln185_1 = add i10 %indvar_flatten363, i10 1" [../src/hls/cnn.cpp:185]   --->   Operation 1283 'add' 'add_ln185_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1284 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_7, i7 0" [../src/hls/cnn.cpp:185]   --->   Operation 1284 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1285 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_7, i5 0" [../src/hls/cnn.cpp:185]   --->   Operation 1285 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %p_shl4" [../src/hls/cnn.cpp:186]   --->   Operation 1286 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1287 [1/1] (0.93ns)   --->   "%add_ln188_1 = add i10 %p_shl, i10 %zext_ln186" [../src/hls/cnn.cpp:188]   --->   Operation 1287 'add' 'add_ln188_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1288 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1288 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1289 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp_eq  i10 %indvar_flatten363, i10 800" [../src/hls/cnn.cpp:185]   --->   Operation 1289 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1290 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit, void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader" [../src/hls/cnn.cpp:185]   --->   Operation 1290 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1291 [1/1] (0.74ns)   --->   "%add_ln185 = add i3 %i_7, i3 1" [../src/hls/cnn.cpp:185]   --->   Operation 1291 'add' 'add_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1292 [1/1] (0.85ns)   --->   "%icmp_ln186 = icmp_eq  i9 %indvar_flatten349, i9 160" [../src/hls/cnn.cpp:186]   --->   Operation 1292 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1293 [1/1] (0.27ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i3 0, i3 %ii_7" [../src/hls/cnn.cpp:185]   --->   Operation 1293 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1294 [1/1] (0.27ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i3 %add_ln185, i3 %i_7" [../src/hls/cnn.cpp:185]   --->   Operation 1294 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i3 %select_ln185_1" [../src/hls/cnn.cpp:188]   --->   Operation 1295 'zext' 'zext_ln188_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln185_1, i2 0" [../src/hls/cnn.cpp:188]   --->   Operation 1296 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i5 %tmp_51, i5 %zext_ln188_2" [../src/hls/cnn.cpp:188]   --->   Operation 1297 'add' 'add_ln188_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_88 : Operation 1298 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln185, i7 0" [../src/hls/cnn.cpp:185]   --->   Operation 1298 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1299 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln185, i5 0" [../src/hls/cnn.cpp:185]   --->   Operation 1299 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i8 %p_shl4_mid1" [../src/hls/cnn.cpp:186]   --->   Operation 1300 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1301 [1/1] (0.93ns)   --->   "%add_ln188_3 = add i10 %p_shl_mid1, i10 %zext_ln186_1" [../src/hls/cnn.cpp:188]   --->   Operation 1301 'add' 'add_ln188_3' <Predicate = (!icmp_ln185)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln188)   --->   "%select_ln185_2 = select i1 %icmp_ln186, i10 %add_ln188_3, i10 %add_ln188_1" [../src/hls/cnn.cpp:185]   --->   Operation 1302 'select' 'select_ln185_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln185)   --->   "%xor_ln185 = xor i1 %icmp_ln186, i1 1" [../src/hls/cnn.cpp:185]   --->   Operation 1303 'xor' 'xor_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1304 [1/1] (0.87ns)   --->   "%icmp_ln187 = icmp_eq  i6 %iii_6, i6 32" [../src/hls/cnn.cpp:187]   --->   Operation 1304 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1305 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln185 = and i1 %icmp_ln187, i1 %xor_ln185" [../src/hls/cnn.cpp:185]   --->   Operation 1305 'and' 'and_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1306 [1/1] (0.74ns)   --->   "%add_ln186 = add i3 %select_ln185, i3 1" [../src/hls/cnn.cpp:186]   --->   Operation 1306 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node select_ln186)   --->   "%or_ln186 = or i1 %and_ln185, i1 %icmp_ln186" [../src/hls/cnn.cpp:186]   --->   Operation 1307 'or' 'or_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1308 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln186 = select i1 %or_ln186, i6 0, i6 %iii_6" [../src/hls/cnn.cpp:186]   --->   Operation 1308 'select' 'select_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1309 [1/1] (0.27ns)   --->   "%select_ln186_1 = select i1 %and_ln185, i3 %add_ln186, i3 %select_ln185" [../src/hls/cnn.cpp:186]   --->   Operation 1309 'select' 'select_ln186_1' <Predicate = (!icmp_ln185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln188_3 = zext i3 %select_ln186_1" [../src/hls/cnn.cpp:188]   --->   Operation 1310 'zext' 'zext_ln188_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1311 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln188_4 = add i5 %add_ln188_2, i5 %zext_ln188_3" [../src/hls/cnn.cpp:188]   --->   Operation 1311 'add' 'add_ln188_4' <Predicate = (!icmp_ln185)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_88 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_101_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln188_4, i5 0" [../src/hls/cnn.cpp:188]   --->   Operation 1312 'bitconcatenate' 'tmp_101_cast' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln188_4 = zext i6 %select_ln186" [../src/hls/cnn.cpp:188]   --->   Operation 1313 'zext' 'zext_ln188_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1314 [1/1] (0.93ns)   --->   "%add_ln188_5 = add i10 %tmp_101_cast, i10 %zext_ln188_4" [../src/hls/cnn.cpp:188]   --->   Operation 1314 'add' 'add_ln188_5' <Predicate = (!icmp_ln185)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln188_5 = zext i10 %add_ln188_5" [../src/hls/cnn.cpp:188]   --->   Operation 1315 'zext' 'zext_ln188_5' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1316 [1/1] (0.00ns)   --->   "%layer_7_output_V_addr_1 = getelementptr i20 %layer_7_output_V, i64 0, i64 %zext_ln188_5" [../src/hls/cnn.cpp:188]   --->   Operation 1316 'getelementptr' 'layer_7_output_V_addr_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln188)   --->   "%trunc_ln188 = trunc i6 %select_ln186" [../src/hls/cnn.cpp:188]   --->   Operation 1317 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln188)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln186_1, i5 %trunc_ln188" [../src/hls/cnn.cpp:188]   --->   Operation 1318 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln188)   --->   "%zext_ln188_1 = zext i8 %tmp1" [../src/hls/cnn.cpp:188]   --->   Operation 1319 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_88 : Operation 1320 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln188 = add i10 %zext_ln188_1, i10 %select_ln185_2" [../src/hls/cnn.cpp:188]   --->   Operation 1320 'add' 'add_ln188' <Predicate = (!icmp_ln185)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1321 [2/2] (1.35ns)   --->   "%layer_7_output_V_load = load i10 %layer_7_output_V_addr_1" [../src/hls/cnn.cpp:188]   --->   Operation 1321 'load' 'layer_7_output_V_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 800> <RAM>
ST_88 : Operation 1322 [1/1] (0.88ns)   --->   "%add_ln187 = add i6 %select_ln186, i6 1" [../src/hls/cnn.cpp:187]   --->   Operation 1322 'add' 'add_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1323 [1/1] (0.92ns)   --->   "%add_ln186_1 = add i9 %indvar_flatten349, i9 1" [../src/hls/cnn.cpp:186]   --->   Operation 1323 'add' 'add_ln186_1' <Predicate = (!icmp_ln185)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1324 [1/1] (0.45ns)   --->   "%select_ln186_2 = select i1 %icmp_ln186, i9 1, i9 %add_ln186_1" [../src/hls/cnn.cpp:186]   --->   Operation 1324 'select' 'select_ln186_2' <Predicate = (!icmp_ln185)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 89 <SV = 13> <Delay = 2.70>
ST_89 : Operation 1325 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_1_VITIS_LOOP_186_2_VITIS_LOOP_187_3_str"   --->   Operation 1325 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1326 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 1326 'speclooptripcount' 'empty_61' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1327 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1327 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1328 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_2_VITIS_LOOP_187_3_str"   --->   Operation 1328 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1329 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1329 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1330 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:187]   --->   Operation 1330 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i10 %add_ln188" [../src/hls/cnn.cpp:188]   --->   Operation 1331 'zext' 'zext_ln188' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1332 [1/1] (0.00ns)   --->   "%layer_8_output_V_addr_1 = getelementptr i20 %layer_8_output_V, i64 0, i64 %zext_ln188" [../src/hls/cnn.cpp:188]   --->   Operation 1332 'getelementptr' 'layer_8_output_V_addr_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 1333 [1/2] (1.35ns)   --->   "%layer_7_output_V_load = load i10 %layer_7_output_V_addr_1" [../src/hls/cnn.cpp:188]   --->   Operation 1333 'load' 'layer_7_output_V_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 800> <RAM>
ST_89 : Operation 1334 [1/1] (1.35ns)   --->   "%store_ln188 = store i20 %layer_7_output_V_load, i10 %layer_8_output_V_addr_1" [../src/hls/cnn.cpp:188]   --->   Operation 1334 'store' 'store_ln188' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 800> <RAM>
ST_89 : Operation 1335 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13max_pooling2dILt11ELt11ELt32ELt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT2__AT3__AT4__S3_.exit.preheader"   --->   Operation 1335 'br' 'br_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 90 <SV = 13> <Delay = 0.48>
ST_90 : Operation 1336 [1/1] (0.48ns)   --->   "%br_ln204 = br void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit" [../src/hls/cnn.cpp:204]   --->   Operation 1336 'br' 'br_ln204' <Predicate = true> <Delay = 0.48>

State 91 <SV = 14> <Delay = 1.35>
ST_91 : Operation 1337 [1/1] (0.00ns)   --->   "%i_8 = phi i7 %add_ln204, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i265, i7 0, void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit.preheader" [../src/hls/cnn.cpp:204]   --->   Operation 1337 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1338 [1/1] (0.89ns)   --->   "%add_ln204 = add i7 %i_8, i7 1" [../src/hls/cnn.cpp:204]   --->   Operation 1338 'add' 'add_ln204' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1339 [1/1] (0.86ns)   --->   "%icmp_ln204 = icmp_eq  i7 %i_8, i7 64" [../src/hls/cnn.cpp:204]   --->   Operation 1339 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1340 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 1340 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1341 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %.split22, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:204]   --->   Operation 1341 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i7 %i_8" [../src/hls/cnn.cpp:204]   --->   Operation 1342 'zext' 'zext_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_91 : Operation 1343 [1/1] (0.00ns)   --->   "%layer_9_bias_V_addr = getelementptr i14 %layer_9_bias_V, i64 0, i64 %zext_ln204" [../src/hls/cnn.cpp:207]   --->   Operation 1343 'getelementptr' 'layer_9_bias_V_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_91 : Operation 1344 [2/2] (0.79ns)   --->   "%output_sum_V_8 = load i6 %layer_9_bias_V_addr" [../src/hls/cnn.cpp:207]   --->   Operation 1344 'load' 'output_sum_V_8' <Predicate = (!icmp_ln204)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_91 : Operation 1345 [2/2] (1.35ns)   --->   "%layer_9_output_V_load = load i20 0"   --->   Operation 1345 'load' 'layer_9_output_V_load' <Predicate = (icmp_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_91 : Operation 1346 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_1 = load i20 1"   --->   Operation 1346 'load' 'layer_9_output_V_load_1' <Predicate = (icmp_ln204)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 92 <SV = 15> <Delay = 0.79>
ST_92 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i7 %i_8" [../src/hls/cnn.cpp:204]   --->   Operation 1347 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1348 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:204]   --->   Operation 1348 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1349 [1/2] (0.79ns)   --->   "%output_sum_V_8 = load i6 %layer_9_bias_V_addr" [../src/hls/cnn.cpp:207]   --->   Operation 1349 'load' 'output_sum_V_8' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_92 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i14 %output_sum_V_8" [../src/hls/cnn.cpp:207]   --->   Operation 1350 'sext' 'sext_ln207' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1351 [1/1] (0.48ns)   --->   "%br_ln208 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i259" [../src/hls/cnn.cpp:208]   --->   Operation 1351 'br' 'br_ln208' <Predicate = true> <Delay = 0.48>

State 93 <SV = 16> <Delay = 2.36>
ST_93 : Operation 1352 [1/1] (0.00ns)   --->   "%ii_8 = phi i10 0, void %.split22, i10 %ii_9, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i259.split"   --->   Operation 1352 'phi' 'ii_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1353 [1/1] (0.93ns)   --->   "%ii_9 = add i10 %ii_8, i10 1" [../src/hls/cnn.cpp:208]   --->   Operation 1353 'add' 'ii_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1354 [1/1] (0.85ns)   --->   "%icmp_ln208 = icmp_eq  i10 %ii_8, i10 800" [../src/hls/cnn.cpp:208]   --->   Operation 1354 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1355 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i259.split, void %_Z4reluR8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.i265" [../src/hls/cnn.cpp:208]   --->   Operation 1355 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i10 %ii_8" [../src/hls/cnn.cpp:210]   --->   Operation 1356 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_93 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %ii_8, i6 0"   --->   Operation 1357 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_93 : Operation 1358 [1/1] (1.01ns)   --->   "%add_ln1118_6 = add i16 %tmp_117, i16 %zext_ln204_1"   --->   Operation 1358 'add' 'add_ln1118_6' <Predicate = (!icmp_ln208)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i16 %add_ln1118_6"   --->   Operation 1359 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_93 : Operation 1360 [1/1] (0.00ns)   --->   "%layer_9_weights_V_addr = getelementptr i17 %layer_9_weights_V, i64 0, i64 %zext_ln1118_10"   --->   Operation 1360 'getelementptr' 'layer_9_weights_V_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_93 : Operation 1361 [1/1] (0.00ns)   --->   "%layer_8_output_V_addr = getelementptr i20 %layer_8_output_V, i64 0, i64 %zext_ln210"   --->   Operation 1361 'getelementptr' 'layer_8_output_V_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_93 : Operation 1362 [2/2] (1.35ns)   --->   "%r_V = load i10 %layer_8_output_V_addr"   --->   Operation 1362 'load' 'r_V' <Predicate = (!icmp_ln208)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 800> <RAM>
ST_93 : Operation 1363 [2/2] (1.35ns)   --->   "%layer_9_weights_V_load = load i16 %layer_9_weights_V_addr"   --->   Operation 1363 'load' 'layer_9_weights_V_load' <Predicate = (!icmp_ln208)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 51200> <ROM>

State 94 <SV = 17> <Delay = 2.44>
ST_94 : Operation 1364 [1/2] (1.35ns)   --->   "%r_V = load i10 %layer_8_output_V_addr"   --->   Operation 1364 'load' 'r_V' <Predicate = (!icmp_ln208)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 800> <RAM>
ST_94 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln1115_1 = zext i20 %r_V"   --->   Operation 1365 'zext' 'zext_ln1115_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_94 : Operation 1366 [1/2] (1.35ns)   --->   "%layer_9_weights_V_load = load i16 %layer_9_weights_V_addr"   --->   Operation 1366 'load' 'layer_9_weights_V_load' <Predicate = (!icmp_ln208)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 51200> <ROM>
ST_94 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i17 %layer_9_weights_V_load"   --->   Operation 1367 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_94 : Operation 1368 [3/3] (1.08ns) (grouped into DSP with root node ret_V)   --->   "%r_V_5 = mul i37 %sext_ln1118_73, i37 %zext_ln1115_1"   --->   Operation 1368 'mul' 'r_V_5' <Predicate = (!icmp_ln208)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 18> <Delay = 1.08>
ST_95 : Operation 1369 [1/1] (0.00ns)   --->   "%output_sum_V_14 = phi i21 %sext_ln207, void %.split22, i21 %output_sum_V_11, void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i259.split"   --->   Operation 1369 'phi' 'output_sum_V_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1370 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1370 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1371 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 1371 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1372 [2/3] (1.08ns) (grouped into DSP with root node ret_V)   --->   "%r_V_5 = mul i37 %sext_ln1118_73, i37 %zext_ln1115_1"   --->   Operation 1372 'mul' 'r_V_5' <Predicate = (!icmp_ln208)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 19> <Delay = 0.83>
ST_96 : Operation 1373 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_5 = mul i37 %sext_ln1118_73, i37 %zext_ln1115_1"   --->   Operation 1373 'mul' 'r_V_5' <Predicate = (!icmp_ln208)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1374 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_V_14, i16 0"   --->   Operation 1374 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_96 : Operation 1375 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret_V = add i37 %lhs_3, i37 %r_V_5"   --->   Operation 1375 'add' 'ret_V' <Predicate = (!icmp_ln208)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 20> <Delay = 1.66>
ST_97 : Operation 1376 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn.cpp:207]   --->   Operation 1376 'specloopname' 'specloopname_ln207' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_97 : Operation 1377 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret_V = add i37 %lhs_3, i37 %r_V_5"   --->   Operation 1377 'add' 'ret_V' <Predicate = (!icmp_ln208)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1378 [1/1] (0.00ns)   --->   "%output_sum_V_11 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %ret_V, i32 16, i32 36"   --->   Operation 1378 'partselect' 'output_sum_V_11' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_97 : Operation 1379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi43ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi21ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i259"   --->   Operation 1379 'br' 'br_ln0' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 98 <SV = 19> <Delay = 1.79>
ST_98 : Operation 1380 [1/1] (0.00ns)   --->   "%empty_64 = trunc i21 %output_sum_V_14" [../src/hls/cnn.cpp:207]   --->   Operation 1380 'trunc' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1381 [1/1] (0.00ns)   --->   "%input_V = getelementptr i20 %layer_9_output_V, i64 0, i64 %zext_ln204" [../src/hls/cnn.cpp:213]   --->   Operation 1381 'getelementptr' 'input_V' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %output_sum_V_14, i32 20"   --->   Operation 1382 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1383 [1/1] (0.43ns)   --->   "%select_ln74 = select i1 %tmp_116, i20 0, i20 %empty_64" [../src/hls/cnn.cpp:74]   --->   Operation 1383 'select' 'select_ln74' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1384 [1/1] (1.35ns)   --->   "%store_ln74 = store i20 %select_ln74, i6 %input_V" [../src/hls/cnn.cpp:74]   --->   Operation 1384 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_98 : Operation 1385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14array_3d_to_1dILt5ELt5ELt32EEvRAT__AT0__AT1__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAmlmlT_T0_T1__S3_.exit"   --->   Operation 1385 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 99 <SV = 15> <Delay = 1.35>
ST_99 : Operation 1386 [1/2] (1.35ns)   --->   "%layer_9_output_V_load = load i20 0"   --->   Operation 1386 'load' 'layer_9_output_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_99 : Operation 1387 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_1 = load i20 1"   --->   Operation 1387 'load' 'layer_9_output_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_99 : Operation 1388 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_2 = load i20 2"   --->   Operation 1388 'load' 'layer_9_output_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_99 : Operation 1389 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_3 = load i20 3"   --->   Operation 1389 'load' 'layer_9_output_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 100 <SV = 16> <Delay = 1.35>
ST_100 : Operation 1390 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_2 = load i20 2"   --->   Operation 1390 'load' 'layer_9_output_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_100 : Operation 1391 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_3 = load i20 3"   --->   Operation 1391 'load' 'layer_9_output_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_100 : Operation 1392 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_4 = load i20 4"   --->   Operation 1392 'load' 'layer_9_output_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_100 : Operation 1393 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_5 = load i20 5"   --->   Operation 1393 'load' 'layer_9_output_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 101 <SV = 17> <Delay = 1.35>
ST_101 : Operation 1394 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_4 = load i20 4"   --->   Operation 1394 'load' 'layer_9_output_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_101 : Operation 1395 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_5 = load i20 5"   --->   Operation 1395 'load' 'layer_9_output_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_101 : Operation 1396 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_6 = load i20 6"   --->   Operation 1396 'load' 'layer_9_output_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_101 : Operation 1397 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_7 = load i20 7"   --->   Operation 1397 'load' 'layer_9_output_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 102 <SV = 18> <Delay = 1.35>
ST_102 : Operation 1398 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_6 = load i20 6"   --->   Operation 1398 'load' 'layer_9_output_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_102 : Operation 1399 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_7 = load i20 7"   --->   Operation 1399 'load' 'layer_9_output_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_102 : Operation 1400 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_8 = load i20 8"   --->   Operation 1400 'load' 'layer_9_output_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_102 : Operation 1401 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_9 = load i20 9"   --->   Operation 1401 'load' 'layer_9_output_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 103 <SV = 19> <Delay = 1.35>
ST_103 : Operation 1402 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_8 = load i20 8"   --->   Operation 1402 'load' 'layer_9_output_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_103 : Operation 1403 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_9 = load i20 9"   --->   Operation 1403 'load' 'layer_9_output_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_103 : Operation 1404 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_10 = load i20 10"   --->   Operation 1404 'load' 'layer_9_output_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_103 : Operation 1405 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_11 = load i20 11"   --->   Operation 1405 'load' 'layer_9_output_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 104 <SV = 20> <Delay = 1.35>
ST_104 : Operation 1406 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_10 = load i20 10"   --->   Operation 1406 'load' 'layer_9_output_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_104 : Operation 1407 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_11 = load i20 11"   --->   Operation 1407 'load' 'layer_9_output_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_104 : Operation 1408 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_12 = load i20 12"   --->   Operation 1408 'load' 'layer_9_output_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_104 : Operation 1409 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_13 = load i20 13"   --->   Operation 1409 'load' 'layer_9_output_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 105 <SV = 21> <Delay = 1.35>
ST_105 : Operation 1410 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_12 = load i20 12"   --->   Operation 1410 'load' 'layer_9_output_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_105 : Operation 1411 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_13 = load i20 13"   --->   Operation 1411 'load' 'layer_9_output_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_105 : Operation 1412 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_14 = load i20 14"   --->   Operation 1412 'load' 'layer_9_output_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_105 : Operation 1413 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_15 = load i20 15"   --->   Operation 1413 'load' 'layer_9_output_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 106 <SV = 22> <Delay = 1.35>
ST_106 : Operation 1414 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_14 = load i20 14"   --->   Operation 1414 'load' 'layer_9_output_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_106 : Operation 1415 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_15 = load i20 15"   --->   Operation 1415 'load' 'layer_9_output_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_106 : Operation 1416 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_16 = load i20 16"   --->   Operation 1416 'load' 'layer_9_output_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_106 : Operation 1417 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_17 = load i20 17"   --->   Operation 1417 'load' 'layer_9_output_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 107 <SV = 23> <Delay = 1.35>
ST_107 : Operation 1418 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_16 = load i20 16"   --->   Operation 1418 'load' 'layer_9_output_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_107 : Operation 1419 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_17 = load i20 17"   --->   Operation 1419 'load' 'layer_9_output_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_107 : Operation 1420 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_18 = load i20 18"   --->   Operation 1420 'load' 'layer_9_output_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_107 : Operation 1421 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_19 = load i20 19"   --->   Operation 1421 'load' 'layer_9_output_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 108 <SV = 24> <Delay = 1.35>
ST_108 : Operation 1422 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_18 = load i20 18"   --->   Operation 1422 'load' 'layer_9_output_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_108 : Operation 1423 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_19 = load i20 19"   --->   Operation 1423 'load' 'layer_9_output_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_108 : Operation 1424 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_20 = load i20 20"   --->   Operation 1424 'load' 'layer_9_output_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_108 : Operation 1425 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_21 = load i20 21"   --->   Operation 1425 'load' 'layer_9_output_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 109 <SV = 25> <Delay = 1.35>
ST_109 : Operation 1426 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_20 = load i20 20"   --->   Operation 1426 'load' 'layer_9_output_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_109 : Operation 1427 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_21 = load i20 21"   --->   Operation 1427 'load' 'layer_9_output_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_109 : Operation 1428 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_22 = load i20 22"   --->   Operation 1428 'load' 'layer_9_output_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_109 : Operation 1429 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_23 = load i20 23"   --->   Operation 1429 'load' 'layer_9_output_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 110 <SV = 26> <Delay = 1.35>
ST_110 : Operation 1430 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_22 = load i20 22"   --->   Operation 1430 'load' 'layer_9_output_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_110 : Operation 1431 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_23 = load i20 23"   --->   Operation 1431 'load' 'layer_9_output_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_110 : Operation 1432 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_24 = load i20 24"   --->   Operation 1432 'load' 'layer_9_output_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_110 : Operation 1433 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_25 = load i20 25"   --->   Operation 1433 'load' 'layer_9_output_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 111 <SV = 27> <Delay = 1.35>
ST_111 : Operation 1434 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_24 = load i20 24"   --->   Operation 1434 'load' 'layer_9_output_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_111 : Operation 1435 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_25 = load i20 25"   --->   Operation 1435 'load' 'layer_9_output_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_111 : Operation 1436 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_26 = load i20 26"   --->   Operation 1436 'load' 'layer_9_output_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_111 : Operation 1437 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_27 = load i20 27"   --->   Operation 1437 'load' 'layer_9_output_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 112 <SV = 28> <Delay = 1.35>
ST_112 : Operation 1438 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_26 = load i20 26"   --->   Operation 1438 'load' 'layer_9_output_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_112 : Operation 1439 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_27 = load i20 27"   --->   Operation 1439 'load' 'layer_9_output_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_112 : Operation 1440 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_28 = load i20 28"   --->   Operation 1440 'load' 'layer_9_output_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_112 : Operation 1441 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_29 = load i20 29"   --->   Operation 1441 'load' 'layer_9_output_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 113 <SV = 29> <Delay = 1.35>
ST_113 : Operation 1442 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_28 = load i20 28"   --->   Operation 1442 'load' 'layer_9_output_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_113 : Operation 1443 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_29 = load i20 29"   --->   Operation 1443 'load' 'layer_9_output_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_113 : Operation 1444 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_30 = load i20 30"   --->   Operation 1444 'load' 'layer_9_output_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_113 : Operation 1445 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_31 = load i20 31"   --->   Operation 1445 'load' 'layer_9_output_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 114 <SV = 30> <Delay = 1.35>
ST_114 : Operation 1446 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_30 = load i20 30"   --->   Operation 1446 'load' 'layer_9_output_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_114 : Operation 1447 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_31 = load i20 31"   --->   Operation 1447 'load' 'layer_9_output_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_114 : Operation 1448 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_32 = load i20 32"   --->   Operation 1448 'load' 'layer_9_output_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_114 : Operation 1449 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_33 = load i20 33"   --->   Operation 1449 'load' 'layer_9_output_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 115 <SV = 31> <Delay = 1.35>
ST_115 : Operation 1450 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_32 = load i20 32"   --->   Operation 1450 'load' 'layer_9_output_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_115 : Operation 1451 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_33 = load i20 33"   --->   Operation 1451 'load' 'layer_9_output_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_115 : Operation 1452 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_34 = load i20 34"   --->   Operation 1452 'load' 'layer_9_output_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_115 : Operation 1453 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_35 = load i20 35"   --->   Operation 1453 'load' 'layer_9_output_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 116 <SV = 32> <Delay = 1.35>
ST_116 : Operation 1454 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_34 = load i20 34"   --->   Operation 1454 'load' 'layer_9_output_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_116 : Operation 1455 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_35 = load i20 35"   --->   Operation 1455 'load' 'layer_9_output_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_116 : Operation 1456 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_36 = load i20 36"   --->   Operation 1456 'load' 'layer_9_output_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_116 : Operation 1457 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_37 = load i20 37"   --->   Operation 1457 'load' 'layer_9_output_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 117 <SV = 33> <Delay = 1.35>
ST_117 : Operation 1458 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_36 = load i20 36"   --->   Operation 1458 'load' 'layer_9_output_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_117 : Operation 1459 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_37 = load i20 37"   --->   Operation 1459 'load' 'layer_9_output_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_117 : Operation 1460 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_38 = load i20 38"   --->   Operation 1460 'load' 'layer_9_output_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_117 : Operation 1461 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_39 = load i20 39"   --->   Operation 1461 'load' 'layer_9_output_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 118 <SV = 34> <Delay = 1.35>
ST_118 : Operation 1462 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_38 = load i20 38"   --->   Operation 1462 'load' 'layer_9_output_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_118 : Operation 1463 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_39 = load i20 39"   --->   Operation 1463 'load' 'layer_9_output_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_118 : Operation 1464 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_40 = load i20 40"   --->   Operation 1464 'load' 'layer_9_output_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_118 : Operation 1465 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_41 = load i20 41"   --->   Operation 1465 'load' 'layer_9_output_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 119 <SV = 35> <Delay = 1.35>
ST_119 : Operation 1466 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_40 = load i20 40"   --->   Operation 1466 'load' 'layer_9_output_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_119 : Operation 1467 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_41 = load i20 41"   --->   Operation 1467 'load' 'layer_9_output_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_119 : Operation 1468 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_42 = load i20 42"   --->   Operation 1468 'load' 'layer_9_output_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_119 : Operation 1469 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_43 = load i20 43"   --->   Operation 1469 'load' 'layer_9_output_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 120 <SV = 36> <Delay = 1.35>
ST_120 : Operation 1470 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_42 = load i20 42"   --->   Operation 1470 'load' 'layer_9_output_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_120 : Operation 1471 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_43 = load i20 43"   --->   Operation 1471 'load' 'layer_9_output_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_120 : Operation 1472 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_44 = load i20 44"   --->   Operation 1472 'load' 'layer_9_output_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_120 : Operation 1473 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_45 = load i20 45"   --->   Operation 1473 'load' 'layer_9_output_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 121 <SV = 37> <Delay = 1.35>
ST_121 : Operation 1474 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_44 = load i20 44"   --->   Operation 1474 'load' 'layer_9_output_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_121 : Operation 1475 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_45 = load i20 45"   --->   Operation 1475 'load' 'layer_9_output_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_121 : Operation 1476 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_46 = load i20 46"   --->   Operation 1476 'load' 'layer_9_output_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_121 : Operation 1477 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_47 = load i20 47"   --->   Operation 1477 'load' 'layer_9_output_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 122 <SV = 38> <Delay = 1.35>
ST_122 : Operation 1478 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_46 = load i20 46"   --->   Operation 1478 'load' 'layer_9_output_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_122 : Operation 1479 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_47 = load i20 47"   --->   Operation 1479 'load' 'layer_9_output_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_122 : Operation 1480 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_48 = load i20 48"   --->   Operation 1480 'load' 'layer_9_output_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_122 : Operation 1481 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_49 = load i20 49"   --->   Operation 1481 'load' 'layer_9_output_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 123 <SV = 39> <Delay = 1.35>
ST_123 : Operation 1482 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_48 = load i20 48"   --->   Operation 1482 'load' 'layer_9_output_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_123 : Operation 1483 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_49 = load i20 49"   --->   Operation 1483 'load' 'layer_9_output_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_123 : Operation 1484 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_50 = load i20 50"   --->   Operation 1484 'load' 'layer_9_output_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_123 : Operation 1485 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_51 = load i20 51"   --->   Operation 1485 'load' 'layer_9_output_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 124 <SV = 40> <Delay = 1.35>
ST_124 : Operation 1486 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_50 = load i20 50"   --->   Operation 1486 'load' 'layer_9_output_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_124 : Operation 1487 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_51 = load i20 51"   --->   Operation 1487 'load' 'layer_9_output_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_124 : Operation 1488 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_52 = load i20 52"   --->   Operation 1488 'load' 'layer_9_output_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_124 : Operation 1489 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_53 = load i20 53"   --->   Operation 1489 'load' 'layer_9_output_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 125 <SV = 41> <Delay = 1.35>
ST_125 : Operation 1490 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_52 = load i20 52"   --->   Operation 1490 'load' 'layer_9_output_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_125 : Operation 1491 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_53 = load i20 53"   --->   Operation 1491 'load' 'layer_9_output_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_125 : Operation 1492 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_54 = load i20 54"   --->   Operation 1492 'load' 'layer_9_output_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_125 : Operation 1493 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_55 = load i20 55"   --->   Operation 1493 'load' 'layer_9_output_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 126 <SV = 42> <Delay = 1.35>
ST_126 : Operation 1494 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_54 = load i20 54"   --->   Operation 1494 'load' 'layer_9_output_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_126 : Operation 1495 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_55 = load i20 55"   --->   Operation 1495 'load' 'layer_9_output_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_126 : Operation 1496 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_56 = load i20 56"   --->   Operation 1496 'load' 'layer_9_output_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_126 : Operation 1497 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_57 = load i20 57"   --->   Operation 1497 'load' 'layer_9_output_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 127 <SV = 43> <Delay = 1.35>
ST_127 : Operation 1498 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_56 = load i20 56"   --->   Operation 1498 'load' 'layer_9_output_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_127 : Operation 1499 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_57 = load i20 57"   --->   Operation 1499 'load' 'layer_9_output_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_127 : Operation 1500 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_58 = load i20 58"   --->   Operation 1500 'load' 'layer_9_output_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_127 : Operation 1501 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_59 = load i20 59"   --->   Operation 1501 'load' 'layer_9_output_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 128 <SV = 44> <Delay = 1.35>
ST_128 : Operation 1502 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_58 = load i20 58"   --->   Operation 1502 'load' 'layer_9_output_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_128 : Operation 1503 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_59 = load i20 59"   --->   Operation 1503 'load' 'layer_9_output_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_128 : Operation 1504 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_60 = load i20 60"   --->   Operation 1504 'load' 'layer_9_output_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_128 : Operation 1505 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_61 = load i20 61"   --->   Operation 1505 'load' 'layer_9_output_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 129 <SV = 45> <Delay = 1.35>
ST_129 : Operation 1506 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_60 = load i20 60"   --->   Operation 1506 'load' 'layer_9_output_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_129 : Operation 1507 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_61 = load i20 61"   --->   Operation 1507 'load' 'layer_9_output_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_129 : Operation 1508 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_62 = load i20 62"   --->   Operation 1508 'load' 'layer_9_output_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_129 : Operation 1509 [2/2] (1.35ns)   --->   "%layer_9_output_V_load_63 = load i20 63"   --->   Operation 1509 'load' 'layer_9_output_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>

State 130 <SV = 46> <Delay = 1.35>
ST_130 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i20 %layer_9_output_V_load"   --->   Operation 1510 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i20 %layer_9_output_V_load_1"   --->   Operation 1511 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i20 %layer_9_output_V_load_2"   --->   Operation 1512 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i20 %layer_9_output_V_load_3"   --->   Operation 1513 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i20 %layer_9_output_V_load_4"   --->   Operation 1514 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i20 %layer_9_output_V_load_5"   --->   Operation 1515 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i20 %layer_9_output_V_load_6"   --->   Operation 1516 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i20 %layer_9_output_V_load_7"   --->   Operation 1517 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i20 %layer_9_output_V_load_8"   --->   Operation 1518 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i20 %layer_9_output_V_load_9"   --->   Operation 1519 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1520 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i20 %layer_9_output_V_load_10"   --->   Operation 1520 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i20 %layer_9_output_V_load_11"   --->   Operation 1521 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i20 %layer_9_output_V_load_12"   --->   Operation 1522 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i20 %layer_9_output_V_load_13"   --->   Operation 1523 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln1116_16 = zext i20 %layer_9_output_V_load_14"   --->   Operation 1524 'zext' 'zext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln1116_17 = zext i20 %layer_9_output_V_load_15"   --->   Operation 1525 'zext' 'zext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln1116_18 = zext i20 %layer_9_output_V_load_16"   --->   Operation 1526 'zext' 'zext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln1116_19 = zext i20 %layer_9_output_V_load_17"   --->   Operation 1527 'zext' 'zext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln1116_20 = zext i20 %layer_9_output_V_load_18"   --->   Operation 1528 'zext' 'zext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln1116_21 = zext i20 %layer_9_output_V_load_19"   --->   Operation 1529 'zext' 'zext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln1116_22 = zext i20 %layer_9_output_V_load_20"   --->   Operation 1530 'zext' 'zext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln1116_23 = zext i20 %layer_9_output_V_load_21"   --->   Operation 1531 'zext' 'zext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln1116_24 = zext i20 %layer_9_output_V_load_22"   --->   Operation 1532 'zext' 'zext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln1116_25 = zext i20 %layer_9_output_V_load_23"   --->   Operation 1533 'zext' 'zext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln1116_26 = zext i20 %layer_9_output_V_load_24"   --->   Operation 1534 'zext' 'zext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln1116_27 = zext i20 %layer_9_output_V_load_25"   --->   Operation 1535 'zext' 'zext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i20 %layer_9_output_V_load_26"   --->   Operation 1536 'zext' 'zext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i20 %layer_9_output_V_load_27"   --->   Operation 1537 'zext' 'zext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln1116_30 = zext i20 %layer_9_output_V_load_28"   --->   Operation 1538 'zext' 'zext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln1116_31 = zext i20 %layer_9_output_V_load_29"   --->   Operation 1539 'zext' 'zext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln1116_32 = zext i20 %layer_9_output_V_load_30"   --->   Operation 1540 'zext' 'zext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln1116_33 = zext i20 %layer_9_output_V_load_31"   --->   Operation 1541 'zext' 'zext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln1116_34 = zext i20 %layer_9_output_V_load_32"   --->   Operation 1542 'zext' 'zext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln1116_35 = zext i20 %layer_9_output_V_load_33"   --->   Operation 1543 'zext' 'zext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln1116_36 = zext i20 %layer_9_output_V_load_34"   --->   Operation 1544 'zext' 'zext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln1116_37 = zext i20 %layer_9_output_V_load_35"   --->   Operation 1545 'zext' 'zext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln1116_38 = zext i20 %layer_9_output_V_load_36"   --->   Operation 1546 'zext' 'zext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln1116_39 = zext i20 %layer_9_output_V_load_37"   --->   Operation 1547 'zext' 'zext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln1116_40 = zext i20 %layer_9_output_V_load_38"   --->   Operation 1548 'zext' 'zext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln1116_41 = zext i20 %layer_9_output_V_load_39"   --->   Operation 1549 'zext' 'zext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln1116_42 = zext i20 %layer_9_output_V_load_40"   --->   Operation 1550 'zext' 'zext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln1116_43 = zext i20 %layer_9_output_V_load_41"   --->   Operation 1551 'zext' 'zext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln1116_44 = zext i20 %layer_9_output_V_load_42"   --->   Operation 1552 'zext' 'zext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln1116_45 = zext i20 %layer_9_output_V_load_43"   --->   Operation 1553 'zext' 'zext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln1116_46 = zext i20 %layer_9_output_V_load_44"   --->   Operation 1554 'zext' 'zext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln1116_47 = zext i20 %layer_9_output_V_load_45"   --->   Operation 1555 'zext' 'zext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln1116_48 = zext i20 %layer_9_output_V_load_46"   --->   Operation 1556 'zext' 'zext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln1116_49 = zext i20 %layer_9_output_V_load_47"   --->   Operation 1557 'zext' 'zext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln1116_50 = zext i20 %layer_9_output_V_load_48"   --->   Operation 1558 'zext' 'zext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln1116_51 = zext i20 %layer_9_output_V_load_49"   --->   Operation 1559 'zext' 'zext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln1116_52 = zext i20 %layer_9_output_V_load_50"   --->   Operation 1560 'zext' 'zext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln1116_53 = zext i20 %layer_9_output_V_load_51"   --->   Operation 1561 'zext' 'zext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1116_54 = zext i20 %layer_9_output_V_load_52"   --->   Operation 1562 'zext' 'zext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln1116_55 = zext i20 %layer_9_output_V_load_53"   --->   Operation 1563 'zext' 'zext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln1116_56 = zext i20 %layer_9_output_V_load_54"   --->   Operation 1564 'zext' 'zext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln1116_57 = zext i20 %layer_9_output_V_load_55"   --->   Operation 1565 'zext' 'zext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln1116_58 = zext i20 %layer_9_output_V_load_56"   --->   Operation 1566 'zext' 'zext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln1116_59 = zext i20 %layer_9_output_V_load_57"   --->   Operation 1567 'zext' 'zext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln1116_60 = zext i20 %layer_9_output_V_load_58"   --->   Operation 1568 'zext' 'zext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln1116_61 = zext i20 %layer_9_output_V_load_59"   --->   Operation 1569 'zext' 'zext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln1116_62 = zext i20 %layer_9_output_V_load_60"   --->   Operation 1570 'zext' 'zext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln1116_63 = zext i20 %layer_9_output_V_load_61"   --->   Operation 1571 'zext' 'zext_ln1116_63' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1572 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_62 = load i20 62"   --->   Operation 1572 'load' 'layer_9_output_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_130 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln1116_64 = zext i20 %layer_9_output_V_load_62"   --->   Operation 1573 'zext' 'zext_ln1116_64' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1574 [1/2] (1.35ns)   --->   "%layer_9_output_V_load_63 = load i20 63"   --->   Operation 1574 'load' 'layer_9_output_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 64> <RAM>
ST_130 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln1116_72_cast = zext i20 %layer_9_output_V_load_63"   --->   Operation 1575 'zext' 'sext_ln1116_72_cast' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1576 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 1576 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 131 <SV = 47> <Delay = 0.88>
ST_131 : Operation 1577 [1/1] (0.00ns)   --->   "%i_9 = phi i6 %add_ln204_1, void %.split18, i6 0, void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:204]   --->   Operation 1577 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1578 [1/1] (0.88ns)   --->   "%add_ln204_1 = add i6 %i_9, i6 1" [../src/hls/cnn.cpp:204]   --->   Operation 1578 'add' 'add_ln204_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1579 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1579 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1580 [1/1] (0.87ns)   --->   "%icmp_ln204_1 = icmp_eq  i6 %i_9, i6 32" [../src/hls/cnn.cpp:204]   --->   Operation 1580 'icmp' 'icmp_ln204_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1581 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 1581 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1582 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204_1, void %.split18, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:204]   --->   Operation 1582 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1583 [1/1] (0.00ns)   --->   "%i_9_cast = zext i6 %i_9" [../src/hls/cnn.cpp:204]   --->   Operation 1583 'zext' 'i_9_cast' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_131 : Operation 1584 [1/1] (0.00ns)   --->   "%layer_10_weights_V_0_addr = getelementptr i16 %layer_10_weights_V_0, i64 0, i64 %i_9_cast"   --->   Operation 1584 'getelementptr' 'layer_10_weights_V_0_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_131 : Operation 1585 [2/2] (0.79ns)   --->   "%layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr"   --->   Operation 1585 'load' 'layer_10_weights_V_0_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 132 <SV = 48> <Delay = 1.87>
ST_132 : Operation 1586 [1/2] (0.79ns)   --->   "%layer_10_weights_V_0_load = load i5 %layer_10_weights_V_0_addr"   --->   Operation 1586 'load' 'layer_10_weights_V_0_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_132 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %layer_10_weights_V_0_load"   --->   Operation 1587 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_132 : Operation 1588 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_7 = mul i36 %sext_ln1118_9, i36 %zext_ln1116_2"   --->   Operation 1588 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1589 [1/1] (0.00ns)   --->   "%layer_10_weights_V_1_addr = getelementptr i16 %layer_10_weights_V_1, i64 0, i64 %i_9_cast"   --->   Operation 1589 'getelementptr' 'layer_10_weights_V_1_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_132 : Operation 1590 [2/2] (0.79ns)   --->   "%layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr"   --->   Operation 1590 'load' 'layer_10_weights_V_1_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 133 <SV = 49> <Delay = 1.87>
ST_133 : Operation 1591 [1/1] (0.00ns)   --->   "%layer_10_bias_V_addr = getelementptr i14 %layer_10_bias_V, i64 0, i64 %i_9_cast" [../src/hls/cnn.cpp:207]   --->   Operation 1591 'getelementptr' 'layer_10_bias_V_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_133 : Operation 1592 [2/2] (0.79ns)   --->   "%output_sum_V_9 = load i5 %layer_10_bias_V_addr" [../src/hls/cnn.cpp:207]   --->   Operation 1592 'load' 'output_sum_V_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_133 : Operation 1593 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_7 = mul i36 %sext_ln1118_9, i36 %zext_ln1116_2"   --->   Operation 1593 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 1594 [1/2] (0.79ns)   --->   "%layer_10_weights_V_1_load = load i5 %layer_10_weights_V_1_addr"   --->   Operation 1594 'load' 'layer_10_weights_V_1_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_133 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %layer_10_weights_V_1_load"   --->   Operation 1595 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_133 : Operation 1596 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_8 = mul i36 %sext_ln1118_10, i36 %zext_ln1116_3"   --->   Operation 1596 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 1597 [1/1] (0.00ns)   --->   "%layer_10_weights_V_2_addr = getelementptr i16 %layer_10_weights_V_2, i64 0, i64 %i_9_cast"   --->   Operation 1597 'getelementptr' 'layer_10_weights_V_2_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_133 : Operation 1598 [2/2] (0.79ns)   --->   "%layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr"   --->   Operation 1598 'load' 'layer_10_weights_V_2_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 134 <SV = 50> <Delay = 1.87>
ST_134 : Operation 1599 [1/2] (0.79ns)   --->   "%output_sum_V_9 = load i5 %layer_10_bias_V_addr" [../src/hls/cnn.cpp:207]   --->   Operation 1599 'load' 'output_sum_V_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 32> <ROM>
ST_134 : Operation 1600 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_7 = mul i36 %sext_ln1118_9, i36 %zext_ln1116_2"   --->   Operation 1600 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 1601 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %output_sum_V_9, i16 0"   --->   Operation 1601 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_134 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i30 %shl_ln728_9"   --->   Operation 1602 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_134 : Operation 1603 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i36 %sext_ln703_7, i36 %mul_ln1118_7"   --->   Operation 1603 'add' 'add_ln1192_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 1604 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_8 = mul i36 %sext_ln1118_10, i36 %zext_ln1116_3"   --->   Operation 1604 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 1605 [1/2] (0.79ns)   --->   "%layer_10_weights_V_2_load = load i5 %layer_10_weights_V_2_addr"   --->   Operation 1605 'load' 'layer_10_weights_V_2_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_134 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %layer_10_weights_V_2_load"   --->   Operation 1606 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_134 : Operation 1607 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_9 = mul i36 %sext_ln1118_11, i36 %zext_ln1116_4"   --->   Operation 1607 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 1608 [1/1] (0.00ns)   --->   "%layer_10_weights_V_3_addr = getelementptr i15 %layer_10_weights_V_3, i64 0, i64 %i_9_cast"   --->   Operation 1608 'getelementptr' 'layer_10_weights_V_3_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_134 : Operation 1609 [2/2] (0.79ns)   --->   "%layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr"   --->   Operation 1609 'load' 'layer_10_weights_V_3_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 135 <SV = 51> <Delay = 1.87>
ST_135 : Operation 1610 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i36 %sext_ln703_7, i36 %mul_ln1118_7"   --->   Operation 1610 'add' 'add_ln1192_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_9, i32 16, i32 35"   --->   Operation 1611 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_135 : Operation 1612 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_8 = mul i36 %sext_ln1118_10, i36 %zext_ln1116_3"   --->   Operation 1612 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_s, i16 0"   --->   Operation 1613 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_135 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i36 %tmp_52"   --->   Operation 1614 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_135 : Operation 1615 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%sext_ln703_8 = sext i36 %mul_ln1118_8"   --->   Operation 1615 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_135 : Operation 1616 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i37 %sext_ln728_2, i37 %sext_ln703_8"   --->   Operation 1616 'add' 'add_ln1192_10' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1617 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_9 = mul i36 %sext_ln1118_11, i36 %zext_ln1116_4"   --->   Operation 1617 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1618 [1/2] (0.79ns)   --->   "%layer_10_weights_V_3_load = load i5 %layer_10_weights_V_3_addr"   --->   Operation 1618 'load' 'layer_10_weights_V_3_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_135 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i15 %layer_10_weights_V_3_load"   --->   Operation 1619 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_135 : Operation 1620 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_10 = mul i35 %sext_ln1118_12, i35 %zext_ln1116_5"   --->   Operation 1620 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 1621 [1/1] (0.00ns)   --->   "%layer_10_weights_V_4_addr = getelementptr i15 %layer_10_weights_V_4, i64 0, i64 %i_9_cast"   --->   Operation 1621 'getelementptr' 'layer_10_weights_V_4_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_135 : Operation 1622 [2/2] (0.79ns)   --->   "%layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr"   --->   Operation 1622 'load' 'layer_10_weights_V_4_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 136 <SV = 52> <Delay = 1.87>
ST_136 : Operation 1623 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i37 %sext_ln728_2, i37 %sext_ln703_8"   --->   Operation 1623 'add' 'add_ln1192_10' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1624 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1118_9 = mul i36 %sext_ln1118_11, i36 %zext_ln1116_4"   --->   Operation 1624 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_10, i32 16, i32 36"   --->   Operation 1625 'partselect' 'tmp_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_136 : Operation 1626 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_53, i16 0"   --->   Operation 1626 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_136 : Operation 1627 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%sext_ln703_9 = sext i36 %mul_ln1118_9"   --->   Operation 1627 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_136 : Operation 1628 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i37 %shl_ln728_s, i37 %sext_ln703_9"   --->   Operation 1628 'add' 'add_ln1192_11' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1629 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_10 = mul i35 %sext_ln1118_12, i35 %zext_ln1116_5"   --->   Operation 1629 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1630 [1/2] (0.79ns)   --->   "%layer_10_weights_V_4_load = load i5 %layer_10_weights_V_4_addr"   --->   Operation 1630 'load' 'layer_10_weights_V_4_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_136 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i15 %layer_10_weights_V_4_load"   --->   Operation 1631 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_136 : Operation 1632 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_11 = mul i35 %sext_ln1118_13, i35 %zext_ln1116_6"   --->   Operation 1632 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 1633 [1/1] (0.00ns)   --->   "%layer_10_weights_V_5_addr = getelementptr i16 %layer_10_weights_V_5, i64 0, i64 %i_9_cast"   --->   Operation 1633 'getelementptr' 'layer_10_weights_V_5_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_136 : Operation 1634 [2/2] (0.79ns)   --->   "%layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr"   --->   Operation 1634 'load' 'layer_10_weights_V_5_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 137 <SV = 53> <Delay = 1.87>
ST_137 : Operation 1635 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i37 %shl_ln728_s, i37 %sext_ln703_9"   --->   Operation 1635 'add' 'add_ln1192_11' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1636 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_10 = mul i35 %sext_ln1118_12, i35 %zext_ln1116_5"   --->   Operation 1636 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_11, i32 16, i32 36"   --->   Operation 1637 'partselect' 'tmp_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_137 : Operation 1638 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_54, i16 0"   --->   Operation 1638 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_137 : Operation 1639 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%sext_ln703_10 = sext i35 %mul_ln1118_10"   --->   Operation 1639 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_137 : Operation 1640 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i37 %shl_ln728_1, i37 %sext_ln703_10"   --->   Operation 1640 'add' 'add_ln1192_12' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1641 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_11 = mul i35 %sext_ln1118_13, i35 %zext_ln1116_6"   --->   Operation 1641 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1642 [1/2] (0.79ns)   --->   "%layer_10_weights_V_5_load = load i5 %layer_10_weights_V_5_addr"   --->   Operation 1642 'load' 'layer_10_weights_V_5_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_137 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %layer_10_weights_V_5_load"   --->   Operation 1643 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_137 : Operation 1644 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_12 = mul i36 %sext_ln1118_14, i36 %zext_ln1116_7"   --->   Operation 1644 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1645 [1/1] (0.00ns)   --->   "%layer_10_weights_V_6_addr = getelementptr i16 %layer_10_weights_V_6, i64 0, i64 %i_9_cast"   --->   Operation 1645 'getelementptr' 'layer_10_weights_V_6_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_137 : Operation 1646 [2/2] (0.79ns)   --->   "%layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr"   --->   Operation 1646 'load' 'layer_10_weights_V_6_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 138 <SV = 54> <Delay = 1.87>
ST_138 : Operation 1647 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i37 %shl_ln728_1, i37 %sext_ln703_10"   --->   Operation 1647 'add' 'add_ln1192_12' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1648 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_11 = mul i35 %sext_ln1118_13, i35 %zext_ln1116_6"   --->   Operation 1648 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_12, i32 16, i32 36"   --->   Operation 1649 'partselect' 'tmp_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_138 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_55, i16 0"   --->   Operation 1650 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_138 : Operation 1651 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%sext_ln703_11 = sext i35 %mul_ln1118_11"   --->   Operation 1651 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_138 : Operation 1652 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i37 %shl_ln728_10, i37 %sext_ln703_11"   --->   Operation 1652 'add' 'add_ln1192_13' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1653 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_12 = mul i36 %sext_ln1118_14, i36 %zext_ln1116_7"   --->   Operation 1653 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1654 [1/2] (0.79ns)   --->   "%layer_10_weights_V_6_load = load i5 %layer_10_weights_V_6_addr"   --->   Operation 1654 'load' 'layer_10_weights_V_6_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_138 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i16 %layer_10_weights_V_6_load"   --->   Operation 1655 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_138 : Operation 1656 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_13 = mul i36 %sext_ln1118_15, i36 %zext_ln1116_8"   --->   Operation 1656 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1657 [1/1] (0.00ns)   --->   "%layer_10_weights_V_7_addr = getelementptr i15 %layer_10_weights_V_7, i64 0, i64 %i_9_cast"   --->   Operation 1657 'getelementptr' 'layer_10_weights_V_7_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_138 : Operation 1658 [2/2] (0.79ns)   --->   "%layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr"   --->   Operation 1658 'load' 'layer_10_weights_V_7_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 139 <SV = 55> <Delay = 1.87>
ST_139 : Operation 1659 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i37 %shl_ln728_10, i37 %sext_ln703_11"   --->   Operation 1659 'add' 'add_ln1192_13' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1660 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_12 = mul i36 %sext_ln1118_14, i36 %zext_ln1116_7"   --->   Operation 1660 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_13, i32 16, i32 36"   --->   Operation 1661 'partselect' 'tmp_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_139 : Operation 1662 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_56, i16 0"   --->   Operation 1662 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_139 : Operation 1663 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_14)   --->   "%sext_ln703_12 = sext i36 %mul_ln1118_12"   --->   Operation 1663 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_139 : Operation 1664 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i37 %shl_ln728_11, i37 %sext_ln703_12"   --->   Operation 1664 'add' 'add_ln1192_14' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1665 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_13 = mul i36 %sext_ln1118_15, i36 %zext_ln1116_8"   --->   Operation 1665 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1666 [1/2] (0.79ns)   --->   "%layer_10_weights_V_7_load = load i5 %layer_10_weights_V_7_addr"   --->   Operation 1666 'load' 'layer_10_weights_V_7_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_139 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %layer_10_weights_V_7_load"   --->   Operation 1667 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_139 : Operation 1668 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_14 = mul i35 %sext_ln1118_16, i35 %zext_ln1116_9"   --->   Operation 1668 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 1669 [1/1] (0.00ns)   --->   "%layer_10_weights_V_8_addr = getelementptr i16 %layer_10_weights_V_8, i64 0, i64 %i_9_cast"   --->   Operation 1669 'getelementptr' 'layer_10_weights_V_8_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_139 : Operation 1670 [2/2] (0.79ns)   --->   "%layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr"   --->   Operation 1670 'load' 'layer_10_weights_V_8_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 140 <SV = 56> <Delay = 1.87>
ST_140 : Operation 1671 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i37 %shl_ln728_11, i37 %sext_ln703_12"   --->   Operation 1671 'add' 'add_ln1192_14' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1672 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_13 = mul i36 %sext_ln1118_15, i36 %zext_ln1116_8"   --->   Operation 1672 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_14, i32 16, i32 36"   --->   Operation 1673 'partselect' 'tmp_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_140 : Operation 1674 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_57, i16 0"   --->   Operation 1674 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_140 : Operation 1675 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_15)   --->   "%sext_ln703_13 = sext i36 %mul_ln1118_13"   --->   Operation 1675 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_140 : Operation 1676 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i37 %shl_ln728_12, i37 %sext_ln703_13"   --->   Operation 1676 'add' 'add_ln1192_15' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1677 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_14 = mul i35 %sext_ln1118_16, i35 %zext_ln1116_9"   --->   Operation 1677 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1678 [1/2] (0.79ns)   --->   "%layer_10_weights_V_8_load = load i5 %layer_10_weights_V_8_addr"   --->   Operation 1678 'load' 'layer_10_weights_V_8_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_140 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %layer_10_weights_V_8_load"   --->   Operation 1679 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_140 : Operation 1680 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_15 = mul i36 %sext_ln1118_17, i36 %zext_ln1116_10"   --->   Operation 1680 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 1681 [1/1] (0.00ns)   --->   "%layer_10_weights_V_9_addr = getelementptr i15 %layer_10_weights_V_9, i64 0, i64 %i_9_cast"   --->   Operation 1681 'getelementptr' 'layer_10_weights_V_9_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_140 : Operation 1682 [2/2] (0.79ns)   --->   "%layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr"   --->   Operation 1682 'load' 'layer_10_weights_V_9_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 141 <SV = 57> <Delay = 1.87>
ST_141 : Operation 1683 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i37 %shl_ln728_12, i37 %sext_ln703_13"   --->   Operation 1683 'add' 'add_ln1192_15' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1684 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_14 = mul i35 %sext_ln1118_16, i35 %zext_ln1116_9"   --->   Operation 1684 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_15, i32 16, i32 36"   --->   Operation 1685 'partselect' 'tmp_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_141 : Operation 1686 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_58, i16 0"   --->   Operation 1686 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_141 : Operation 1687 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_16)   --->   "%sext_ln703_14 = sext i35 %mul_ln1118_14"   --->   Operation 1687 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_141 : Operation 1688 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i37 %shl_ln728_13, i37 %sext_ln703_14"   --->   Operation 1688 'add' 'add_ln1192_16' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1689 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_15 = mul i36 %sext_ln1118_17, i36 %zext_ln1116_10"   --->   Operation 1689 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1690 [1/2] (0.79ns)   --->   "%layer_10_weights_V_9_load = load i5 %layer_10_weights_V_9_addr"   --->   Operation 1690 'load' 'layer_10_weights_V_9_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_141 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %layer_10_weights_V_9_load"   --->   Operation 1691 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_141 : Operation 1692 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_16 = mul i35 %sext_ln1118_18, i35 %zext_ln1116_11"   --->   Operation 1692 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1693 [1/1] (0.00ns)   --->   "%layer_10_weights_V_10_addr = getelementptr i15 %layer_10_weights_V_10, i64 0, i64 %i_9_cast"   --->   Operation 1693 'getelementptr' 'layer_10_weights_V_10_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_141 : Operation 1694 [2/2] (0.79ns)   --->   "%layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr"   --->   Operation 1694 'load' 'layer_10_weights_V_10_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 142 <SV = 58> <Delay = 1.87>
ST_142 : Operation 1695 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i37 %shl_ln728_13, i37 %sext_ln703_14"   --->   Operation 1695 'add' 'add_ln1192_16' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1696 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_15 = mul i36 %sext_ln1118_17, i36 %zext_ln1116_10"   --->   Operation 1696 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_16, i32 16, i32 36"   --->   Operation 1697 'partselect' 'tmp_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_142 : Operation 1698 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_59, i16 0"   --->   Operation 1698 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_142 : Operation 1699 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_17)   --->   "%sext_ln703_15 = sext i36 %mul_ln1118_15"   --->   Operation 1699 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_142 : Operation 1700 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i37 %shl_ln728_14, i37 %sext_ln703_15"   --->   Operation 1700 'add' 'add_ln1192_17' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1701 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_16 = mul i35 %sext_ln1118_18, i35 %zext_ln1116_11"   --->   Operation 1701 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1702 [1/2] (0.79ns)   --->   "%layer_10_weights_V_10_load = load i5 %layer_10_weights_V_10_addr"   --->   Operation 1702 'load' 'layer_10_weights_V_10_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_142 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i15 %layer_10_weights_V_10_load"   --->   Operation 1703 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_142 : Operation 1704 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_17 = mul i35 %sext_ln1118_19, i35 %zext_ln1116_12"   --->   Operation 1704 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1705 [1/1] (0.00ns)   --->   "%layer_10_weights_V_11_addr = getelementptr i16 %layer_10_weights_V_11, i64 0, i64 %i_9_cast"   --->   Operation 1705 'getelementptr' 'layer_10_weights_V_11_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_142 : Operation 1706 [2/2] (0.79ns)   --->   "%layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr"   --->   Operation 1706 'load' 'layer_10_weights_V_11_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 143 <SV = 59> <Delay = 1.87>
ST_143 : Operation 1707 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i37 %shl_ln728_14, i37 %sext_ln703_15"   --->   Operation 1707 'add' 'add_ln1192_17' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1708 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_16 = mul i35 %sext_ln1118_18, i35 %zext_ln1116_11"   --->   Operation 1708 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_17, i32 16, i32 36"   --->   Operation 1709 'partselect' 'tmp_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_143 : Operation 1710 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_60, i16 0"   --->   Operation 1710 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_143 : Operation 1711 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_18)   --->   "%sext_ln703_16 = sext i35 %mul_ln1118_16"   --->   Operation 1711 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_143 : Operation 1712 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i37 %shl_ln728_15, i37 %sext_ln703_16"   --->   Operation 1712 'add' 'add_ln1192_18' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1713 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_17 = mul i35 %sext_ln1118_19, i35 %zext_ln1116_12"   --->   Operation 1713 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1714 [1/2] (0.79ns)   --->   "%layer_10_weights_V_11_load = load i5 %layer_10_weights_V_11_addr"   --->   Operation 1714 'load' 'layer_10_weights_V_11_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_143 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %layer_10_weights_V_11_load"   --->   Operation 1715 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_143 : Operation 1716 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %zext_ln1116_13"   --->   Operation 1716 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1717 [1/1] (0.00ns)   --->   "%layer_10_weights_V_12_addr = getelementptr i15 %layer_10_weights_V_12, i64 0, i64 %i_9_cast"   --->   Operation 1717 'getelementptr' 'layer_10_weights_V_12_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_143 : Operation 1718 [2/2] (0.79ns)   --->   "%layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr"   --->   Operation 1718 'load' 'layer_10_weights_V_12_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 144 <SV = 60> <Delay = 1.87>
ST_144 : Operation 1719 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i37 %shl_ln728_15, i37 %sext_ln703_16"   --->   Operation 1719 'add' 'add_ln1192_18' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1720 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_17 = mul i35 %sext_ln1118_19, i35 %zext_ln1116_12"   --->   Operation 1720 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_18, i32 16, i32 36"   --->   Operation 1721 'partselect' 'tmp_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_144 : Operation 1722 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_61, i16 0"   --->   Operation 1722 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_144 : Operation 1723 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%sext_ln703_17 = sext i35 %mul_ln1118_17"   --->   Operation 1723 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_144 : Operation 1724 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i37 %shl_ln728_16, i37 %sext_ln703_17"   --->   Operation 1724 'add' 'add_ln1192_19' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1725 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %zext_ln1116_13"   --->   Operation 1725 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1726 [1/2] (0.79ns)   --->   "%layer_10_weights_V_12_load = load i5 %layer_10_weights_V_12_addr"   --->   Operation 1726 'load' 'layer_10_weights_V_12_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_144 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i15 %layer_10_weights_V_12_load"   --->   Operation 1727 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_144 : Operation 1728 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_19 = mul i35 %sext_ln1118_21, i35 %zext_ln1116_14"   --->   Operation 1728 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1729 [1/1] (0.00ns)   --->   "%layer_10_weights_V_13_addr = getelementptr i16 %layer_10_weights_V_13, i64 0, i64 %i_9_cast"   --->   Operation 1729 'getelementptr' 'layer_10_weights_V_13_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_144 : Operation 1730 [2/2] (0.79ns)   --->   "%layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr"   --->   Operation 1730 'load' 'layer_10_weights_V_13_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 145 <SV = 61> <Delay = 1.87>
ST_145 : Operation 1731 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i37 %shl_ln728_16, i37 %sext_ln703_17"   --->   Operation 1731 'add' 'add_ln1192_19' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1732 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_18 = mul i36 %sext_ln1118_20, i36 %zext_ln1116_13"   --->   Operation 1732 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_19, i32 16, i32 36"   --->   Operation 1733 'partselect' 'tmp_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_145 : Operation 1734 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_62, i16 0"   --->   Operation 1734 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_145 : Operation 1735 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%sext_ln703_18 = sext i36 %mul_ln1118_18"   --->   Operation 1735 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_145 : Operation 1736 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i37 %shl_ln728_17, i37 %sext_ln703_18"   --->   Operation 1736 'add' 'add_ln1192_20' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1737 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_19 = mul i35 %sext_ln1118_21, i35 %zext_ln1116_14"   --->   Operation 1737 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1738 [1/2] (0.79ns)   --->   "%layer_10_weights_V_13_load = load i5 %layer_10_weights_V_13_addr"   --->   Operation 1738 'load' 'layer_10_weights_V_13_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_145 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %layer_10_weights_V_13_load"   --->   Operation 1739 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_145 : Operation 1740 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %zext_ln1116_15"   --->   Operation 1740 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1741 [1/1] (0.00ns)   --->   "%layer_10_weights_V_14_addr = getelementptr i16 %layer_10_weights_V_14, i64 0, i64 %i_9_cast"   --->   Operation 1741 'getelementptr' 'layer_10_weights_V_14_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_145 : Operation 1742 [2/2] (0.79ns)   --->   "%layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr"   --->   Operation 1742 'load' 'layer_10_weights_V_14_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 146 <SV = 62> <Delay = 1.87>
ST_146 : Operation 1743 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i37 %shl_ln728_17, i37 %sext_ln703_18"   --->   Operation 1743 'add' 'add_ln1192_20' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1744 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_19 = mul i35 %sext_ln1118_21, i35 %zext_ln1116_14"   --->   Operation 1744 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_20, i32 16, i32 36"   --->   Operation 1745 'partselect' 'tmp_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_146 : Operation 1746 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_63, i16 0"   --->   Operation 1746 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_146 : Operation 1747 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_21)   --->   "%sext_ln703_19 = sext i35 %mul_ln1118_19"   --->   Operation 1747 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_146 : Operation 1748 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i37 %shl_ln728_18, i37 %sext_ln703_19"   --->   Operation 1748 'add' 'add_ln1192_21' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1749 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %zext_ln1116_15"   --->   Operation 1749 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1750 [1/2] (0.79ns)   --->   "%layer_10_weights_V_14_load = load i5 %layer_10_weights_V_14_addr"   --->   Operation 1750 'load' 'layer_10_weights_V_14_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_146 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %layer_10_weights_V_14_load"   --->   Operation 1751 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_146 : Operation 1752 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %zext_ln1116_16"   --->   Operation 1752 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 1753 [1/1] (0.00ns)   --->   "%layer_10_weights_V_15_addr = getelementptr i16 %layer_10_weights_V_15, i64 0, i64 %i_9_cast"   --->   Operation 1753 'getelementptr' 'layer_10_weights_V_15_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_146 : Operation 1754 [2/2] (0.79ns)   --->   "%layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr"   --->   Operation 1754 'load' 'layer_10_weights_V_15_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 147 <SV = 63> <Delay = 1.87>
ST_147 : Operation 1755 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i37 %shl_ln728_18, i37 %sext_ln703_19"   --->   Operation 1755 'add' 'add_ln1192_21' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1756 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_20 = mul i36 %sext_ln1118_22, i36 %zext_ln1116_15"   --->   Operation 1756 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1757 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_21, i32 16, i32 36"   --->   Operation 1757 'partselect' 'tmp_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_147 : Operation 1758 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_64, i16 0"   --->   Operation 1758 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_147 : Operation 1759 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_22)   --->   "%sext_ln703_20 = sext i36 %mul_ln1118_20"   --->   Operation 1759 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_147 : Operation 1760 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i37 %shl_ln728_19, i37 %sext_ln703_20"   --->   Operation 1760 'add' 'add_ln1192_22' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1761 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %zext_ln1116_16"   --->   Operation 1761 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1762 [1/2] (0.79ns)   --->   "%layer_10_weights_V_15_load = load i5 %layer_10_weights_V_15_addr"   --->   Operation 1762 'load' 'layer_10_weights_V_15_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_147 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %layer_10_weights_V_15_load"   --->   Operation 1763 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_147 : Operation 1764 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %zext_ln1116_17"   --->   Operation 1764 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1765 [1/1] (0.00ns)   --->   "%layer_10_weights_V_16_addr = getelementptr i16 %layer_10_weights_V_16, i64 0, i64 %i_9_cast"   --->   Operation 1765 'getelementptr' 'layer_10_weights_V_16_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_147 : Operation 1766 [2/2] (0.79ns)   --->   "%layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr"   --->   Operation 1766 'load' 'layer_10_weights_V_16_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 148 <SV = 64> <Delay = 1.87>
ST_148 : Operation 1767 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i37 %shl_ln728_19, i37 %sext_ln703_20"   --->   Operation 1767 'add' 'add_ln1192_22' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 1768 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_21 = mul i36 %sext_ln1118_23, i36 %zext_ln1116_16"   --->   Operation 1768 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_22, i32 16, i32 36"   --->   Operation 1769 'partselect' 'tmp_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_148 : Operation 1770 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_65, i16 0"   --->   Operation 1770 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_148 : Operation 1771 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_23)   --->   "%sext_ln703_21 = sext i36 %mul_ln1118_21"   --->   Operation 1771 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_148 : Operation 1772 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i37 %shl_ln728_20, i37 %sext_ln703_21"   --->   Operation 1772 'add' 'add_ln1192_23' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 1773 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %zext_ln1116_17"   --->   Operation 1773 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 1774 [1/2] (0.79ns)   --->   "%layer_10_weights_V_16_load = load i5 %layer_10_weights_V_16_addr"   --->   Operation 1774 'load' 'layer_10_weights_V_16_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_148 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %layer_10_weights_V_16_load"   --->   Operation 1775 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_148 : Operation 1776 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %zext_ln1116_18"   --->   Operation 1776 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 1777 [1/1] (0.00ns)   --->   "%layer_10_weights_V_17_addr = getelementptr i15 %layer_10_weights_V_17, i64 0, i64 %i_9_cast"   --->   Operation 1777 'getelementptr' 'layer_10_weights_V_17_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_148 : Operation 1778 [2/2] (0.79ns)   --->   "%layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr"   --->   Operation 1778 'load' 'layer_10_weights_V_17_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 149 <SV = 65> <Delay = 1.87>
ST_149 : Operation 1779 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i37 %shl_ln728_20, i37 %sext_ln703_21"   --->   Operation 1779 'add' 'add_ln1192_23' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1780 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_22 = mul i36 %sext_ln1118_24, i36 %zext_ln1116_17"   --->   Operation 1780 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_23, i32 16, i32 36"   --->   Operation 1781 'partselect' 'tmp_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_149 : Operation 1782 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_66, i16 0"   --->   Operation 1782 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_149 : Operation 1783 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_24)   --->   "%sext_ln703_22 = sext i36 %mul_ln1118_22"   --->   Operation 1783 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_149 : Operation 1784 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i37 %shl_ln728_21, i37 %sext_ln703_22"   --->   Operation 1784 'add' 'add_ln1192_24' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1785 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %zext_ln1116_18"   --->   Operation 1785 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1786 [1/2] (0.79ns)   --->   "%layer_10_weights_V_17_load = load i5 %layer_10_weights_V_17_addr"   --->   Operation 1786 'load' 'layer_10_weights_V_17_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_149 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i15 %layer_10_weights_V_17_load"   --->   Operation 1787 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_149 : Operation 1788 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_24 = mul i35 %sext_ln1118_26, i35 %zext_ln1116_19"   --->   Operation 1788 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 1789 [1/1] (0.00ns)   --->   "%layer_10_weights_V_18_addr = getelementptr i15 %layer_10_weights_V_18, i64 0, i64 %i_9_cast"   --->   Operation 1789 'getelementptr' 'layer_10_weights_V_18_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_149 : Operation 1790 [2/2] (0.79ns)   --->   "%layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr"   --->   Operation 1790 'load' 'layer_10_weights_V_18_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 150 <SV = 66> <Delay = 1.87>
ST_150 : Operation 1791 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i37 %shl_ln728_21, i37 %sext_ln703_22"   --->   Operation 1791 'add' 'add_ln1192_24' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1792 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_23 = mul i36 %sext_ln1118_25, i36 %zext_ln1116_18"   --->   Operation 1792 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_24, i32 16, i32 36"   --->   Operation 1793 'partselect' 'tmp_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_150 : Operation 1794 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_67, i16 0"   --->   Operation 1794 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_150 : Operation 1795 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_25)   --->   "%sext_ln703_23 = sext i36 %mul_ln1118_23"   --->   Operation 1795 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_150 : Operation 1796 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i37 %shl_ln728_22, i37 %sext_ln703_23"   --->   Operation 1796 'add' 'add_ln1192_25' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1797 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_24 = mul i35 %sext_ln1118_26, i35 %zext_ln1116_19"   --->   Operation 1797 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1798 [1/2] (0.79ns)   --->   "%layer_10_weights_V_18_load = load i5 %layer_10_weights_V_18_addr"   --->   Operation 1798 'load' 'layer_10_weights_V_18_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_150 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i15 %layer_10_weights_V_18_load"   --->   Operation 1799 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_150 : Operation 1800 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_25 = mul i35 %sext_ln1118_27, i35 %zext_ln1116_20"   --->   Operation 1800 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 1801 [1/1] (0.00ns)   --->   "%layer_10_weights_V_19_addr = getelementptr i15 %layer_10_weights_V_19, i64 0, i64 %i_9_cast"   --->   Operation 1801 'getelementptr' 'layer_10_weights_V_19_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_150 : Operation 1802 [2/2] (0.79ns)   --->   "%layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr"   --->   Operation 1802 'load' 'layer_10_weights_V_19_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 151 <SV = 67> <Delay = 1.87>
ST_151 : Operation 1803 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i37 %shl_ln728_22, i37 %sext_ln703_23"   --->   Operation 1803 'add' 'add_ln1192_25' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1804 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_24 = mul i35 %sext_ln1118_26, i35 %zext_ln1116_19"   --->   Operation 1804 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_25, i32 16, i32 36"   --->   Operation 1805 'partselect' 'tmp_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_151 : Operation 1806 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_68, i16 0"   --->   Operation 1806 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_151 : Operation 1807 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%sext_ln703_24 = sext i35 %mul_ln1118_24"   --->   Operation 1807 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_151 : Operation 1808 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i37 %shl_ln728_23, i37 %sext_ln703_24"   --->   Operation 1808 'add' 'add_ln1192_26' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1809 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_25 = mul i35 %sext_ln1118_27, i35 %zext_ln1116_20"   --->   Operation 1809 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1810 [1/2] (0.79ns)   --->   "%layer_10_weights_V_19_load = load i5 %layer_10_weights_V_19_addr"   --->   Operation 1810 'load' 'layer_10_weights_V_19_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_151 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i15 %layer_10_weights_V_19_load"   --->   Operation 1811 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_151 : Operation 1812 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_26 = mul i35 %sext_ln1118_28, i35 %zext_ln1116_21"   --->   Operation 1812 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 1813 [1/1] (0.00ns)   --->   "%layer_10_weights_V_20_addr = getelementptr i15 %layer_10_weights_V_20, i64 0, i64 %i_9_cast"   --->   Operation 1813 'getelementptr' 'layer_10_weights_V_20_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_151 : Operation 1814 [2/2] (0.79ns)   --->   "%layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr"   --->   Operation 1814 'load' 'layer_10_weights_V_20_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 152 <SV = 68> <Delay = 1.87>
ST_152 : Operation 1815 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i37 %shl_ln728_23, i37 %sext_ln703_24"   --->   Operation 1815 'add' 'add_ln1192_26' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1816 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_25 = mul i35 %sext_ln1118_27, i35 %zext_ln1116_20"   --->   Operation 1816 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_26, i32 16, i32 36"   --->   Operation 1817 'partselect' 'tmp_69' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_152 : Operation 1818 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_69, i16 0"   --->   Operation 1818 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_152 : Operation 1819 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%sext_ln703_25 = sext i35 %mul_ln1118_25"   --->   Operation 1819 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_152 : Operation 1820 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i37 %shl_ln728_24, i37 %sext_ln703_25"   --->   Operation 1820 'add' 'add_ln1192_27' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1821 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_26 = mul i35 %sext_ln1118_28, i35 %zext_ln1116_21"   --->   Operation 1821 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1822 [1/2] (0.79ns)   --->   "%layer_10_weights_V_20_load = load i5 %layer_10_weights_V_20_addr"   --->   Operation 1822 'load' 'layer_10_weights_V_20_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_152 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i15 %layer_10_weights_V_20_load"   --->   Operation 1823 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_152 : Operation 1824 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_27 = mul i35 %sext_ln1118_29, i35 %zext_ln1116_22"   --->   Operation 1824 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 1825 [1/1] (0.00ns)   --->   "%layer_10_weights_V_21_addr = getelementptr i16 %layer_10_weights_V_21, i64 0, i64 %i_9_cast"   --->   Operation 1825 'getelementptr' 'layer_10_weights_V_21_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_152 : Operation 1826 [2/2] (0.79ns)   --->   "%layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr"   --->   Operation 1826 'load' 'layer_10_weights_V_21_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 153 <SV = 69> <Delay = 1.87>
ST_153 : Operation 1827 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i37 %shl_ln728_24, i37 %sext_ln703_25"   --->   Operation 1827 'add' 'add_ln1192_27' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1828 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_26 = mul i35 %sext_ln1118_28, i35 %zext_ln1116_21"   --->   Operation 1828 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_27, i32 16, i32 36"   --->   Operation 1829 'partselect' 'tmp_70' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_153 : Operation 1830 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_70, i16 0"   --->   Operation 1830 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_153 : Operation 1831 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_28)   --->   "%sext_ln703_26 = sext i35 %mul_ln1118_26"   --->   Operation 1831 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_153 : Operation 1832 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i37 %shl_ln728_25, i37 %sext_ln703_26"   --->   Operation 1832 'add' 'add_ln1192_28' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1833 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_27 = mul i35 %sext_ln1118_29, i35 %zext_ln1116_22"   --->   Operation 1833 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1834 [1/2] (0.79ns)   --->   "%layer_10_weights_V_21_load = load i5 %layer_10_weights_V_21_addr"   --->   Operation 1834 'load' 'layer_10_weights_V_21_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_153 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %layer_10_weights_V_21_load"   --->   Operation 1835 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_153 : Operation 1836 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_28 = mul i36 %sext_ln1118_30, i36 %zext_ln1116_23"   --->   Operation 1836 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 1837 [1/1] (0.00ns)   --->   "%layer_10_weights_V_22_addr = getelementptr i16 %layer_10_weights_V_22, i64 0, i64 %i_9_cast"   --->   Operation 1837 'getelementptr' 'layer_10_weights_V_22_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_153 : Operation 1838 [2/2] (0.79ns)   --->   "%layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr"   --->   Operation 1838 'load' 'layer_10_weights_V_22_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 154 <SV = 70> <Delay = 1.87>
ST_154 : Operation 1839 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i37 %shl_ln728_25, i37 %sext_ln703_26"   --->   Operation 1839 'add' 'add_ln1192_28' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1840 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_27 = mul i35 %sext_ln1118_29, i35 %zext_ln1116_22"   --->   Operation 1840 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_28, i32 16, i32 36"   --->   Operation 1841 'partselect' 'tmp_71' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_154 : Operation 1842 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_71, i16 0"   --->   Operation 1842 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_154 : Operation 1843 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_29)   --->   "%sext_ln703_27 = sext i35 %mul_ln1118_27"   --->   Operation 1843 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_154 : Operation 1844 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i37 %shl_ln728_26, i37 %sext_ln703_27"   --->   Operation 1844 'add' 'add_ln1192_29' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1845 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_28 = mul i36 %sext_ln1118_30, i36 %zext_ln1116_23"   --->   Operation 1845 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1846 [1/2] (0.79ns)   --->   "%layer_10_weights_V_22_load = load i5 %layer_10_weights_V_22_addr"   --->   Operation 1846 'load' 'layer_10_weights_V_22_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_154 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %layer_10_weights_V_22_load"   --->   Operation 1847 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_154 : Operation 1848 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_29 = mul i36 %sext_ln1118_31, i36 %zext_ln1116_24"   --->   Operation 1848 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 1849 [1/1] (0.00ns)   --->   "%layer_10_weights_V_23_addr = getelementptr i16 %layer_10_weights_V_23, i64 0, i64 %i_9_cast"   --->   Operation 1849 'getelementptr' 'layer_10_weights_V_23_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_154 : Operation 1850 [2/2] (0.79ns)   --->   "%layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr"   --->   Operation 1850 'load' 'layer_10_weights_V_23_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 155 <SV = 71> <Delay = 1.87>
ST_155 : Operation 1851 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i37 %shl_ln728_26, i37 %sext_ln703_27"   --->   Operation 1851 'add' 'add_ln1192_29' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1852 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_28 = mul i36 %sext_ln1118_30, i36 %zext_ln1116_23"   --->   Operation 1852 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_29, i32 16, i32 36"   --->   Operation 1853 'partselect' 'tmp_72' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_155 : Operation 1854 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_72, i16 0"   --->   Operation 1854 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_155 : Operation 1855 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_30)   --->   "%sext_ln703_28 = sext i36 %mul_ln1118_28"   --->   Operation 1855 'sext' 'sext_ln703_28' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_155 : Operation 1856 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i37 %shl_ln728_27, i37 %sext_ln703_28"   --->   Operation 1856 'add' 'add_ln1192_30' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1857 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_29 = mul i36 %sext_ln1118_31, i36 %zext_ln1116_24"   --->   Operation 1857 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1858 [1/2] (0.79ns)   --->   "%layer_10_weights_V_23_load = load i5 %layer_10_weights_V_23_addr"   --->   Operation 1858 'load' 'layer_10_weights_V_23_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_155 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i16 %layer_10_weights_V_23_load"   --->   Operation 1859 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_155 : Operation 1860 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_30 = mul i36 %sext_ln1118_32, i36 %zext_ln1116_25"   --->   Operation 1860 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1861 [1/1] (0.00ns)   --->   "%layer_10_weights_V_24_addr = getelementptr i16 %layer_10_weights_V_24, i64 0, i64 %i_9_cast"   --->   Operation 1861 'getelementptr' 'layer_10_weights_V_24_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_155 : Operation 1862 [2/2] (0.79ns)   --->   "%layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr"   --->   Operation 1862 'load' 'layer_10_weights_V_24_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 156 <SV = 72> <Delay = 1.87>
ST_156 : Operation 1863 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i37 %shl_ln728_27, i37 %sext_ln703_28"   --->   Operation 1863 'add' 'add_ln1192_30' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1864 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_29 = mul i36 %sext_ln1118_31, i36 %zext_ln1116_24"   --->   Operation 1864 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_30, i32 16, i32 36"   --->   Operation 1865 'partselect' 'tmp_73' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_156 : Operation 1866 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_73, i16 0"   --->   Operation 1866 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_156 : Operation 1867 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_31)   --->   "%sext_ln703_29 = sext i36 %mul_ln1118_29"   --->   Operation 1867 'sext' 'sext_ln703_29' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_156 : Operation 1868 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i37 %shl_ln728_28, i37 %sext_ln703_29"   --->   Operation 1868 'add' 'add_ln1192_31' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1869 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_30 = mul i36 %sext_ln1118_32, i36 %zext_ln1116_25"   --->   Operation 1869 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1870 [1/2] (0.79ns)   --->   "%layer_10_weights_V_24_load = load i5 %layer_10_weights_V_24_addr"   --->   Operation 1870 'load' 'layer_10_weights_V_24_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_156 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i16 %layer_10_weights_V_24_load"   --->   Operation 1871 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_156 : Operation 1872 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_31 = mul i36 %sext_ln1118_33, i36 %zext_ln1116_26"   --->   Operation 1872 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1873 [1/1] (0.00ns)   --->   "%layer_10_weights_V_25_addr = getelementptr i16 %layer_10_weights_V_25, i64 0, i64 %i_9_cast"   --->   Operation 1873 'getelementptr' 'layer_10_weights_V_25_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_156 : Operation 1874 [2/2] (0.79ns)   --->   "%layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr"   --->   Operation 1874 'load' 'layer_10_weights_V_25_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 157 <SV = 73> <Delay = 1.87>
ST_157 : Operation 1875 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i37 %shl_ln728_28, i37 %sext_ln703_29"   --->   Operation 1875 'add' 'add_ln1192_31' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1876 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_30 = mul i36 %sext_ln1118_32, i36 %zext_ln1116_25"   --->   Operation 1876 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_31, i32 16, i32 36"   --->   Operation 1877 'partselect' 'tmp_74' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_157 : Operation 1878 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_74, i16 0"   --->   Operation 1878 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_157 : Operation 1879 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_32)   --->   "%sext_ln703_30 = sext i36 %mul_ln1118_30"   --->   Operation 1879 'sext' 'sext_ln703_30' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_157 : Operation 1880 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i37 %shl_ln728_29, i37 %sext_ln703_30"   --->   Operation 1880 'add' 'add_ln1192_32' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1881 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_31 = mul i36 %sext_ln1118_33, i36 %zext_ln1116_26"   --->   Operation 1881 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1882 [1/2] (0.79ns)   --->   "%layer_10_weights_V_25_load = load i5 %layer_10_weights_V_25_addr"   --->   Operation 1882 'load' 'layer_10_weights_V_25_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_157 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %layer_10_weights_V_25_load"   --->   Operation 1883 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_157 : Operation 1884 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_32 = mul i36 %sext_ln1118_34, i36 %zext_ln1116_27"   --->   Operation 1884 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 1885 [1/1] (0.00ns)   --->   "%layer_10_weights_V_26_addr = getelementptr i15 %layer_10_weights_V_26, i64 0, i64 %i_9_cast"   --->   Operation 1885 'getelementptr' 'layer_10_weights_V_26_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_157 : Operation 1886 [2/2] (0.79ns)   --->   "%layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr"   --->   Operation 1886 'load' 'layer_10_weights_V_26_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 158 <SV = 74> <Delay = 1.87>
ST_158 : Operation 1887 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i37 %shl_ln728_29, i37 %sext_ln703_30"   --->   Operation 1887 'add' 'add_ln1192_32' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1888 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_31 = mul i36 %sext_ln1118_33, i36 %zext_ln1116_26"   --->   Operation 1888 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_32, i32 16, i32 36"   --->   Operation 1889 'partselect' 'tmp_75' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_158 : Operation 1890 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_75, i16 0"   --->   Operation 1890 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_158 : Operation 1891 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%sext_ln703_31 = sext i36 %mul_ln1118_31"   --->   Operation 1891 'sext' 'sext_ln703_31' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_158 : Operation 1892 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i37 %shl_ln728_30, i37 %sext_ln703_31"   --->   Operation 1892 'add' 'add_ln1192_33' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1893 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_32 = mul i36 %sext_ln1118_34, i36 %zext_ln1116_27"   --->   Operation 1893 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1894 [1/2] (0.79ns)   --->   "%layer_10_weights_V_26_load = load i5 %layer_10_weights_V_26_addr"   --->   Operation 1894 'load' 'layer_10_weights_V_26_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_158 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i15 %layer_10_weights_V_26_load"   --->   Operation 1895 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_158 : Operation 1896 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_33 = mul i35 %sext_ln1118_35, i35 %zext_ln1116_28"   --->   Operation 1896 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1897 [1/1] (0.00ns)   --->   "%layer_10_weights_V_27_addr = getelementptr i15 %layer_10_weights_V_27, i64 0, i64 %i_9_cast"   --->   Operation 1897 'getelementptr' 'layer_10_weights_V_27_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_158 : Operation 1898 [2/2] (0.79ns)   --->   "%layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr"   --->   Operation 1898 'load' 'layer_10_weights_V_27_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 159 <SV = 75> <Delay = 1.87>
ST_159 : Operation 1899 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i37 %shl_ln728_30, i37 %sext_ln703_31"   --->   Operation 1899 'add' 'add_ln1192_33' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1900 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_32 = mul i36 %sext_ln1118_34, i36 %zext_ln1116_27"   --->   Operation 1900 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_33, i32 16, i32 36"   --->   Operation 1901 'partselect' 'tmp_76' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_159 : Operation 1902 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_76, i16 0"   --->   Operation 1902 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_159 : Operation 1903 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%sext_ln703_32 = sext i36 %mul_ln1118_32"   --->   Operation 1903 'sext' 'sext_ln703_32' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_159 : Operation 1904 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i37 %shl_ln728_31, i37 %sext_ln703_32"   --->   Operation 1904 'add' 'add_ln1192_34' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1905 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_33 = mul i35 %sext_ln1118_35, i35 %zext_ln1116_28"   --->   Operation 1905 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1906 [1/2] (0.79ns)   --->   "%layer_10_weights_V_27_load = load i5 %layer_10_weights_V_27_addr"   --->   Operation 1906 'load' 'layer_10_weights_V_27_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_159 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i15 %layer_10_weights_V_27_load"   --->   Operation 1907 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_159 : Operation 1908 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_34 = mul i35 %sext_ln1118_36, i35 %zext_ln1116_29"   --->   Operation 1908 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1909 [1/1] (0.00ns)   --->   "%layer_10_weights_V_28_addr = getelementptr i15 %layer_10_weights_V_28, i64 0, i64 %i_9_cast"   --->   Operation 1909 'getelementptr' 'layer_10_weights_V_28_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_159 : Operation 1910 [2/2] (0.79ns)   --->   "%layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr"   --->   Operation 1910 'load' 'layer_10_weights_V_28_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 160 <SV = 76> <Delay = 1.87>
ST_160 : Operation 1911 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i37 %shl_ln728_31, i37 %sext_ln703_32"   --->   Operation 1911 'add' 'add_ln1192_34' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 1912 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_33 = mul i35 %sext_ln1118_35, i35 %zext_ln1116_28"   --->   Operation 1912 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_34, i32 16, i32 36"   --->   Operation 1913 'partselect' 'tmp_77' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_160 : Operation 1914 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_77, i16 0"   --->   Operation 1914 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_160 : Operation 1915 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_35)   --->   "%sext_ln703_33 = sext i35 %mul_ln1118_33"   --->   Operation 1915 'sext' 'sext_ln703_33' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_160 : Operation 1916 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i37 %shl_ln728_32, i37 %sext_ln703_33"   --->   Operation 1916 'add' 'add_ln1192_35' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 1917 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_34 = mul i35 %sext_ln1118_36, i35 %zext_ln1116_29"   --->   Operation 1917 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 1918 [1/2] (0.79ns)   --->   "%layer_10_weights_V_28_load = load i5 %layer_10_weights_V_28_addr"   --->   Operation 1918 'load' 'layer_10_weights_V_28_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_160 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i15 %layer_10_weights_V_28_load"   --->   Operation 1919 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_160 : Operation 1920 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_35 = mul i35 %sext_ln1118_37, i35 %zext_ln1116_30"   --->   Operation 1920 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 1921 [1/1] (0.00ns)   --->   "%layer_10_weights_V_29_addr = getelementptr i15 %layer_10_weights_V_29, i64 0, i64 %i_9_cast"   --->   Operation 1921 'getelementptr' 'layer_10_weights_V_29_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_160 : Operation 1922 [2/2] (0.79ns)   --->   "%layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr"   --->   Operation 1922 'load' 'layer_10_weights_V_29_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 161 <SV = 77> <Delay = 1.87>
ST_161 : Operation 1923 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i37 %shl_ln728_32, i37 %sext_ln703_33"   --->   Operation 1923 'add' 'add_ln1192_35' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1924 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_34 = mul i35 %sext_ln1118_36, i35 %zext_ln1116_29"   --->   Operation 1924 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_35, i32 16, i32 36"   --->   Operation 1925 'partselect' 'tmp_78' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_161 : Operation 1926 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_78, i16 0"   --->   Operation 1926 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_161 : Operation 1927 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_36)   --->   "%sext_ln703_34 = sext i35 %mul_ln1118_34"   --->   Operation 1927 'sext' 'sext_ln703_34' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_161 : Operation 1928 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i37 %shl_ln728_33, i37 %sext_ln703_34"   --->   Operation 1928 'add' 'add_ln1192_36' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1929 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_35 = mul i35 %sext_ln1118_37, i35 %zext_ln1116_30"   --->   Operation 1929 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1930 [1/2] (0.79ns)   --->   "%layer_10_weights_V_29_load = load i5 %layer_10_weights_V_29_addr"   --->   Operation 1930 'load' 'layer_10_weights_V_29_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_161 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i15 %layer_10_weights_V_29_load"   --->   Operation 1931 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_161 : Operation 1932 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_36 = mul i35 %sext_ln1118_38, i35 %zext_ln1116_31"   --->   Operation 1932 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1933 [1/1] (0.00ns)   --->   "%layer_10_weights_V_30_addr = getelementptr i15 %layer_10_weights_V_30, i64 0, i64 %i_9_cast"   --->   Operation 1933 'getelementptr' 'layer_10_weights_V_30_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_161 : Operation 1934 [2/2] (0.79ns)   --->   "%layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr"   --->   Operation 1934 'load' 'layer_10_weights_V_30_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 162 <SV = 78> <Delay = 1.87>
ST_162 : Operation 1935 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i37 %shl_ln728_33, i37 %sext_ln703_34"   --->   Operation 1935 'add' 'add_ln1192_36' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1936 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_35 = mul i35 %sext_ln1118_37, i35 %zext_ln1116_30"   --->   Operation 1936 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1937 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_36, i32 16, i32 36"   --->   Operation 1937 'partselect' 'tmp_79' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_162 : Operation 1938 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_79, i16 0"   --->   Operation 1938 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_162 : Operation 1939 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_37)   --->   "%sext_ln703_35 = sext i35 %mul_ln1118_35"   --->   Operation 1939 'sext' 'sext_ln703_35' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_162 : Operation 1940 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i37 %shl_ln728_34, i37 %sext_ln703_35"   --->   Operation 1940 'add' 'add_ln1192_37' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1941 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_36 = mul i35 %sext_ln1118_38, i35 %zext_ln1116_31"   --->   Operation 1941 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1942 [1/2] (0.79ns)   --->   "%layer_10_weights_V_30_load = load i5 %layer_10_weights_V_30_addr"   --->   Operation 1942 'load' 'layer_10_weights_V_30_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_162 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i15 %layer_10_weights_V_30_load"   --->   Operation 1943 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_162 : Operation 1944 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_37 = mul i35 %sext_ln1118_39, i35 %zext_ln1116_32"   --->   Operation 1944 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1945 [1/1] (0.00ns)   --->   "%layer_10_weights_V_31_addr = getelementptr i17 %layer_10_weights_V_31, i64 0, i64 %i_9_cast"   --->   Operation 1945 'getelementptr' 'layer_10_weights_V_31_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_162 : Operation 1946 [2/2] (0.79ns)   --->   "%layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr"   --->   Operation 1946 'load' 'layer_10_weights_V_31_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>

State 163 <SV = 79> <Delay = 1.87>
ST_163 : Operation 1947 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i37 %shl_ln728_34, i37 %sext_ln703_35"   --->   Operation 1947 'add' 'add_ln1192_37' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1948 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_36 = mul i35 %sext_ln1118_38, i35 %zext_ln1116_31"   --->   Operation 1948 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_37, i32 16, i32 36"   --->   Operation 1949 'partselect' 'tmp_80' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_163 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_80, i16 0"   --->   Operation 1950 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_163 : Operation 1951 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_38)   --->   "%sext_ln703_36 = sext i35 %mul_ln1118_36"   --->   Operation 1951 'sext' 'sext_ln703_36' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_163 : Operation 1952 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i37 %shl_ln728_35, i37 %sext_ln703_36"   --->   Operation 1952 'add' 'add_ln1192_38' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1953 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_37 = mul i35 %sext_ln1118_39, i35 %zext_ln1116_32"   --->   Operation 1953 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1954 [1/2] (0.79ns)   --->   "%layer_10_weights_V_31_load = load i5 %layer_10_weights_V_31_addr"   --->   Operation 1954 'load' 'layer_10_weights_V_31_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_163 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i17 %layer_10_weights_V_31_load"   --->   Operation 1955 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_163 : Operation 1956 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln703_2 = mul i37 %sext_ln1118_40, i37 %zext_ln1116_33"   --->   Operation 1956 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1957 [1/1] (0.00ns)   --->   "%layer_10_weights_V_32_addr = getelementptr i16 %layer_10_weights_V_32, i64 0, i64 %i_9_cast"   --->   Operation 1957 'getelementptr' 'layer_10_weights_V_32_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_163 : Operation 1958 [2/2] (0.79ns)   --->   "%layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr"   --->   Operation 1958 'load' 'layer_10_weights_V_32_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 164 <SV = 80> <Delay = 1.87>
ST_164 : Operation 1959 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i37 %shl_ln728_35, i37 %sext_ln703_36"   --->   Operation 1959 'add' 'add_ln1192_38' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1960 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_37 = mul i35 %sext_ln1118_39, i35 %zext_ln1116_32"   --->   Operation 1960 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_38, i32 16, i32 36"   --->   Operation 1961 'partselect' 'tmp_81' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_164 : Operation 1962 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_81, i16 0"   --->   Operation 1962 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_164 : Operation 1963 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_39)   --->   "%sext_ln703_37 = sext i35 %mul_ln1118_37"   --->   Operation 1963 'sext' 'sext_ln703_37' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_164 : Operation 1964 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i37 %shl_ln728_36, i37 %sext_ln703_37"   --->   Operation 1964 'add' 'add_ln1192_39' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1965 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln703_2 = mul i37 %sext_ln1118_40, i37 %zext_ln1116_33"   --->   Operation 1965 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1966 [1/2] (0.79ns)   --->   "%layer_10_weights_V_32_load = load i5 %layer_10_weights_V_32_addr"   --->   Operation 1966 'load' 'layer_10_weights_V_32_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_164 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i16 %layer_10_weights_V_32_load"   --->   Operation 1967 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_164 : Operation 1968 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_38 = mul i36 %sext_ln1118_41, i36 %zext_ln1116_34"   --->   Operation 1968 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1969 [1/1] (0.00ns)   --->   "%layer_10_weights_V_33_addr = getelementptr i15 %layer_10_weights_V_33, i64 0, i64 %i_9_cast"   --->   Operation 1969 'getelementptr' 'layer_10_weights_V_33_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_164 : Operation 1970 [2/2] (0.79ns)   --->   "%layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr"   --->   Operation 1970 'load' 'layer_10_weights_V_33_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 165 <SV = 81> <Delay = 1.87>
ST_165 : Operation 1971 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i37 %shl_ln728_36, i37 %sext_ln703_37"   --->   Operation 1971 'add' 'add_ln1192_39' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1972 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln703_2 = mul i37 %sext_ln1118_40, i37 %zext_ln1116_33"   --->   Operation 1972 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_39, i32 16, i32 36"   --->   Operation 1973 'partselect' 'tmp_82' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_165 : Operation 1974 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_82, i16 0"   --->   Operation 1974 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_165 : Operation 1975 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i37 %shl_ln728_37, i37 %mul_ln703_2"   --->   Operation 1975 'add' 'add_ln1192_40' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1976 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_38 = mul i36 %sext_ln1118_41, i36 %zext_ln1116_34"   --->   Operation 1976 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1977 [1/2] (0.79ns)   --->   "%layer_10_weights_V_33_load = load i5 %layer_10_weights_V_33_addr"   --->   Operation 1977 'load' 'layer_10_weights_V_33_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_165 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i15 %layer_10_weights_V_33_load"   --->   Operation 1978 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_165 : Operation 1979 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_39 = mul i35 %sext_ln1118_42, i35 %zext_ln1116_35"   --->   Operation 1979 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1980 [1/1] (0.00ns)   --->   "%layer_10_weights_V_34_addr = getelementptr i15 %layer_10_weights_V_34, i64 0, i64 %i_9_cast"   --->   Operation 1980 'getelementptr' 'layer_10_weights_V_34_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_165 : Operation 1981 [2/2] (0.79ns)   --->   "%layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr"   --->   Operation 1981 'load' 'layer_10_weights_V_34_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 166 <SV = 82> <Delay = 1.87>
ST_166 : Operation 1982 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i37 %shl_ln728_37, i37 %mul_ln703_2"   --->   Operation 1982 'add' 'add_ln1192_40' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1983 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_38 = mul i36 %sext_ln1118_41, i36 %zext_ln1116_34"   --->   Operation 1983 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_40, i32 16, i32 36"   --->   Operation 1984 'partselect' 'tmp_83' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_166 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_83, i16 0"   --->   Operation 1985 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_166 : Operation 1986 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%sext_ln703_38 = sext i36 %mul_ln1118_38"   --->   Operation 1986 'sext' 'sext_ln703_38' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_166 : Operation 1987 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i37 %shl_ln728_38, i37 %sext_ln703_38"   --->   Operation 1987 'add' 'add_ln1192_41' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1988 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_39 = mul i35 %sext_ln1118_42, i35 %zext_ln1116_35"   --->   Operation 1988 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1989 [1/2] (0.79ns)   --->   "%layer_10_weights_V_34_load = load i5 %layer_10_weights_V_34_addr"   --->   Operation 1989 'load' 'layer_10_weights_V_34_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_166 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i15 %layer_10_weights_V_34_load"   --->   Operation 1990 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_166 : Operation 1991 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_40 = mul i35 %sext_ln1118_43, i35 %zext_ln1116_36"   --->   Operation 1991 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1992 [1/1] (0.00ns)   --->   "%layer_10_weights_V_35_addr = getelementptr i16 %layer_10_weights_V_35, i64 0, i64 %i_9_cast"   --->   Operation 1992 'getelementptr' 'layer_10_weights_V_35_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_166 : Operation 1993 [2/2] (0.79ns)   --->   "%layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr"   --->   Operation 1993 'load' 'layer_10_weights_V_35_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 167 <SV = 83> <Delay = 1.87>
ST_167 : Operation 1994 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i37 %shl_ln728_38, i37 %sext_ln703_38"   --->   Operation 1994 'add' 'add_ln1192_41' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1995 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_39 = mul i35 %sext_ln1118_42, i35 %zext_ln1116_35"   --->   Operation 1995 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_41, i32 16, i32 36"   --->   Operation 1996 'partselect' 'tmp_84' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_167 : Operation 1997 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_84, i16 0"   --->   Operation 1997 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_167 : Operation 1998 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_42)   --->   "%sext_ln703_39 = sext i35 %mul_ln1118_39"   --->   Operation 1998 'sext' 'sext_ln703_39' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_167 : Operation 1999 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i37 %shl_ln728_39, i37 %sext_ln703_39"   --->   Operation 1999 'add' 'add_ln1192_42' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2000 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_40 = mul i35 %sext_ln1118_43, i35 %zext_ln1116_36"   --->   Operation 2000 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2001 [1/2] (0.79ns)   --->   "%layer_10_weights_V_35_load = load i5 %layer_10_weights_V_35_addr"   --->   Operation 2001 'load' 'layer_10_weights_V_35_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_167 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i16 %layer_10_weights_V_35_load"   --->   Operation 2002 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_167 : Operation 2003 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_41 = mul i36 %sext_ln1118_44, i36 %zext_ln1116_37"   --->   Operation 2003 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 2004 [1/1] (0.00ns)   --->   "%layer_10_weights_V_36_addr = getelementptr i15 %layer_10_weights_V_36, i64 0, i64 %i_9_cast"   --->   Operation 2004 'getelementptr' 'layer_10_weights_V_36_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_167 : Operation 2005 [2/2] (0.79ns)   --->   "%layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr"   --->   Operation 2005 'load' 'layer_10_weights_V_36_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 168 <SV = 84> <Delay = 1.87>
ST_168 : Operation 2006 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i37 %shl_ln728_39, i37 %sext_ln703_39"   --->   Operation 2006 'add' 'add_ln1192_42' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2007 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_40 = mul i35 %sext_ln1118_43, i35 %zext_ln1116_36"   --->   Operation 2007 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_42, i32 16, i32 36"   --->   Operation 2008 'partselect' 'tmp_85' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_168 : Operation 2009 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_85, i16 0"   --->   Operation 2009 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_168 : Operation 2010 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_43)   --->   "%sext_ln703_40 = sext i35 %mul_ln1118_40"   --->   Operation 2010 'sext' 'sext_ln703_40' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_168 : Operation 2011 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i37 %shl_ln728_40, i37 %sext_ln703_40"   --->   Operation 2011 'add' 'add_ln1192_43' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2012 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_41 = mul i36 %sext_ln1118_44, i36 %zext_ln1116_37"   --->   Operation 2012 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2013 [1/2] (0.79ns)   --->   "%layer_10_weights_V_36_load = load i5 %layer_10_weights_V_36_addr"   --->   Operation 2013 'load' 'layer_10_weights_V_36_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_168 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i15 %layer_10_weights_V_36_load"   --->   Operation 2014 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_168 : Operation 2015 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_42 = mul i35 %sext_ln1118_45, i35 %zext_ln1116_38"   --->   Operation 2015 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 2016 [1/1] (0.00ns)   --->   "%layer_10_weights_V_37_addr = getelementptr i16 %layer_10_weights_V_37, i64 0, i64 %i_9_cast"   --->   Operation 2016 'getelementptr' 'layer_10_weights_V_37_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_168 : Operation 2017 [2/2] (0.79ns)   --->   "%layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr"   --->   Operation 2017 'load' 'layer_10_weights_V_37_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 169 <SV = 85> <Delay = 1.87>
ST_169 : Operation 2018 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i37 %shl_ln728_40, i37 %sext_ln703_40"   --->   Operation 2018 'add' 'add_ln1192_43' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2019 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_41 = mul i36 %sext_ln1118_44, i36 %zext_ln1116_37"   --->   Operation 2019 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_43, i32 16, i32 36"   --->   Operation 2020 'partselect' 'tmp_86' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_169 : Operation 2021 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_86, i16 0"   --->   Operation 2021 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_169 : Operation 2022 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_44)   --->   "%sext_ln703_41 = sext i36 %mul_ln1118_41"   --->   Operation 2022 'sext' 'sext_ln703_41' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_169 : Operation 2023 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i37 %shl_ln728_41, i37 %sext_ln703_41"   --->   Operation 2023 'add' 'add_ln1192_44' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2024 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_42 = mul i35 %sext_ln1118_45, i35 %zext_ln1116_38"   --->   Operation 2024 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2025 [1/2] (0.79ns)   --->   "%layer_10_weights_V_37_load = load i5 %layer_10_weights_V_37_addr"   --->   Operation 2025 'load' 'layer_10_weights_V_37_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_169 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %layer_10_weights_V_37_load"   --->   Operation 2026 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_169 : Operation 2027 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_43 = mul i36 %sext_ln1118_46, i36 %zext_ln1116_39"   --->   Operation 2027 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 2028 [1/1] (0.00ns)   --->   "%layer_10_weights_V_38_addr = getelementptr i16 %layer_10_weights_V_38, i64 0, i64 %i_9_cast"   --->   Operation 2028 'getelementptr' 'layer_10_weights_V_38_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_169 : Operation 2029 [2/2] (0.79ns)   --->   "%layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr"   --->   Operation 2029 'load' 'layer_10_weights_V_38_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 170 <SV = 86> <Delay = 1.87>
ST_170 : Operation 2030 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i37 %shl_ln728_41, i37 %sext_ln703_41"   --->   Operation 2030 'add' 'add_ln1192_44' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2031 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_42 = mul i35 %sext_ln1118_45, i35 %zext_ln1116_38"   --->   Operation 2031 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_44, i32 16, i32 36"   --->   Operation 2032 'partselect' 'tmp_87' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_170 : Operation 2033 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_87, i16 0"   --->   Operation 2033 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_170 : Operation 2034 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_45)   --->   "%sext_ln703_42 = sext i35 %mul_ln1118_42"   --->   Operation 2034 'sext' 'sext_ln703_42' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_170 : Operation 2035 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i37 %shl_ln728_42, i37 %sext_ln703_42"   --->   Operation 2035 'add' 'add_ln1192_45' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2036 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_43 = mul i36 %sext_ln1118_46, i36 %zext_ln1116_39"   --->   Operation 2036 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2037 [1/2] (0.79ns)   --->   "%layer_10_weights_V_38_load = load i5 %layer_10_weights_V_38_addr"   --->   Operation 2037 'load' 'layer_10_weights_V_38_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_170 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i16 %layer_10_weights_V_38_load"   --->   Operation 2038 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_170 : Operation 2039 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_44 = mul i36 %sext_ln1118_47, i36 %zext_ln1116_40"   --->   Operation 2039 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2040 [1/1] (0.00ns)   --->   "%layer_10_weights_V_39_addr = getelementptr i15 %layer_10_weights_V_39, i64 0, i64 %i_9_cast"   --->   Operation 2040 'getelementptr' 'layer_10_weights_V_39_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_170 : Operation 2041 [2/2] (0.79ns)   --->   "%layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr"   --->   Operation 2041 'load' 'layer_10_weights_V_39_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 171 <SV = 87> <Delay = 1.87>
ST_171 : Operation 2042 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i37 %shl_ln728_42, i37 %sext_ln703_42"   --->   Operation 2042 'add' 'add_ln1192_45' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2043 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_43 = mul i36 %sext_ln1118_46, i36 %zext_ln1116_39"   --->   Operation 2043 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_45, i32 16, i32 36"   --->   Operation 2044 'partselect' 'tmp_88' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_171 : Operation 2045 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_88, i16 0"   --->   Operation 2045 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_171 : Operation 2046 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_46)   --->   "%sext_ln703_43 = sext i36 %mul_ln1118_43"   --->   Operation 2046 'sext' 'sext_ln703_43' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_171 : Operation 2047 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i37 %shl_ln728_43, i37 %sext_ln703_43"   --->   Operation 2047 'add' 'add_ln1192_46' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2048 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_44 = mul i36 %sext_ln1118_47, i36 %zext_ln1116_40"   --->   Operation 2048 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2049 [1/2] (0.79ns)   --->   "%layer_10_weights_V_39_load = load i5 %layer_10_weights_V_39_addr"   --->   Operation 2049 'load' 'layer_10_weights_V_39_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_171 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i15 %layer_10_weights_V_39_load"   --->   Operation 2050 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_171 : Operation 2051 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_45 = mul i35 %sext_ln1118_48, i35 %zext_ln1116_41"   --->   Operation 2051 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 2052 [1/1] (0.00ns)   --->   "%layer_10_weights_V_40_addr = getelementptr i16 %layer_10_weights_V_40, i64 0, i64 %i_9_cast"   --->   Operation 2052 'getelementptr' 'layer_10_weights_V_40_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_171 : Operation 2053 [2/2] (0.79ns)   --->   "%layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr"   --->   Operation 2053 'load' 'layer_10_weights_V_40_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 172 <SV = 88> <Delay = 1.87>
ST_172 : Operation 2054 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i37 %shl_ln728_43, i37 %sext_ln703_43"   --->   Operation 2054 'add' 'add_ln1192_46' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2055 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_44 = mul i36 %sext_ln1118_47, i36 %zext_ln1116_40"   --->   Operation 2055 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_46, i32 16, i32 36"   --->   Operation 2056 'partselect' 'tmp_89' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_172 : Operation 2057 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_89, i16 0"   --->   Operation 2057 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_172 : Operation 2058 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%sext_ln703_44 = sext i36 %mul_ln1118_44"   --->   Operation 2058 'sext' 'sext_ln703_44' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_172 : Operation 2059 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i37 %shl_ln728_44, i37 %sext_ln703_44"   --->   Operation 2059 'add' 'add_ln1192_47' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2060 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_45 = mul i35 %sext_ln1118_48, i35 %zext_ln1116_41"   --->   Operation 2060 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2061 [1/2] (0.79ns)   --->   "%layer_10_weights_V_40_load = load i5 %layer_10_weights_V_40_addr"   --->   Operation 2061 'load' 'layer_10_weights_V_40_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_172 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i16 %layer_10_weights_V_40_load"   --->   Operation 2062 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_172 : Operation 2063 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_46 = mul i36 %sext_ln1118_49, i36 %zext_ln1116_42"   --->   Operation 2063 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 2064 [1/1] (0.00ns)   --->   "%layer_10_weights_V_41_addr = getelementptr i16 %layer_10_weights_V_41, i64 0, i64 %i_9_cast"   --->   Operation 2064 'getelementptr' 'layer_10_weights_V_41_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_172 : Operation 2065 [2/2] (0.79ns)   --->   "%layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr"   --->   Operation 2065 'load' 'layer_10_weights_V_41_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 173 <SV = 89> <Delay = 1.87>
ST_173 : Operation 2066 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i37 %shl_ln728_44, i37 %sext_ln703_44"   --->   Operation 2066 'add' 'add_ln1192_47' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 2067 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_45 = mul i35 %sext_ln1118_48, i35 %zext_ln1116_41"   --->   Operation 2067 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_47, i32 16, i32 36"   --->   Operation 2068 'partselect' 'tmp_90' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_173 : Operation 2069 [1/1] (0.00ns)   --->   "%shl_ln728_45 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_90, i16 0"   --->   Operation 2069 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_173 : Operation 2070 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%sext_ln703_45 = sext i35 %mul_ln1118_45"   --->   Operation 2070 'sext' 'sext_ln703_45' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_173 : Operation 2071 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i37 %shl_ln728_45, i37 %sext_ln703_45"   --->   Operation 2071 'add' 'add_ln1192_48' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 2072 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_46 = mul i36 %sext_ln1118_49, i36 %zext_ln1116_42"   --->   Operation 2072 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 2073 [1/2] (0.79ns)   --->   "%layer_10_weights_V_41_load = load i5 %layer_10_weights_V_41_addr"   --->   Operation 2073 'load' 'layer_10_weights_V_41_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_173 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i16 %layer_10_weights_V_41_load"   --->   Operation 2074 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_173 : Operation 2075 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_47 = mul i36 %sext_ln1118_50, i36 %zext_ln1116_43"   --->   Operation 2075 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 2076 [1/1] (0.00ns)   --->   "%layer_10_weights_V_42_addr = getelementptr i15 %layer_10_weights_V_42, i64 0, i64 %i_9_cast"   --->   Operation 2076 'getelementptr' 'layer_10_weights_V_42_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_173 : Operation 2077 [2/2] (0.79ns)   --->   "%layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr"   --->   Operation 2077 'load' 'layer_10_weights_V_42_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 174 <SV = 90> <Delay = 1.87>
ST_174 : Operation 2078 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i37 %shl_ln728_45, i37 %sext_ln703_45"   --->   Operation 2078 'add' 'add_ln1192_48' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2079 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_46 = mul i36 %sext_ln1118_49, i36 %zext_ln1116_42"   --->   Operation 2079 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_48, i32 16, i32 36"   --->   Operation 2080 'partselect' 'tmp_91' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_174 : Operation 2081 [1/1] (0.00ns)   --->   "%shl_ln728_46 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_91, i16 0"   --->   Operation 2081 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_174 : Operation 2082 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_49)   --->   "%sext_ln703_46 = sext i36 %mul_ln1118_46"   --->   Operation 2082 'sext' 'sext_ln703_46' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_174 : Operation 2083 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i37 %shl_ln728_46, i37 %sext_ln703_46"   --->   Operation 2083 'add' 'add_ln1192_49' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2084 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_47 = mul i36 %sext_ln1118_50, i36 %zext_ln1116_43"   --->   Operation 2084 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2085 [1/2] (0.79ns)   --->   "%layer_10_weights_V_42_load = load i5 %layer_10_weights_V_42_addr"   --->   Operation 2085 'load' 'layer_10_weights_V_42_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_174 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i15 %layer_10_weights_V_42_load"   --->   Operation 2086 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_174 : Operation 2087 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_48 = mul i35 %sext_ln1118_51, i35 %zext_ln1116_44"   --->   Operation 2087 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 2088 [1/1] (0.00ns)   --->   "%layer_10_weights_V_43_addr = getelementptr i15 %layer_10_weights_V_43, i64 0, i64 %i_9_cast"   --->   Operation 2088 'getelementptr' 'layer_10_weights_V_43_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_174 : Operation 2089 [2/2] (0.79ns)   --->   "%layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr"   --->   Operation 2089 'load' 'layer_10_weights_V_43_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 175 <SV = 91> <Delay = 1.87>
ST_175 : Operation 2090 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i37 %shl_ln728_46, i37 %sext_ln703_46"   --->   Operation 2090 'add' 'add_ln1192_49' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 2091 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_47 = mul i36 %sext_ln1118_50, i36 %zext_ln1116_43"   --->   Operation 2091 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_49, i32 16, i32 36"   --->   Operation 2092 'partselect' 'tmp_92' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_175 : Operation 2093 [1/1] (0.00ns)   --->   "%shl_ln728_47 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_92, i16 0"   --->   Operation 2093 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_175 : Operation 2094 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_50)   --->   "%sext_ln703_47 = sext i36 %mul_ln1118_47"   --->   Operation 2094 'sext' 'sext_ln703_47' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_175 : Operation 2095 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i37 %shl_ln728_47, i37 %sext_ln703_47"   --->   Operation 2095 'add' 'add_ln1192_50' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 2096 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_48 = mul i35 %sext_ln1118_51, i35 %zext_ln1116_44"   --->   Operation 2096 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 2097 [1/2] (0.79ns)   --->   "%layer_10_weights_V_43_load = load i5 %layer_10_weights_V_43_addr"   --->   Operation 2097 'load' 'layer_10_weights_V_43_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_175 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i15 %layer_10_weights_V_43_load"   --->   Operation 2098 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_175 : Operation 2099 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_49 = mul i35 %sext_ln1118_52, i35 %zext_ln1116_45"   --->   Operation 2099 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 2100 [1/1] (0.00ns)   --->   "%layer_10_weights_V_44_addr = getelementptr i15 %layer_10_weights_V_44, i64 0, i64 %i_9_cast"   --->   Operation 2100 'getelementptr' 'layer_10_weights_V_44_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_175 : Operation 2101 [2/2] (0.79ns)   --->   "%layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr"   --->   Operation 2101 'load' 'layer_10_weights_V_44_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 176 <SV = 92> <Delay = 1.87>
ST_176 : Operation 2102 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i37 %shl_ln728_47, i37 %sext_ln703_47"   --->   Operation 2102 'add' 'add_ln1192_50' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2103 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_48 = mul i35 %sext_ln1118_51, i35 %zext_ln1116_44"   --->   Operation 2103 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_50, i32 16, i32 36"   --->   Operation 2104 'partselect' 'tmp_93' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_176 : Operation 2105 [1/1] (0.00ns)   --->   "%shl_ln728_48 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_93, i16 0"   --->   Operation 2105 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_176 : Operation 2106 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_51)   --->   "%sext_ln703_48 = sext i35 %mul_ln1118_48"   --->   Operation 2106 'sext' 'sext_ln703_48' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_176 : Operation 2107 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i37 %shl_ln728_48, i37 %sext_ln703_48"   --->   Operation 2107 'add' 'add_ln1192_51' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2108 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_49 = mul i35 %sext_ln1118_52, i35 %zext_ln1116_45"   --->   Operation 2108 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2109 [1/2] (0.79ns)   --->   "%layer_10_weights_V_44_load = load i5 %layer_10_weights_V_44_addr"   --->   Operation 2109 'load' 'layer_10_weights_V_44_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_176 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i15 %layer_10_weights_V_44_load"   --->   Operation 2110 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_176 : Operation 2111 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_50 = mul i35 %sext_ln1118_53, i35 %zext_ln1116_46"   --->   Operation 2111 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 2112 [1/1] (0.00ns)   --->   "%layer_10_weights_V_45_addr = getelementptr i15 %layer_10_weights_V_45, i64 0, i64 %i_9_cast"   --->   Operation 2112 'getelementptr' 'layer_10_weights_V_45_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_176 : Operation 2113 [2/2] (0.79ns)   --->   "%layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr"   --->   Operation 2113 'load' 'layer_10_weights_V_45_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 177 <SV = 93> <Delay = 1.87>
ST_177 : Operation 2114 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i37 %shl_ln728_48, i37 %sext_ln703_48"   --->   Operation 2114 'add' 'add_ln1192_51' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2115 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_49 = mul i35 %sext_ln1118_52, i35 %zext_ln1116_45"   --->   Operation 2115 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_51, i32 16, i32 36"   --->   Operation 2116 'partselect' 'tmp_94' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_177 : Operation 2117 [1/1] (0.00ns)   --->   "%shl_ln728_49 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_94, i16 0"   --->   Operation 2117 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_177 : Operation 2118 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_52)   --->   "%sext_ln703_49 = sext i35 %mul_ln1118_49"   --->   Operation 2118 'sext' 'sext_ln703_49' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_177 : Operation 2119 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i37 %shl_ln728_49, i37 %sext_ln703_49"   --->   Operation 2119 'add' 'add_ln1192_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2120 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_50 = mul i35 %sext_ln1118_53, i35 %zext_ln1116_46"   --->   Operation 2120 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2121 [1/2] (0.79ns)   --->   "%layer_10_weights_V_45_load = load i5 %layer_10_weights_V_45_addr"   --->   Operation 2121 'load' 'layer_10_weights_V_45_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_177 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i15 %layer_10_weights_V_45_load"   --->   Operation 2122 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_177 : Operation 2123 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_51 = mul i35 %sext_ln1118_54, i35 %zext_ln1116_47"   --->   Operation 2123 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2124 [1/1] (0.00ns)   --->   "%layer_10_weights_V_46_addr = getelementptr i16 %layer_10_weights_V_46, i64 0, i64 %i_9_cast"   --->   Operation 2124 'getelementptr' 'layer_10_weights_V_46_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_177 : Operation 2125 [2/2] (0.79ns)   --->   "%layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr"   --->   Operation 2125 'load' 'layer_10_weights_V_46_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 178 <SV = 94> <Delay = 1.87>
ST_178 : Operation 2126 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i37 %shl_ln728_49, i37 %sext_ln703_49"   --->   Operation 2126 'add' 'add_ln1192_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 2127 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1118_50 = mul i35 %sext_ln1118_53, i35 %zext_ln1116_46"   --->   Operation 2127 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_52, i32 16, i32 36"   --->   Operation 2128 'partselect' 'tmp_95' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_178 : Operation 2129 [1/1] (0.00ns)   --->   "%shl_ln728_50 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_95, i16 0"   --->   Operation 2129 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_178 : Operation 2130 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_53)   --->   "%sext_ln703_50 = sext i35 %mul_ln1118_50"   --->   Operation 2130 'sext' 'sext_ln703_50' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_178 : Operation 2131 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i37 %shl_ln728_50, i37 %sext_ln703_50"   --->   Operation 2131 'add' 'add_ln1192_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 2132 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_51 = mul i35 %sext_ln1118_54, i35 %zext_ln1116_47"   --->   Operation 2132 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 2133 [1/2] (0.79ns)   --->   "%layer_10_weights_V_46_load = load i5 %layer_10_weights_V_46_addr"   --->   Operation 2133 'load' 'layer_10_weights_V_46_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_178 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i16 %layer_10_weights_V_46_load"   --->   Operation 2134 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_178 : Operation 2135 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_52 = mul i36 %sext_ln1118_55, i36 %zext_ln1116_48"   --->   Operation 2135 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 2136 [1/1] (0.00ns)   --->   "%layer_10_weights_V_47_addr = getelementptr i16 %layer_10_weights_V_47, i64 0, i64 %i_9_cast"   --->   Operation 2136 'getelementptr' 'layer_10_weights_V_47_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_178 : Operation 2137 [2/2] (0.79ns)   --->   "%layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr"   --->   Operation 2137 'load' 'layer_10_weights_V_47_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 179 <SV = 95> <Delay = 1.87>
ST_179 : Operation 2138 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i37 %shl_ln728_50, i37 %sext_ln703_50"   --->   Operation 2138 'add' 'add_ln1192_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 2139 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_51 = mul i35 %sext_ln1118_54, i35 %zext_ln1116_47"   --->   Operation 2139 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_53, i32 16, i32 36"   --->   Operation 2140 'partselect' 'tmp_96' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_179 : Operation 2141 [1/1] (0.00ns)   --->   "%shl_ln728_51 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_96, i16 0"   --->   Operation 2141 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_179 : Operation 2142 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_54)   --->   "%sext_ln703_51 = sext i35 %mul_ln1118_51"   --->   Operation 2142 'sext' 'sext_ln703_51' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_179 : Operation 2143 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i37 %shl_ln728_51, i37 %sext_ln703_51"   --->   Operation 2143 'add' 'add_ln1192_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 2144 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_52 = mul i36 %sext_ln1118_55, i36 %zext_ln1116_48"   --->   Operation 2144 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 2145 [1/2] (0.79ns)   --->   "%layer_10_weights_V_47_load = load i5 %layer_10_weights_V_47_addr"   --->   Operation 2145 'load' 'layer_10_weights_V_47_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_179 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i16 %layer_10_weights_V_47_load"   --->   Operation 2146 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_179 : Operation 2147 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_53 = mul i36 %sext_ln1118_56, i36 %zext_ln1116_49"   --->   Operation 2147 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 2148 [1/1] (0.00ns)   --->   "%layer_10_weights_V_48_addr = getelementptr i15 %layer_10_weights_V_48, i64 0, i64 %i_9_cast"   --->   Operation 2148 'getelementptr' 'layer_10_weights_V_48_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_179 : Operation 2149 [2/2] (0.79ns)   --->   "%layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr"   --->   Operation 2149 'load' 'layer_10_weights_V_48_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 180 <SV = 96> <Delay = 1.87>
ST_180 : Operation 2150 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i37 %shl_ln728_51, i37 %sext_ln703_51"   --->   Operation 2150 'add' 'add_ln1192_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 2151 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_52 = mul i36 %sext_ln1118_55, i36 %zext_ln1116_48"   --->   Operation 2151 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_54, i32 16, i32 36"   --->   Operation 2152 'partselect' 'tmp_97' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_180 : Operation 2153 [1/1] (0.00ns)   --->   "%shl_ln728_52 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_97, i16 0"   --->   Operation 2153 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_180 : Operation 2154 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_55)   --->   "%sext_ln703_52 = sext i36 %mul_ln1118_52"   --->   Operation 2154 'sext' 'sext_ln703_52' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_180 : Operation 2155 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i37 %shl_ln728_52, i37 %sext_ln703_52"   --->   Operation 2155 'add' 'add_ln1192_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 2156 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_53 = mul i36 %sext_ln1118_56, i36 %zext_ln1116_49"   --->   Operation 2156 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 2157 [1/2] (0.79ns)   --->   "%layer_10_weights_V_48_load = load i5 %layer_10_weights_V_48_addr"   --->   Operation 2157 'load' 'layer_10_weights_V_48_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_180 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i15 %layer_10_weights_V_48_load"   --->   Operation 2158 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_180 : Operation 2159 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_54 = mul i35 %sext_ln1118_57, i35 %zext_ln1116_50"   --->   Operation 2159 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 2160 [1/1] (0.00ns)   --->   "%layer_10_weights_V_49_addr = getelementptr i15 %layer_10_weights_V_49, i64 0, i64 %i_9_cast"   --->   Operation 2160 'getelementptr' 'layer_10_weights_V_49_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_180 : Operation 2161 [2/2] (0.79ns)   --->   "%layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr"   --->   Operation 2161 'load' 'layer_10_weights_V_49_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 181 <SV = 97> <Delay = 1.87>
ST_181 : Operation 2162 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i37 %shl_ln728_52, i37 %sext_ln703_52"   --->   Operation 2162 'add' 'add_ln1192_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 2163 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_53 = mul i36 %sext_ln1118_56, i36 %zext_ln1116_49"   --->   Operation 2163 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_55, i32 16, i32 36"   --->   Operation 2164 'partselect' 'tmp_98' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_181 : Operation 2165 [1/1] (0.00ns)   --->   "%shl_ln728_53 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_98, i16 0"   --->   Operation 2165 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_181 : Operation 2166 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_56)   --->   "%sext_ln703_53 = sext i36 %mul_ln1118_53"   --->   Operation 2166 'sext' 'sext_ln703_53' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_181 : Operation 2167 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i37 %shl_ln728_53, i37 %sext_ln703_53"   --->   Operation 2167 'add' 'add_ln1192_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 2168 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_54 = mul i35 %sext_ln1118_57, i35 %zext_ln1116_50"   --->   Operation 2168 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 2169 [1/2] (0.79ns)   --->   "%layer_10_weights_V_49_load = load i5 %layer_10_weights_V_49_addr"   --->   Operation 2169 'load' 'layer_10_weights_V_49_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_181 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i15 %layer_10_weights_V_49_load"   --->   Operation 2170 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_181 : Operation 2171 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_55 = mul i35 %sext_ln1118_58, i35 %zext_ln1116_51"   --->   Operation 2171 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 2172 [1/1] (0.00ns)   --->   "%layer_10_weights_V_50_addr = getelementptr i16 %layer_10_weights_V_50, i64 0, i64 %i_9_cast"   --->   Operation 2172 'getelementptr' 'layer_10_weights_V_50_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_181 : Operation 2173 [2/2] (0.79ns)   --->   "%layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr"   --->   Operation 2173 'load' 'layer_10_weights_V_50_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 182 <SV = 98> <Delay = 1.87>
ST_182 : Operation 2174 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i37 %shl_ln728_53, i37 %sext_ln703_53"   --->   Operation 2174 'add' 'add_ln1192_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2175 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1118_54 = mul i35 %sext_ln1118_57, i35 %zext_ln1116_50"   --->   Operation 2175 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_56, i32 16, i32 36"   --->   Operation 2176 'partselect' 'tmp_99' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_182 : Operation 2177 [1/1] (0.00ns)   --->   "%shl_ln728_54 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_99, i16 0"   --->   Operation 2177 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_182 : Operation 2178 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_57)   --->   "%sext_ln703_54 = sext i35 %mul_ln1118_54"   --->   Operation 2178 'sext' 'sext_ln703_54' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_182 : Operation 2179 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i37 %shl_ln728_54, i37 %sext_ln703_54"   --->   Operation 2179 'add' 'add_ln1192_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2180 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_55 = mul i35 %sext_ln1118_58, i35 %zext_ln1116_51"   --->   Operation 2180 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2181 [1/2] (0.79ns)   --->   "%layer_10_weights_V_50_load = load i5 %layer_10_weights_V_50_addr"   --->   Operation 2181 'load' 'layer_10_weights_V_50_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_182 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i16 %layer_10_weights_V_50_load"   --->   Operation 2182 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_182 : Operation 2183 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_56 = mul i36 %sext_ln1118_59, i36 %zext_ln1116_52"   --->   Operation 2183 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 2184 [1/1] (0.00ns)   --->   "%layer_10_weights_V_51_addr = getelementptr i16 %layer_10_weights_V_51, i64 0, i64 %i_9_cast"   --->   Operation 2184 'getelementptr' 'layer_10_weights_V_51_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_182 : Operation 2185 [2/2] (0.79ns)   --->   "%layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr"   --->   Operation 2185 'load' 'layer_10_weights_V_51_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 183 <SV = 99> <Delay = 1.87>
ST_183 : Operation 2186 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i37 %shl_ln728_54, i37 %sext_ln703_54"   --->   Operation 2186 'add' 'add_ln1192_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 2187 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_55 = mul i35 %sext_ln1118_58, i35 %zext_ln1116_51"   --->   Operation 2187 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_57, i32 16, i32 36"   --->   Operation 2188 'partselect' 'tmp_100' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_183 : Operation 2189 [1/1] (0.00ns)   --->   "%shl_ln728_55 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_100, i16 0"   --->   Operation 2189 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_183 : Operation 2190 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_58)   --->   "%sext_ln703_55 = sext i35 %mul_ln1118_55"   --->   Operation 2190 'sext' 'sext_ln703_55' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_183 : Operation 2191 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i37 %shl_ln728_55, i37 %sext_ln703_55"   --->   Operation 2191 'add' 'add_ln1192_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 2192 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_56 = mul i36 %sext_ln1118_59, i36 %zext_ln1116_52"   --->   Operation 2192 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 2193 [1/2] (0.79ns)   --->   "%layer_10_weights_V_51_load = load i5 %layer_10_weights_V_51_addr"   --->   Operation 2193 'load' 'layer_10_weights_V_51_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_183 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i16 %layer_10_weights_V_51_load"   --->   Operation 2194 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_183 : Operation 2195 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_57 = mul i36 %sext_ln1118_60, i36 %zext_ln1116_53"   --->   Operation 2195 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 2196 [1/1] (0.00ns)   --->   "%layer_10_weights_V_52_addr = getelementptr i15 %layer_10_weights_V_52, i64 0, i64 %i_9_cast"   --->   Operation 2196 'getelementptr' 'layer_10_weights_V_52_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_183 : Operation 2197 [2/2] (0.79ns)   --->   "%layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr"   --->   Operation 2197 'load' 'layer_10_weights_V_52_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 184 <SV = 100> <Delay = 1.87>
ST_184 : Operation 2198 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i37 %shl_ln728_55, i37 %sext_ln703_55"   --->   Operation 2198 'add' 'add_ln1192_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2199 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1118_56 = mul i36 %sext_ln1118_59, i36 %zext_ln1116_52"   --->   Operation 2199 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_58, i32 16, i32 36"   --->   Operation 2200 'partselect' 'tmp_101' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_184 : Operation 2201 [1/1] (0.00ns)   --->   "%shl_ln728_56 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_101, i16 0"   --->   Operation 2201 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_184 : Operation 2202 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_59)   --->   "%sext_ln703_56 = sext i36 %mul_ln1118_56"   --->   Operation 2202 'sext' 'sext_ln703_56' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_184 : Operation 2203 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i37 %shl_ln728_56, i37 %sext_ln703_56"   --->   Operation 2203 'add' 'add_ln1192_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2204 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_57 = mul i36 %sext_ln1118_60, i36 %zext_ln1116_53"   --->   Operation 2204 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2205 [1/2] (0.79ns)   --->   "%layer_10_weights_V_52_load = load i5 %layer_10_weights_V_52_addr"   --->   Operation 2205 'load' 'layer_10_weights_V_52_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_184 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i15 %layer_10_weights_V_52_load"   --->   Operation 2206 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_184 : Operation 2207 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_58 = mul i35 %sext_ln1118_61, i35 %zext_ln1116_54"   --->   Operation 2207 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 2208 [1/1] (0.00ns)   --->   "%layer_10_weights_V_53_addr = getelementptr i15 %layer_10_weights_V_53, i64 0, i64 %i_9_cast"   --->   Operation 2208 'getelementptr' 'layer_10_weights_V_53_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_184 : Operation 2209 [2/2] (0.79ns)   --->   "%layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr"   --->   Operation 2209 'load' 'layer_10_weights_V_53_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 185 <SV = 101> <Delay = 1.87>
ST_185 : Operation 2210 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i37 %shl_ln728_56, i37 %sext_ln703_56"   --->   Operation 2210 'add' 'add_ln1192_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2211 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_57 = mul i36 %sext_ln1118_60, i36 %zext_ln1116_53"   --->   Operation 2211 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_59, i32 16, i32 36"   --->   Operation 2212 'partselect' 'tmp_102' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_185 : Operation 2213 [1/1] (0.00ns)   --->   "%shl_ln728_57 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_102, i16 0"   --->   Operation 2213 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_185 : Operation 2214 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_60)   --->   "%sext_ln703_57 = sext i36 %mul_ln1118_57"   --->   Operation 2214 'sext' 'sext_ln703_57' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_185 : Operation 2215 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i37 %shl_ln728_57, i37 %sext_ln703_57"   --->   Operation 2215 'add' 'add_ln1192_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2216 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_58 = mul i35 %sext_ln1118_61, i35 %zext_ln1116_54"   --->   Operation 2216 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2217 [1/2] (0.79ns)   --->   "%layer_10_weights_V_53_load = load i5 %layer_10_weights_V_53_addr"   --->   Operation 2217 'load' 'layer_10_weights_V_53_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_185 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i15 %layer_10_weights_V_53_load"   --->   Operation 2218 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_185 : Operation 2219 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_59 = mul i35 %sext_ln1118_62, i35 %zext_ln1116_55"   --->   Operation 2219 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 2220 [1/1] (0.00ns)   --->   "%layer_10_weights_V_54_addr = getelementptr i17 %layer_10_weights_V_54, i64 0, i64 %i_9_cast"   --->   Operation 2220 'getelementptr' 'layer_10_weights_V_54_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_185 : Operation 2221 [2/2] (0.79ns)   --->   "%layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr"   --->   Operation 2221 'load' 'layer_10_weights_V_54_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>

State 186 <SV = 102> <Delay = 1.87>
ST_186 : Operation 2222 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i37 %shl_ln728_57, i37 %sext_ln703_57"   --->   Operation 2222 'add' 'add_ln1192_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 2223 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1118_58 = mul i35 %sext_ln1118_61, i35 %zext_ln1116_54"   --->   Operation 2223 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_60, i32 16, i32 36"   --->   Operation 2224 'partselect' 'tmp_103' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_186 : Operation 2225 [1/1] (0.00ns)   --->   "%shl_ln728_58 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_103, i16 0"   --->   Operation 2225 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_186 : Operation 2226 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_61)   --->   "%sext_ln703_58 = sext i35 %mul_ln1118_58"   --->   Operation 2226 'sext' 'sext_ln703_58' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_186 : Operation 2227 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i37 %shl_ln728_58, i37 %sext_ln703_58"   --->   Operation 2227 'add' 'add_ln1192_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 2228 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_59 = mul i35 %sext_ln1118_62, i35 %zext_ln1116_55"   --->   Operation 2228 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 2229 [1/2] (0.79ns)   --->   "%layer_10_weights_V_54_load = load i5 %layer_10_weights_V_54_addr"   --->   Operation 2229 'load' 'layer_10_weights_V_54_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_186 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i17 %layer_10_weights_V_54_load"   --->   Operation 2230 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_186 : Operation 2231 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln703_3 = mul i37 %sext_ln1118_63, i37 %zext_ln1116_56"   --->   Operation 2231 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 2232 [1/1] (0.00ns)   --->   "%layer_10_weights_V_55_addr = getelementptr i15 %layer_10_weights_V_55, i64 0, i64 %i_9_cast"   --->   Operation 2232 'getelementptr' 'layer_10_weights_V_55_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_186 : Operation 2233 [2/2] (0.79ns)   --->   "%layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr"   --->   Operation 2233 'load' 'layer_10_weights_V_55_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 187 <SV = 103> <Delay = 1.87>
ST_187 : Operation 2234 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i37 %shl_ln728_58, i37 %sext_ln703_58"   --->   Operation 2234 'add' 'add_ln1192_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 2235 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_59 = mul i35 %sext_ln1118_62, i35 %zext_ln1116_55"   --->   Operation 2235 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_61, i32 16, i32 36"   --->   Operation 2236 'partselect' 'tmp_104' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_187 : Operation 2237 [1/1] (0.00ns)   --->   "%shl_ln728_59 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_104, i16 0"   --->   Operation 2237 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_187 : Operation 2238 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_62)   --->   "%sext_ln703_59 = sext i35 %mul_ln1118_59"   --->   Operation 2238 'sext' 'sext_ln703_59' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_187 : Operation 2239 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i37 %shl_ln728_59, i37 %sext_ln703_59"   --->   Operation 2239 'add' 'add_ln1192_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 2240 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln703_3 = mul i37 %sext_ln1118_63, i37 %zext_ln1116_56"   --->   Operation 2240 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 2241 [1/2] (0.79ns)   --->   "%layer_10_weights_V_55_load = load i5 %layer_10_weights_V_55_addr"   --->   Operation 2241 'load' 'layer_10_weights_V_55_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_187 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i15 %layer_10_weights_V_55_load"   --->   Operation 2242 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_187 : Operation 2243 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_60 = mul i35 %sext_ln1118_64, i35 %zext_ln1116_57"   --->   Operation 2243 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 2244 [1/1] (0.00ns)   --->   "%layer_10_weights_V_56_addr = getelementptr i15 %layer_10_weights_V_56, i64 0, i64 %i_9_cast"   --->   Operation 2244 'getelementptr' 'layer_10_weights_V_56_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_187 : Operation 2245 [2/2] (0.79ns)   --->   "%layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr"   --->   Operation 2245 'load' 'layer_10_weights_V_56_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 188 <SV = 104> <Delay = 1.87>
ST_188 : Operation 2246 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i37 %shl_ln728_59, i37 %sext_ln703_59"   --->   Operation 2246 'add' 'add_ln1192_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 2247 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln703_3 = mul i37 %sext_ln1118_63, i37 %zext_ln1116_56"   --->   Operation 2247 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_62, i32 16, i32 36"   --->   Operation 2248 'partselect' 'tmp_105' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_188 : Operation 2249 [1/1] (0.00ns)   --->   "%shl_ln728_60 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_105, i16 0"   --->   Operation 2249 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_188 : Operation 2250 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i37 %shl_ln728_60, i37 %mul_ln703_3"   --->   Operation 2250 'add' 'add_ln1192_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 2251 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_60 = mul i35 %sext_ln1118_64, i35 %zext_ln1116_57"   --->   Operation 2251 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 2252 [1/2] (0.79ns)   --->   "%layer_10_weights_V_56_load = load i5 %layer_10_weights_V_56_addr"   --->   Operation 2252 'load' 'layer_10_weights_V_56_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_188 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i15 %layer_10_weights_V_56_load"   --->   Operation 2253 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_188 : Operation 2254 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_61 = mul i35 %sext_ln1118_65, i35 %zext_ln1116_58"   --->   Operation 2254 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 2255 [1/1] (0.00ns)   --->   "%layer_10_weights_V_57_addr = getelementptr i16 %layer_10_weights_V_57, i64 0, i64 %i_9_cast"   --->   Operation 2255 'getelementptr' 'layer_10_weights_V_57_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_188 : Operation 2256 [2/2] (0.79ns)   --->   "%layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr"   --->   Operation 2256 'load' 'layer_10_weights_V_57_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 189 <SV = 105> <Delay = 1.87>
ST_189 : Operation 2257 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i37 %shl_ln728_60, i37 %mul_ln703_3"   --->   Operation 2257 'add' 'add_ln1192_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 2258 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_60 = mul i35 %sext_ln1118_64, i35 %zext_ln1116_57"   --->   Operation 2258 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_63, i32 16, i32 36"   --->   Operation 2259 'partselect' 'tmp_106' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_189 : Operation 2260 [1/1] (0.00ns)   --->   "%shl_ln728_61 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_106, i16 0"   --->   Operation 2260 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_189 : Operation 2261 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_64)   --->   "%sext_ln703_60 = sext i35 %mul_ln1118_60"   --->   Operation 2261 'sext' 'sext_ln703_60' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_189 : Operation 2262 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i37 %shl_ln728_61, i37 %sext_ln703_60"   --->   Operation 2262 'add' 'add_ln1192_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 2263 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_61 = mul i35 %sext_ln1118_65, i35 %zext_ln1116_58"   --->   Operation 2263 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 2264 [1/2] (0.79ns)   --->   "%layer_10_weights_V_57_load = load i5 %layer_10_weights_V_57_addr"   --->   Operation 2264 'load' 'layer_10_weights_V_57_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_189 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i16 %layer_10_weights_V_57_load"   --->   Operation 2265 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_189 : Operation 2266 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_62 = mul i36 %sext_ln1118_66, i36 %zext_ln1116_59"   --->   Operation 2266 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 2267 [1/1] (0.00ns)   --->   "%layer_10_weights_V_58_addr = getelementptr i16 %layer_10_weights_V_58, i64 0, i64 %i_9_cast"   --->   Operation 2267 'getelementptr' 'layer_10_weights_V_58_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_189 : Operation 2268 [2/2] (0.79ns)   --->   "%layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr"   --->   Operation 2268 'load' 'layer_10_weights_V_58_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 190 <SV = 106> <Delay = 1.87>
ST_190 : Operation 2269 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i37 %shl_ln728_61, i37 %sext_ln703_60"   --->   Operation 2269 'add' 'add_ln1192_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 2270 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1118_61 = mul i35 %sext_ln1118_65, i35 %zext_ln1116_58"   --->   Operation 2270 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_64, i32 16, i32 36"   --->   Operation 2271 'partselect' 'tmp_107' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_190 : Operation 2272 [1/1] (0.00ns)   --->   "%shl_ln728_62 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_107, i16 0"   --->   Operation 2272 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_190 : Operation 2273 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_65)   --->   "%sext_ln703_61 = sext i35 %mul_ln1118_61"   --->   Operation 2273 'sext' 'sext_ln703_61' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_190 : Operation 2274 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i37 %shl_ln728_62, i37 %sext_ln703_61"   --->   Operation 2274 'add' 'add_ln1192_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 2275 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_62 = mul i36 %sext_ln1118_66, i36 %zext_ln1116_59"   --->   Operation 2275 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 2276 [1/2] (0.79ns)   --->   "%layer_10_weights_V_58_load = load i5 %layer_10_weights_V_58_addr"   --->   Operation 2276 'load' 'layer_10_weights_V_58_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_190 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i16 %layer_10_weights_V_58_load"   --->   Operation 2277 'sext' 'sext_ln1118_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_190 : Operation 2278 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_63 = mul i36 %sext_ln1118_67, i36 %zext_ln1116_60"   --->   Operation 2278 'mul' 'mul_ln1118_63' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 2279 [1/1] (0.00ns)   --->   "%layer_10_weights_V_59_addr = getelementptr i16 %layer_10_weights_V_59, i64 0, i64 %i_9_cast"   --->   Operation 2279 'getelementptr' 'layer_10_weights_V_59_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_190 : Operation 2280 [2/2] (0.79ns)   --->   "%layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr"   --->   Operation 2280 'load' 'layer_10_weights_V_59_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 191 <SV = 107> <Delay = 1.87>
ST_191 : Operation 2281 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i37 %shl_ln728_62, i37 %sext_ln703_61"   --->   Operation 2281 'add' 'add_ln1192_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 2282 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_62 = mul i36 %sext_ln1118_66, i36 %zext_ln1116_59"   --->   Operation 2282 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_65, i32 16, i32 36"   --->   Operation 2283 'partselect' 'tmp_108' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_191 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln728_63 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_108, i16 0"   --->   Operation 2284 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_191 : Operation 2285 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_66)   --->   "%sext_ln703_62 = sext i36 %mul_ln1118_62"   --->   Operation 2285 'sext' 'sext_ln703_62' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_191 : Operation 2286 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i37 %shl_ln728_63, i37 %sext_ln703_62"   --->   Operation 2286 'add' 'add_ln1192_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 2287 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_63 = mul i36 %sext_ln1118_67, i36 %zext_ln1116_60"   --->   Operation 2287 'mul' 'mul_ln1118_63' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 2288 [1/2] (0.79ns)   --->   "%layer_10_weights_V_59_load = load i5 %layer_10_weights_V_59_addr"   --->   Operation 2288 'load' 'layer_10_weights_V_59_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_191 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i16 %layer_10_weights_V_59_load"   --->   Operation 2289 'sext' 'sext_ln1118_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_191 : Operation 2290 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_64 = mul i36 %sext_ln1118_68, i36 %zext_ln1116_61"   --->   Operation 2290 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 2291 [1/1] (0.00ns)   --->   "%layer_10_weights_V_60_addr = getelementptr i15 %layer_10_weights_V_60, i64 0, i64 %i_9_cast"   --->   Operation 2291 'getelementptr' 'layer_10_weights_V_60_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_191 : Operation 2292 [2/2] (0.79ns)   --->   "%layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr"   --->   Operation 2292 'load' 'layer_10_weights_V_60_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 192 <SV = 108> <Delay = 1.87>
ST_192 : Operation 2293 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i37 %shl_ln728_63, i37 %sext_ln703_62"   --->   Operation 2293 'add' 'add_ln1192_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 2294 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1118_63 = mul i36 %sext_ln1118_67, i36 %zext_ln1116_60"   --->   Operation 2294 'mul' 'mul_ln1118_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_66, i32 16, i32 36"   --->   Operation 2295 'partselect' 'tmp_109' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_192 : Operation 2296 [1/1] (0.00ns)   --->   "%shl_ln728_64 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_109, i16 0"   --->   Operation 2296 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_192 : Operation 2297 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_67)   --->   "%sext_ln703_63 = sext i36 %mul_ln1118_63"   --->   Operation 2297 'sext' 'sext_ln703_63' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_192 : Operation 2298 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i37 %shl_ln728_64, i37 %sext_ln703_63"   --->   Operation 2298 'add' 'add_ln1192_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 2299 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_64 = mul i36 %sext_ln1118_68, i36 %zext_ln1116_61"   --->   Operation 2299 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 2300 [1/2] (0.79ns)   --->   "%layer_10_weights_V_60_load = load i5 %layer_10_weights_V_60_addr"   --->   Operation 2300 'load' 'layer_10_weights_V_60_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_192 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i15 %layer_10_weights_V_60_load"   --->   Operation 2301 'sext' 'sext_ln1118_69' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_192 : Operation 2302 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_65 = mul i35 %sext_ln1118_69, i35 %zext_ln1116_62"   --->   Operation 2302 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 2303 [1/1] (0.00ns)   --->   "%layer_10_weights_V_61_addr = getelementptr i15 %layer_10_weights_V_61, i64 0, i64 %i_9_cast"   --->   Operation 2303 'getelementptr' 'layer_10_weights_V_61_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_192 : Operation 2304 [2/2] (0.79ns)   --->   "%layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr"   --->   Operation 2304 'load' 'layer_10_weights_V_61_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 193 <SV = 109> <Delay = 1.87>
ST_193 : Operation 2305 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i37 %shl_ln728_64, i37 %sext_ln703_63"   --->   Operation 2305 'add' 'add_ln1192_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2306 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_64 = mul i36 %sext_ln1118_68, i36 %zext_ln1116_61"   --->   Operation 2306 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_67, i32 16, i32 36"   --->   Operation 2307 'partselect' 'tmp_110' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_193 : Operation 2308 [1/1] (0.00ns)   --->   "%shl_ln728_65 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_110, i16 0"   --->   Operation 2308 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_193 : Operation 2309 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_68)   --->   "%sext_ln703_64 = sext i36 %mul_ln1118_64"   --->   Operation 2309 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_193 : Operation 2310 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i37 %shl_ln728_65, i37 %sext_ln703_64"   --->   Operation 2310 'add' 'add_ln1192_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2311 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_65 = mul i35 %sext_ln1118_69, i35 %zext_ln1116_62"   --->   Operation 2311 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2312 [1/2] (0.79ns)   --->   "%layer_10_weights_V_61_load = load i5 %layer_10_weights_V_61_addr"   --->   Operation 2312 'load' 'layer_10_weights_V_61_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_193 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i15 %layer_10_weights_V_61_load"   --->   Operation 2313 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_193 : Operation 2314 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_66 = mul i35 %sext_ln1118_70, i35 %zext_ln1116_63"   --->   Operation 2314 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 2315 [1/1] (0.00ns)   --->   "%layer_10_weights_V_62_addr = getelementptr i15 %layer_10_weights_V_62, i64 0, i64 %i_9_cast"   --->   Operation 2315 'getelementptr' 'layer_10_weights_V_62_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_193 : Operation 2316 [2/2] (0.79ns)   --->   "%layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr"   --->   Operation 2316 'load' 'layer_10_weights_V_62_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 194 <SV = 110> <Delay = 1.87>
ST_194 : Operation 2317 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i37 %shl_ln728_65, i37 %sext_ln703_64"   --->   Operation 2317 'add' 'add_ln1192_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 2318 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1118_65 = mul i35 %sext_ln1118_69, i35 %zext_ln1116_62"   --->   Operation 2318 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_68, i32 16, i32 36"   --->   Operation 2319 'partselect' 'tmp_111' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_194 : Operation 2320 [1/1] (0.00ns)   --->   "%shl_ln728_66 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_111, i16 0"   --->   Operation 2320 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_194 : Operation 2321 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_69)   --->   "%sext_ln703_65 = sext i35 %mul_ln1118_65"   --->   Operation 2321 'sext' 'sext_ln703_65' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_194 : Operation 2322 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i37 %shl_ln728_66, i37 %sext_ln703_65"   --->   Operation 2322 'add' 'add_ln1192_69' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 2323 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_66 = mul i35 %sext_ln1118_70, i35 %zext_ln1116_63"   --->   Operation 2323 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 2324 [1/2] (0.79ns)   --->   "%layer_10_weights_V_62_load = load i5 %layer_10_weights_V_62_addr"   --->   Operation 2324 'load' 'layer_10_weights_V_62_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_194 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i15 %layer_10_weights_V_62_load"   --->   Operation 2325 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_194 : Operation 2326 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_67 = mul i35 %sext_ln1118_71, i35 %zext_ln1116_64"   --->   Operation 2326 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 2327 [1/1] (0.00ns)   --->   "%layer_10_weights_V_63_addr = getelementptr i16 %layer_10_weights_V_63, i64 0, i64 %i_9_cast"   --->   Operation 2327 'getelementptr' 'layer_10_weights_V_63_addr' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_194 : Operation 2328 [2/2] (0.79ns)   --->   "%layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr"   --->   Operation 2328 'load' 'layer_10_weights_V_63_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>

State 195 <SV = 111> <Delay = 1.87>
ST_195 : Operation 2329 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i37 %shl_ln728_66, i37 %sext_ln703_65"   --->   Operation 2329 'add' 'add_ln1192_69' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 2330 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_66 = mul i35 %sext_ln1118_70, i35 %zext_ln1116_63"   --->   Operation 2330 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_69, i32 16, i32 36"   --->   Operation 2331 'partselect' 'tmp_112' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_195 : Operation 2332 [1/1] (0.00ns)   --->   "%shl_ln728_67 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_112, i16 0"   --->   Operation 2332 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_195 : Operation 2333 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_70)   --->   "%sext_ln703_66 = sext i35 %mul_ln1118_66"   --->   Operation 2333 'sext' 'sext_ln703_66' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_195 : Operation 2334 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i37 %shl_ln728_67, i37 %sext_ln703_66"   --->   Operation 2334 'add' 'add_ln1192_70' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 2335 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_67 = mul i35 %sext_ln1118_71, i35 %zext_ln1116_64"   --->   Operation 2335 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 2336 [1/2] (0.79ns)   --->   "%layer_10_weights_V_63_load = load i5 %layer_10_weights_V_63_addr"   --->   Operation 2336 'load' 'layer_10_weights_V_63_load' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_195 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i16 %layer_10_weights_V_63_load"   --->   Operation 2337 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_195 : Operation 2338 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1118_68 = mul i36 %sext_ln1118_72, i36 %sext_ln1116_72_cast"   --->   Operation 2338 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 196 <SV = 112> <Delay = 1.66>
ST_196 : Operation 2339 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i37 %shl_ln728_67, i37 %sext_ln703_66"   --->   Operation 2339 'add' 'add_ln1192_70' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2340 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_67 = mul i35 %sext_ln1118_71, i35 %zext_ln1116_64"   --->   Operation 2340 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_70, i32 16, i32 36"   --->   Operation 2341 'partselect' 'tmp_113' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_196 : Operation 2342 [1/1] (0.00ns)   --->   "%shl_ln728_68 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_113, i16 0"   --->   Operation 2342 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_196 : Operation 2343 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_71)   --->   "%sext_ln703_67 = sext i35 %mul_ln1118_67"   --->   Operation 2343 'sext' 'sext_ln703_67' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_196 : Operation 2344 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i37 %shl_ln728_68, i37 %sext_ln703_67"   --->   Operation 2344 'add' 'add_ln1192_71' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 2345 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1118_68 = mul i36 %sext_ln1118_72, i36 %sext_ln1116_72_cast"   --->   Operation 2345 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln204_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 197 <SV = 113> <Delay = 1.66>
ST_197 : Operation 2346 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i37 %shl_ln728_68, i37 %sext_ln703_67"   --->   Operation 2346 'add' 'add_ln1192_71' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2347 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1118_68 = mul i36 %sext_ln1118_72, i36 %sext_ln1116_72_cast"   --->   Operation 2347 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_71, i32 16, i32 36"   --->   Operation 2348 'partselect' 'tmp_114' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_197 : Operation 2349 [1/1] (0.00ns)   --->   "%shl_ln728_69 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_114, i16 0"   --->   Operation 2349 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_197 : Operation 2350 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_72)   --->   "%sext_ln703_68 = sext i36 %mul_ln1118_68"   --->   Operation 2350 'sext' 'sext_ln703_68' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_197 : Operation 2351 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i37 %shl_ln728_69, i37 %sext_ln703_68"   --->   Operation 2351 'add' 'add_ln1192_72' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 114> <Delay = 2.06>
ST_198 : Operation 2352 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:204]   --->   Operation 2352 'specloopname' 'specloopname_ln204' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_198 : Operation 2353 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i37 %shl_ln728_69, i37 %sext_ln703_68"   --->   Operation 2353 'add' 'add_ln1192_72' <Predicate = (!icmp_ln204_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_72, i32 16, i32 35" [../src/hls/cnn.cpp:213]   --->   Operation 2354 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_198 : Operation 2355 [1/1] (0.00ns)   --->   "%input_V_2 = getelementptr i20 %layer_10_output_V, i64 0, i64 %i_9_cast" [../src/hls/cnn.cpp:213]   --->   Operation 2355 'getelementptr' 'input_V_2' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_198 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_72, i32 36"   --->   Operation 2356 'bitselect' 'tmp_115' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>
ST_198 : Operation 2357 [1/1] (0.43ns)   --->   "%select_ln74_1 = select i1 %tmp_115, i20 0, i20 %trunc_ln8" [../src/hls/cnn.cpp:74]   --->   Operation 2357 'select' 'select_ln74_1' <Predicate = (!icmp_ln204_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 2358 [1/1] (0.79ns)   --->   "%store_ln74 = store i20 %select_ln74_1, i5 %input_V_2" [../src/hls/cnn.cpp:74]   --->   Operation 2358 'store' 'store_ln74' <Predicate = (!icmp_ln204_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_198 : Operation 2359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt800ELt800ELt64ELt64ELt64EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 2359 'br' 'br_ln0' <Predicate = (!icmp_ln204_1)> <Delay = 0.00>

State 199 <SV = 48> <Delay = 0.79>
ST_199 : Operation 2360 [2/2] (0.79ns)   --->   "%layer_10_output_V_load = load i20 0"   --->   Operation 2360 'load' 'layer_10_output_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_199 : Operation 2361 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_1 = load i20 1"   --->   Operation 2361 'load' 'layer_10_output_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 200 <SV = 49> <Delay = 0.79>
ST_200 : Operation 2362 [1/2] (0.79ns)   --->   "%layer_10_output_V_load = load i20 0"   --->   Operation 2362 'load' 'layer_10_output_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_200 : Operation 2363 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_1 = load i20 1"   --->   Operation 2363 'load' 'layer_10_output_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_200 : Operation 2364 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_2 = load i20 2"   --->   Operation 2364 'load' 'layer_10_output_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_200 : Operation 2365 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_3 = load i20 3"   --->   Operation 2365 'load' 'layer_10_output_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 201 <SV = 50> <Delay = 0.79>
ST_201 : Operation 2366 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_2 = load i20 2"   --->   Operation 2366 'load' 'layer_10_output_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_201 : Operation 2367 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_3 = load i20 3"   --->   Operation 2367 'load' 'layer_10_output_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_201 : Operation 2368 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_4 = load i20 4"   --->   Operation 2368 'load' 'layer_10_output_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_201 : Operation 2369 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_5 = load i20 5"   --->   Operation 2369 'load' 'layer_10_output_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 202 <SV = 51> <Delay = 0.79>
ST_202 : Operation 2370 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_4 = load i20 4"   --->   Operation 2370 'load' 'layer_10_output_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_202 : Operation 2371 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_5 = load i20 5"   --->   Operation 2371 'load' 'layer_10_output_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_202 : Operation 2372 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_6 = load i20 6"   --->   Operation 2372 'load' 'layer_10_output_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_202 : Operation 2373 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_7 = load i20 7"   --->   Operation 2373 'load' 'layer_10_output_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 203 <SV = 52> <Delay = 0.79>
ST_203 : Operation 2374 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_6 = load i20 6"   --->   Operation 2374 'load' 'layer_10_output_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_203 : Operation 2375 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_7 = load i20 7"   --->   Operation 2375 'load' 'layer_10_output_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_203 : Operation 2376 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_8 = load i20 8"   --->   Operation 2376 'load' 'layer_10_output_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_203 : Operation 2377 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_9 = load i20 9"   --->   Operation 2377 'load' 'layer_10_output_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 204 <SV = 53> <Delay = 0.79>
ST_204 : Operation 2378 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_8 = load i20 8"   --->   Operation 2378 'load' 'layer_10_output_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_204 : Operation 2379 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_9 = load i20 9"   --->   Operation 2379 'load' 'layer_10_output_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_204 : Operation 2380 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_10 = load i20 10"   --->   Operation 2380 'load' 'layer_10_output_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_204 : Operation 2381 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_11 = load i20 11"   --->   Operation 2381 'load' 'layer_10_output_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 205 <SV = 54> <Delay = 0.79>
ST_205 : Operation 2382 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_10 = load i20 10"   --->   Operation 2382 'load' 'layer_10_output_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_205 : Operation 2383 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_11 = load i20 11"   --->   Operation 2383 'load' 'layer_10_output_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_205 : Operation 2384 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_12 = load i20 12"   --->   Operation 2384 'load' 'layer_10_output_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_205 : Operation 2385 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_13 = load i20 13"   --->   Operation 2385 'load' 'layer_10_output_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 206 <SV = 55> <Delay = 0.79>
ST_206 : Operation 2386 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_12 = load i20 12"   --->   Operation 2386 'load' 'layer_10_output_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_206 : Operation 2387 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_13 = load i20 13"   --->   Operation 2387 'load' 'layer_10_output_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_206 : Operation 2388 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_14 = load i20 14"   --->   Operation 2388 'load' 'layer_10_output_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_206 : Operation 2389 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_15 = load i20 15"   --->   Operation 2389 'load' 'layer_10_output_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 207 <SV = 56> <Delay = 0.79>
ST_207 : Operation 2390 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_14 = load i20 14"   --->   Operation 2390 'load' 'layer_10_output_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_207 : Operation 2391 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_15 = load i20 15"   --->   Operation 2391 'load' 'layer_10_output_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_207 : Operation 2392 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_16 = load i20 16"   --->   Operation 2392 'load' 'layer_10_output_V_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_207 : Operation 2393 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_17 = load i20 17"   --->   Operation 2393 'load' 'layer_10_output_V_load_17' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 208 <SV = 57> <Delay = 0.79>
ST_208 : Operation 2394 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_16 = load i20 16"   --->   Operation 2394 'load' 'layer_10_output_V_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_208 : Operation 2395 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_17 = load i20 17"   --->   Operation 2395 'load' 'layer_10_output_V_load_17' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_208 : Operation 2396 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_18 = load i20 18"   --->   Operation 2396 'load' 'layer_10_output_V_load_18' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_208 : Operation 2397 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_19 = load i20 19"   --->   Operation 2397 'load' 'layer_10_output_V_load_19' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 209 <SV = 58> <Delay = 0.79>
ST_209 : Operation 2398 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_18 = load i20 18"   --->   Operation 2398 'load' 'layer_10_output_V_load_18' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_209 : Operation 2399 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_19 = load i20 19"   --->   Operation 2399 'load' 'layer_10_output_V_load_19' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_209 : Operation 2400 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_20 = load i20 20"   --->   Operation 2400 'load' 'layer_10_output_V_load_20' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_209 : Operation 2401 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_21 = load i20 21"   --->   Operation 2401 'load' 'layer_10_output_V_load_21' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 210 <SV = 59> <Delay = 0.79>
ST_210 : Operation 2402 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_20 = load i20 20"   --->   Operation 2402 'load' 'layer_10_output_V_load_20' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_210 : Operation 2403 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_21 = load i20 21"   --->   Operation 2403 'load' 'layer_10_output_V_load_21' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_210 : Operation 2404 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_22 = load i20 22"   --->   Operation 2404 'load' 'layer_10_output_V_load_22' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_210 : Operation 2405 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_23 = load i20 23"   --->   Operation 2405 'load' 'layer_10_output_V_load_23' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 211 <SV = 60> <Delay = 0.79>
ST_211 : Operation 2406 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_22 = load i20 22"   --->   Operation 2406 'load' 'layer_10_output_V_load_22' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_211 : Operation 2407 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_23 = load i20 23"   --->   Operation 2407 'load' 'layer_10_output_V_load_23' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_211 : Operation 2408 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_24 = load i20 24"   --->   Operation 2408 'load' 'layer_10_output_V_load_24' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_211 : Operation 2409 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_25 = load i20 25"   --->   Operation 2409 'load' 'layer_10_output_V_load_25' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 212 <SV = 61> <Delay = 0.79>
ST_212 : Operation 2410 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_24 = load i20 24"   --->   Operation 2410 'load' 'layer_10_output_V_load_24' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_212 : Operation 2411 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_25 = load i20 25"   --->   Operation 2411 'load' 'layer_10_output_V_load_25' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_212 : Operation 2412 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_26 = load i20 26"   --->   Operation 2412 'load' 'layer_10_output_V_load_26' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_212 : Operation 2413 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_27 = load i20 27"   --->   Operation 2413 'load' 'layer_10_output_V_load_27' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 213 <SV = 62> <Delay = 0.79>
ST_213 : Operation 2414 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_26 = load i20 26"   --->   Operation 2414 'load' 'layer_10_output_V_load_26' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_213 : Operation 2415 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_27 = load i20 27"   --->   Operation 2415 'load' 'layer_10_output_V_load_27' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_213 : Operation 2416 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_28 = load i20 28"   --->   Operation 2416 'load' 'layer_10_output_V_load_28' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_213 : Operation 2417 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_29 = load i20 29"   --->   Operation 2417 'load' 'layer_10_output_V_load_29' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 214 <SV = 63> <Delay = 0.79>
ST_214 : Operation 2418 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_28 = load i20 28"   --->   Operation 2418 'load' 'layer_10_output_V_load_28' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_214 : Operation 2419 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_29 = load i20 29"   --->   Operation 2419 'load' 'layer_10_output_V_load_29' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_214 : Operation 2420 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_30 = load i20 30"   --->   Operation 2420 'load' 'layer_10_output_V_load_30' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_214 : Operation 2421 [2/2] (0.79ns)   --->   "%layer_10_output_V_load_31 = load i20 31"   --->   Operation 2421 'load' 'layer_10_output_V_load_31' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>

State 215 <SV = 64> <Delay = 0.79>
ST_215 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln1116_66 = zext i20 %layer_10_output_V_load"   --->   Operation 2422 'zext' 'zext_ln1116_66' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln1116_67 = zext i20 %layer_10_output_V_load_1"   --->   Operation 2423 'zext' 'zext_ln1116_67' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln1116_68 = zext i20 %layer_10_output_V_load_2"   --->   Operation 2424 'zext' 'zext_ln1116_68' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln1116_69 = zext i20 %layer_10_output_V_load_3"   --->   Operation 2425 'zext' 'zext_ln1116_69' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln1116_70 = zext i20 %layer_10_output_V_load_4"   --->   Operation 2426 'zext' 'zext_ln1116_70' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln1116_71 = zext i20 %layer_10_output_V_load_5"   --->   Operation 2427 'zext' 'zext_ln1116_71' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2428 [1/1] (0.00ns)   --->   "%zext_ln1116_72 = zext i20 %layer_10_output_V_load_6"   --->   Operation 2428 'zext' 'zext_ln1116_72' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln1116_73 = zext i20 %layer_10_output_V_load_7"   --->   Operation 2429 'zext' 'zext_ln1116_73' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln1116_74 = zext i20 %layer_10_output_V_load_8"   --->   Operation 2430 'zext' 'zext_ln1116_74' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln1116_75 = zext i20 %layer_10_output_V_load_9"   --->   Operation 2431 'zext' 'zext_ln1116_75' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln1116_76 = zext i20 %layer_10_output_V_load_10"   --->   Operation 2432 'zext' 'zext_ln1116_76' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln1116_77 = zext i20 %layer_10_output_V_load_11"   --->   Operation 2433 'zext' 'zext_ln1116_77' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln1116_78 = zext i20 %layer_10_output_V_load_12"   --->   Operation 2434 'zext' 'zext_ln1116_78' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln1116_79 = zext i20 %layer_10_output_V_load_13"   --->   Operation 2435 'zext' 'zext_ln1116_79' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln1116_80 = zext i20 %layer_10_output_V_load_14"   --->   Operation 2436 'zext' 'zext_ln1116_80' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln1116_81 = zext i20 %layer_10_output_V_load_15"   --->   Operation 2437 'zext' 'zext_ln1116_81' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln1116_82 = zext i20 %layer_10_output_V_load_16"   --->   Operation 2438 'zext' 'zext_ln1116_82' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln1116_83 = zext i20 %layer_10_output_V_load_17"   --->   Operation 2439 'zext' 'zext_ln1116_83' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln1116_84 = zext i20 %layer_10_output_V_load_18"   --->   Operation 2440 'zext' 'zext_ln1116_84' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln1116_85 = zext i20 %layer_10_output_V_load_19"   --->   Operation 2441 'zext' 'zext_ln1116_85' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln1116_86 = zext i20 %layer_10_output_V_load_20"   --->   Operation 2442 'zext' 'zext_ln1116_86' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln1116_87 = zext i20 %layer_10_output_V_load_21"   --->   Operation 2443 'zext' 'zext_ln1116_87' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln1116_88 = zext i20 %layer_10_output_V_load_22"   --->   Operation 2444 'zext' 'zext_ln1116_88' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln1116_89 = zext i20 %layer_10_output_V_load_23"   --->   Operation 2445 'zext' 'zext_ln1116_89' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln1116_90 = zext i20 %layer_10_output_V_load_24"   --->   Operation 2446 'zext' 'zext_ln1116_90' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln1116_91 = zext i20 %layer_10_output_V_load_25"   --->   Operation 2447 'zext' 'zext_ln1116_91' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln1116_92 = zext i20 %layer_10_output_V_load_26"   --->   Operation 2448 'zext' 'zext_ln1116_92' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln1116_93 = zext i20 %layer_10_output_V_load_27"   --->   Operation 2449 'zext' 'zext_ln1116_93' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln1116_94 = zext i20 %layer_10_output_V_load_28"   --->   Operation 2450 'zext' 'zext_ln1116_94' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln1116_95 = zext i20 %layer_10_output_V_load_29"   --->   Operation 2451 'zext' 'zext_ln1116_95' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2452 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_30 = load i20 30"   --->   Operation 2452 'load' 'layer_10_output_V_load_30' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_215 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln1116_96 = zext i20 %layer_10_output_V_load_30"   --->   Operation 2453 'zext' 'zext_ln1116_96' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2454 [1/2] (0.79ns)   --->   "%layer_10_output_V_load_31 = load i20 31"   --->   Operation 2454 'load' 'layer_10_output_V_load_31' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_215 : Operation 2455 [1/1] (0.00ns)   --->   "%sext_ln1116_104_cast = zext i20 %layer_10_output_V_load_31"   --->   Operation 2455 'zext' 'sext_ln1116_104_cast' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2456 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 2456 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 216 <SV = 65> <Delay = 0.87>
ST_216 : Operation 2457 [1/1] (0.00ns)   --->   "%i_10 = phi i5 %add_ln204_2, void %.split15, i5 0, void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:204]   --->   Operation 2457 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2458 [1/1] (0.87ns)   --->   "%add_ln204_2 = add i5 %i_10, i5 1" [../src/hls/cnn.cpp:204]   --->   Operation 2458 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2459 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2459 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2460 [1/1] (0.87ns)   --->   "%icmp_ln204_2 = icmp_eq  i5 %i_10, i5 16" [../src/hls/cnn.cpp:204]   --->   Operation 2460 'icmp' 'icmp_ln204_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2461 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 2461 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2462 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204_2, void %.split15, void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:204]   --->   Operation 2462 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2463 [1/1] (0.00ns)   --->   "%i_10_cast = zext i5 %i_10" [../src/hls/cnn.cpp:204]   --->   Operation 2463 'zext' 'i_10_cast' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_216 : Operation 2464 [1/1] (0.00ns)   --->   "%layer_11_weights_V_0_addr = getelementptr i16 %layer_11_weights_V_0, i64 0, i64 %i_10_cast"   --->   Operation 2464 'getelementptr' 'layer_11_weights_V_0_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_216 : Operation 2465 [2/2] (0.79ns)   --->   "%layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr"   --->   Operation 2465 'load' 'layer_11_weights_V_0_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 217 <SV = 66> <Delay = 1.87>
ST_217 : Operation 2466 [1/2] (0.79ns)   --->   "%layer_11_weights_V_0_load = load i4 %layer_11_weights_V_0_addr"   --->   Operation 2466 'load' 'layer_11_weights_V_0_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_217 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i16 %layer_11_weights_V_0_load"   --->   Operation 2467 'sext' 'sext_ln1118_74' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_217 : Operation 2468 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_69 = mul i36 %sext_ln1118_74, i36 %zext_ln1116_66"   --->   Operation 2468 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 2469 [1/1] (0.00ns)   --->   "%layer_11_weights_V_1_addr = getelementptr i16 %layer_11_weights_V_1, i64 0, i64 %i_10_cast"   --->   Operation 2469 'getelementptr' 'layer_11_weights_V_1_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_217 : Operation 2470 [2/2] (0.79ns)   --->   "%layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr"   --->   Operation 2470 'load' 'layer_11_weights_V_1_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 218 <SV = 67> <Delay = 1.87>
ST_218 : Operation 2471 [1/1] (0.00ns)   --->   "%layer_11_bias_V_addr = getelementptr i13 %layer_11_bias_V, i64 0, i64 %i_10_cast" [../src/hls/cnn.cpp:207]   --->   Operation 2471 'getelementptr' 'layer_11_bias_V_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_218 : Operation 2472 [2/2] (0.79ns)   --->   "%output_sum_V_12 = load i4 %layer_11_bias_V_addr" [../src/hls/cnn.cpp:207]   --->   Operation 2472 'load' 'output_sum_V_12' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_218 : Operation 2473 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_69 = mul i36 %sext_ln1118_74, i36 %zext_ln1116_66"   --->   Operation 2473 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 2474 [1/2] (0.79ns)   --->   "%layer_11_weights_V_1_load = load i4 %layer_11_weights_V_1_addr"   --->   Operation 2474 'load' 'layer_11_weights_V_1_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_218 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i16 %layer_11_weights_V_1_load"   --->   Operation 2475 'sext' 'sext_ln1118_75' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_218 : Operation 2476 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1118_70 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_67"   --->   Operation 2476 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 2477 [1/1] (0.00ns)   --->   "%layer_11_weights_V_2_addr = getelementptr i16 %layer_11_weights_V_2, i64 0, i64 %i_10_cast"   --->   Operation 2477 'getelementptr' 'layer_11_weights_V_2_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_218 : Operation 2478 [2/2] (0.79ns)   --->   "%layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr"   --->   Operation 2478 'load' 'layer_11_weights_V_2_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 219 <SV = 68> <Delay = 1.87>
ST_219 : Operation 2479 [1/2] (0.79ns)   --->   "%output_sum_V_12 = load i4 %layer_11_bias_V_addr" [../src/hls/cnn.cpp:207]   --->   Operation 2479 'load' 'output_sum_V_12' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_219 : Operation 2480 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_69 = mul i36 %sext_ln1118_74, i36 %zext_ln1116_66"   --->   Operation 2480 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 2481 [1/1] (0.00ns)   --->   "%shl_ln728_70 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %output_sum_V_12, i16 0"   --->   Operation 2481 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_219 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i29 %shl_ln728_70"   --->   Operation 2482 'sext' 'sext_ln703_69' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_219 : Operation 2483 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i36 %sext_ln703_69, i36 %mul_ln1118_69"   --->   Operation 2483 'add' 'add_ln1192_73' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 2484 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1118_70 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_67"   --->   Operation 2484 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 2485 [1/2] (0.79ns)   --->   "%layer_11_weights_V_2_load = load i4 %layer_11_weights_V_2_addr"   --->   Operation 2485 'load' 'layer_11_weights_V_2_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_219 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i16 %layer_11_weights_V_2_load"   --->   Operation 2486 'sext' 'sext_ln1118_76' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_219 : Operation 2487 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_71 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_68"   --->   Operation 2487 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 2488 [1/1] (0.00ns)   --->   "%layer_11_weights_V_3_addr = getelementptr i16 %layer_11_weights_V_3, i64 0, i64 %i_10_cast"   --->   Operation 2488 'getelementptr' 'layer_11_weights_V_3_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_219 : Operation 2489 [2/2] (0.79ns)   --->   "%layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr"   --->   Operation 2489 'load' 'layer_11_weights_V_3_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 220 <SV = 69> <Delay = 1.87>
ST_220 : Operation 2490 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i36 %sext_ln703_69, i36 %mul_ln1118_69"   --->   Operation 2490 'add' 'add_ln1192_73' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 2491 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %add_ln1192_73, i32 16, i32 35"   --->   Operation 2491 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_220 : Operation 2492 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1118_70 = mul i36 %sext_ln1118_75, i36 %zext_ln1116_67"   --->   Operation 2492 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i20.i16, i20 %trunc_ln708_2, i16 0"   --->   Operation 2493 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_220 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i36 %tmp_118"   --->   Operation 2494 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_220 : Operation 2495 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_74)   --->   "%sext_ln703_70 = sext i36 %mul_ln1118_70"   --->   Operation 2495 'sext' 'sext_ln703_70' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_220 : Operation 2496 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i37 %sext_ln728_3, i37 %sext_ln703_70"   --->   Operation 2496 'add' 'add_ln1192_74' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 2497 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_71 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_68"   --->   Operation 2497 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 2498 [1/2] (0.79ns)   --->   "%layer_11_weights_V_3_load = load i4 %layer_11_weights_V_3_addr"   --->   Operation 2498 'load' 'layer_11_weights_V_3_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_220 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i16 %layer_11_weights_V_3_load"   --->   Operation 2499 'sext' 'sext_ln1118_77' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_220 : Operation 2500 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1118_72 = mul i36 %sext_ln1118_77, i36 %zext_ln1116_69"   --->   Operation 2500 'mul' 'mul_ln1118_72' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 2501 [1/1] (0.00ns)   --->   "%layer_11_weights_V_4_addr = getelementptr i16 %layer_11_weights_V_4, i64 0, i64 %i_10_cast"   --->   Operation 2501 'getelementptr' 'layer_11_weights_V_4_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_220 : Operation 2502 [2/2] (0.79ns)   --->   "%layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr"   --->   Operation 2502 'load' 'layer_11_weights_V_4_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 221 <SV = 70> <Delay = 1.87>
ST_221 : Operation 2503 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i37 %sext_ln728_3, i37 %sext_ln703_70"   --->   Operation 2503 'add' 'add_ln1192_74' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 2504 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1118_71 = mul i36 %sext_ln1118_76, i36 %zext_ln1116_68"   --->   Operation 2504 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_74, i32 16, i32 36"   --->   Operation 2505 'partselect' 'tmp_119' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_221 : Operation 2506 [1/1] (0.00ns)   --->   "%shl_ln728_71 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_119, i16 0"   --->   Operation 2506 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_221 : Operation 2507 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_75)   --->   "%sext_ln703_71 = sext i36 %mul_ln1118_71"   --->   Operation 2507 'sext' 'sext_ln703_71' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_221 : Operation 2508 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i37 %shl_ln728_71, i37 %sext_ln703_71"   --->   Operation 2508 'add' 'add_ln1192_75' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 2509 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1118_72 = mul i36 %sext_ln1118_77, i36 %zext_ln1116_69"   --->   Operation 2509 'mul' 'mul_ln1118_72' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 2510 [1/2] (0.79ns)   --->   "%layer_11_weights_V_4_load = load i4 %layer_11_weights_V_4_addr"   --->   Operation 2510 'load' 'layer_11_weights_V_4_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_221 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i16 %layer_11_weights_V_4_load"   --->   Operation 2511 'sext' 'sext_ln1118_78' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_221 : Operation 2512 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_73 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_70"   --->   Operation 2512 'mul' 'mul_ln1118_73' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 2513 [1/1] (0.00ns)   --->   "%layer_11_weights_V_5_addr = getelementptr i16 %layer_11_weights_V_5, i64 0, i64 %i_10_cast"   --->   Operation 2513 'getelementptr' 'layer_11_weights_V_5_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_221 : Operation 2514 [2/2] (0.79ns)   --->   "%layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr"   --->   Operation 2514 'load' 'layer_11_weights_V_5_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 222 <SV = 71> <Delay = 1.87>
ST_222 : Operation 2515 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i37 %shl_ln728_71, i37 %sext_ln703_71"   --->   Operation 2515 'add' 'add_ln1192_75' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 2516 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1118_72 = mul i36 %sext_ln1118_77, i36 %zext_ln1116_69"   --->   Operation 2516 'mul' 'mul_ln1118_72' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_75, i32 16, i32 36"   --->   Operation 2517 'partselect' 'tmp_120' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_222 : Operation 2518 [1/1] (0.00ns)   --->   "%shl_ln728_72 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_120, i16 0"   --->   Operation 2518 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_222 : Operation 2519 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_76)   --->   "%sext_ln703_72 = sext i36 %mul_ln1118_72"   --->   Operation 2519 'sext' 'sext_ln703_72' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_222 : Operation 2520 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i37 %shl_ln728_72, i37 %sext_ln703_72"   --->   Operation 2520 'add' 'add_ln1192_76' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 2521 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_73 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_70"   --->   Operation 2521 'mul' 'mul_ln1118_73' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 2522 [1/2] (0.79ns)   --->   "%layer_11_weights_V_5_load = load i4 %layer_11_weights_V_5_addr"   --->   Operation 2522 'load' 'layer_11_weights_V_5_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_222 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i16 %layer_11_weights_V_5_load"   --->   Operation 2523 'sext' 'sext_ln1118_79' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_222 : Operation 2524 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1118_74 = mul i36 %sext_ln1118_79, i36 %zext_ln1116_71"   --->   Operation 2524 'mul' 'mul_ln1118_74' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 2525 [1/1] (0.00ns)   --->   "%layer_11_weights_V_6_addr = getelementptr i16 %layer_11_weights_V_6, i64 0, i64 %i_10_cast"   --->   Operation 2525 'getelementptr' 'layer_11_weights_V_6_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_222 : Operation 2526 [2/2] (0.79ns)   --->   "%layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr"   --->   Operation 2526 'load' 'layer_11_weights_V_6_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 223 <SV = 72> <Delay = 1.87>
ST_223 : Operation 2527 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i37 %shl_ln728_72, i37 %sext_ln703_72"   --->   Operation 2527 'add' 'add_ln1192_76' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 2528 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1118_73 = mul i36 %sext_ln1118_78, i36 %zext_ln1116_70"   --->   Operation 2528 'mul' 'mul_ln1118_73' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_76, i32 16, i32 36"   --->   Operation 2529 'partselect' 'tmp_121' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_223 : Operation 2530 [1/1] (0.00ns)   --->   "%shl_ln728_73 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_121, i16 0"   --->   Operation 2530 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_223 : Operation 2531 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_77)   --->   "%sext_ln703_73 = sext i36 %mul_ln1118_73"   --->   Operation 2531 'sext' 'sext_ln703_73' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_223 : Operation 2532 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i37 %shl_ln728_73, i37 %sext_ln703_73"   --->   Operation 2532 'add' 'add_ln1192_77' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 2533 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1118_74 = mul i36 %sext_ln1118_79, i36 %zext_ln1116_71"   --->   Operation 2533 'mul' 'mul_ln1118_74' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 2534 [1/2] (0.79ns)   --->   "%layer_11_weights_V_6_load = load i4 %layer_11_weights_V_6_addr"   --->   Operation 2534 'load' 'layer_11_weights_V_6_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_223 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i16 %layer_11_weights_V_6_load"   --->   Operation 2535 'sext' 'sext_ln1118_80' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_223 : Operation 2536 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1118_75 = mul i36 %sext_ln1118_80, i36 %zext_ln1116_72"   --->   Operation 2536 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 2537 [1/1] (0.00ns)   --->   "%layer_11_weights_V_7_addr = getelementptr i16 %layer_11_weights_V_7, i64 0, i64 %i_10_cast"   --->   Operation 2537 'getelementptr' 'layer_11_weights_V_7_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_223 : Operation 2538 [2/2] (0.79ns)   --->   "%layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr"   --->   Operation 2538 'load' 'layer_11_weights_V_7_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 224 <SV = 73> <Delay = 1.87>
ST_224 : Operation 2539 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i37 %shl_ln728_73, i37 %sext_ln703_73"   --->   Operation 2539 'add' 'add_ln1192_77' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 2540 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1118_74 = mul i36 %sext_ln1118_79, i36 %zext_ln1116_71"   --->   Operation 2540 'mul' 'mul_ln1118_74' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_77, i32 16, i32 36"   --->   Operation 2541 'partselect' 'tmp_122' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_224 : Operation 2542 [1/1] (0.00ns)   --->   "%shl_ln728_74 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_122, i16 0"   --->   Operation 2542 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_224 : Operation 2543 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_78)   --->   "%sext_ln703_74 = sext i36 %mul_ln1118_74"   --->   Operation 2543 'sext' 'sext_ln703_74' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_224 : Operation 2544 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i37 %shl_ln728_74, i37 %sext_ln703_74"   --->   Operation 2544 'add' 'add_ln1192_78' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 2545 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1118_75 = mul i36 %sext_ln1118_80, i36 %zext_ln1116_72"   --->   Operation 2545 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 2546 [1/2] (0.79ns)   --->   "%layer_11_weights_V_7_load = load i4 %layer_11_weights_V_7_addr"   --->   Operation 2546 'load' 'layer_11_weights_V_7_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_224 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i16 %layer_11_weights_V_7_load"   --->   Operation 2547 'sext' 'sext_ln1118_81' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_224 : Operation 2548 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1118_76 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_73"   --->   Operation 2548 'mul' 'mul_ln1118_76' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_224 : Operation 2549 [1/1] (0.00ns)   --->   "%layer_11_weights_V_8_addr = getelementptr i16 %layer_11_weights_V_8, i64 0, i64 %i_10_cast"   --->   Operation 2549 'getelementptr' 'layer_11_weights_V_8_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_224 : Operation 2550 [2/2] (0.79ns)   --->   "%layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr"   --->   Operation 2550 'load' 'layer_11_weights_V_8_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 225 <SV = 74> <Delay = 1.87>
ST_225 : Operation 2551 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i37 %shl_ln728_74, i37 %sext_ln703_74"   --->   Operation 2551 'add' 'add_ln1192_78' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 2552 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1118_75 = mul i36 %sext_ln1118_80, i36 %zext_ln1116_72"   --->   Operation 2552 'mul' 'mul_ln1118_75' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_78, i32 16, i32 36"   --->   Operation 2553 'partselect' 'tmp_123' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_225 : Operation 2554 [1/1] (0.00ns)   --->   "%shl_ln728_75 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_123, i16 0"   --->   Operation 2554 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_225 : Operation 2555 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_79)   --->   "%sext_ln703_75 = sext i36 %mul_ln1118_75"   --->   Operation 2555 'sext' 'sext_ln703_75' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_225 : Operation 2556 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i37 %shl_ln728_75, i37 %sext_ln703_75"   --->   Operation 2556 'add' 'add_ln1192_79' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 2557 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1118_76 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_73"   --->   Operation 2557 'mul' 'mul_ln1118_76' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 2558 [1/2] (0.79ns)   --->   "%layer_11_weights_V_8_load = load i4 %layer_11_weights_V_8_addr"   --->   Operation 2558 'load' 'layer_11_weights_V_8_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_225 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i16 %layer_11_weights_V_8_load"   --->   Operation 2559 'sext' 'sext_ln1118_82' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_225 : Operation 2560 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1118_77 = mul i36 %sext_ln1118_82, i36 %zext_ln1116_74"   --->   Operation 2560 'mul' 'mul_ln1118_77' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_225 : Operation 2561 [1/1] (0.00ns)   --->   "%layer_11_weights_V_9_addr = getelementptr i16 %layer_11_weights_V_9, i64 0, i64 %i_10_cast"   --->   Operation 2561 'getelementptr' 'layer_11_weights_V_9_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_225 : Operation 2562 [2/2] (0.79ns)   --->   "%layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr"   --->   Operation 2562 'load' 'layer_11_weights_V_9_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 226 <SV = 75> <Delay = 1.87>
ST_226 : Operation 2563 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i37 %shl_ln728_75, i37 %sext_ln703_75"   --->   Operation 2563 'add' 'add_ln1192_79' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2564 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1118_76 = mul i36 %sext_ln1118_81, i36 %zext_ln1116_73"   --->   Operation 2564 'mul' 'mul_ln1118_76' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_79, i32 16, i32 36"   --->   Operation 2565 'partselect' 'tmp_124' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_226 : Operation 2566 [1/1] (0.00ns)   --->   "%shl_ln728_76 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_124, i16 0"   --->   Operation 2566 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_226 : Operation 2567 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_80)   --->   "%sext_ln703_76 = sext i36 %mul_ln1118_76"   --->   Operation 2567 'sext' 'sext_ln703_76' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_226 : Operation 2568 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i37 %shl_ln728_76, i37 %sext_ln703_76"   --->   Operation 2568 'add' 'add_ln1192_80' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2569 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1118_77 = mul i36 %sext_ln1118_82, i36 %zext_ln1116_74"   --->   Operation 2569 'mul' 'mul_ln1118_77' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2570 [1/2] (0.79ns)   --->   "%layer_11_weights_V_9_load = load i4 %layer_11_weights_V_9_addr"   --->   Operation 2570 'load' 'layer_11_weights_V_9_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_226 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i16 %layer_11_weights_V_9_load"   --->   Operation 2571 'sext' 'sext_ln1118_83' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_226 : Operation 2572 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1118_78 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_75"   --->   Operation 2572 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_226 : Operation 2573 [1/1] (0.00ns)   --->   "%layer_11_weights_V_10_addr = getelementptr i17 %layer_11_weights_V_10, i64 0, i64 %i_10_cast"   --->   Operation 2573 'getelementptr' 'layer_11_weights_V_10_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_226 : Operation 2574 [2/2] (0.79ns)   --->   "%layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr"   --->   Operation 2574 'load' 'layer_11_weights_V_10_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>

State 227 <SV = 76> <Delay = 1.87>
ST_227 : Operation 2575 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i37 %shl_ln728_76, i37 %sext_ln703_76"   --->   Operation 2575 'add' 'add_ln1192_80' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 2576 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1118_77 = mul i36 %sext_ln1118_82, i36 %zext_ln1116_74"   --->   Operation 2576 'mul' 'mul_ln1118_77' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_80, i32 16, i32 36"   --->   Operation 2577 'partselect' 'tmp_125' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_227 : Operation 2578 [1/1] (0.00ns)   --->   "%shl_ln728_77 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_125, i16 0"   --->   Operation 2578 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_227 : Operation 2579 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_81)   --->   "%sext_ln703_77 = sext i36 %mul_ln1118_77"   --->   Operation 2579 'sext' 'sext_ln703_77' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_227 : Operation 2580 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i37 %shl_ln728_77, i37 %sext_ln703_77"   --->   Operation 2580 'add' 'add_ln1192_81' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 2581 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1118_78 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_75"   --->   Operation 2581 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 2582 [1/2] (0.79ns)   --->   "%layer_11_weights_V_10_load = load i4 %layer_11_weights_V_10_addr"   --->   Operation 2582 'load' 'layer_11_weights_V_10_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_227 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i17 %layer_11_weights_V_10_load"   --->   Operation 2583 'sext' 'sext_ln1118_84' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_227 : Operation 2584 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln703_5 = mul i37 %sext_ln1118_84, i37 %zext_ln1116_76"   --->   Operation 2584 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_227 : Operation 2585 [1/1] (0.00ns)   --->   "%layer_11_weights_V_11_addr = getelementptr i17 %layer_11_weights_V_11, i64 0, i64 %i_10_cast"   --->   Operation 2585 'getelementptr' 'layer_11_weights_V_11_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_227 : Operation 2586 [2/2] (0.79ns)   --->   "%layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr"   --->   Operation 2586 'load' 'layer_11_weights_V_11_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>

State 228 <SV = 77> <Delay = 1.87>
ST_228 : Operation 2587 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i37 %shl_ln728_77, i37 %sext_ln703_77"   --->   Operation 2587 'add' 'add_ln1192_81' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 2588 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1118_78 = mul i36 %sext_ln1118_83, i36 %zext_ln1116_75"   --->   Operation 2588 'mul' 'mul_ln1118_78' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 2589 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_81, i32 16, i32 36"   --->   Operation 2589 'partselect' 'tmp_126' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_228 : Operation 2590 [1/1] (0.00ns)   --->   "%shl_ln728_78 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_126, i16 0"   --->   Operation 2590 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_228 : Operation 2591 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_82)   --->   "%sext_ln703_78 = sext i36 %mul_ln1118_78"   --->   Operation 2591 'sext' 'sext_ln703_78' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_228 : Operation 2592 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i37 %shl_ln728_78, i37 %sext_ln703_78"   --->   Operation 2592 'add' 'add_ln1192_82' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 2593 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln703_5 = mul i37 %sext_ln1118_84, i37 %zext_ln1116_76"   --->   Operation 2593 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 2594 [1/2] (0.79ns)   --->   "%layer_11_weights_V_11_load = load i4 %layer_11_weights_V_11_addr"   --->   Operation 2594 'load' 'layer_11_weights_V_11_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_228 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i17 %layer_11_weights_V_11_load"   --->   Operation 2595 'sext' 'sext_ln1118_85' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_228 : Operation 2596 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln703_6 = mul i37 %sext_ln1118_85, i37 %zext_ln1116_77"   --->   Operation 2596 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_228 : Operation 2597 [1/1] (0.00ns)   --->   "%layer_11_weights_V_12_addr = getelementptr i16 %layer_11_weights_V_12, i64 0, i64 %i_10_cast"   --->   Operation 2597 'getelementptr' 'layer_11_weights_V_12_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_228 : Operation 2598 [2/2] (0.79ns)   --->   "%layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr"   --->   Operation 2598 'load' 'layer_11_weights_V_12_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 229 <SV = 78> <Delay = 1.87>
ST_229 : Operation 2599 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i37 %shl_ln728_78, i37 %sext_ln703_78"   --->   Operation 2599 'add' 'add_ln1192_82' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 2600 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln703_5 = mul i37 %sext_ln1118_84, i37 %zext_ln1116_76"   --->   Operation 2600 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_82, i32 16, i32 36"   --->   Operation 2601 'partselect' 'tmp_127' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_229 : Operation 2602 [1/1] (0.00ns)   --->   "%shl_ln728_79 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_127, i16 0"   --->   Operation 2602 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_229 : Operation 2603 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_83 = add i37 %shl_ln728_79, i37 %mul_ln703_5"   --->   Operation 2603 'add' 'add_ln1192_83' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 2604 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln703_6 = mul i37 %sext_ln1118_85, i37 %zext_ln1116_77"   --->   Operation 2604 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 2605 [1/2] (0.79ns)   --->   "%layer_11_weights_V_12_load = load i4 %layer_11_weights_V_12_addr"   --->   Operation 2605 'load' 'layer_11_weights_V_12_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_229 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i16 %layer_11_weights_V_12_load"   --->   Operation 2606 'sext' 'sext_ln1118_86' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_229 : Operation 2607 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1118_79 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_78"   --->   Operation 2607 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_229 : Operation 2608 [1/1] (0.00ns)   --->   "%layer_11_weights_V_13_addr = getelementptr i16 %layer_11_weights_V_13, i64 0, i64 %i_10_cast"   --->   Operation 2608 'getelementptr' 'layer_11_weights_V_13_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_229 : Operation 2609 [2/2] (0.79ns)   --->   "%layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr"   --->   Operation 2609 'load' 'layer_11_weights_V_13_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 230 <SV = 79> <Delay = 1.87>
ST_230 : Operation 2610 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_83 = add i37 %shl_ln728_79, i37 %mul_ln703_5"   --->   Operation 2610 'add' 'add_ln1192_83' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 2611 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln703_6 = mul i37 %sext_ln1118_85, i37 %zext_ln1116_77"   --->   Operation 2611 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_83, i32 16, i32 36"   --->   Operation 2612 'partselect' 'tmp_128' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_230 : Operation 2613 [1/1] (0.00ns)   --->   "%shl_ln728_80 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_128, i16 0"   --->   Operation 2613 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_230 : Operation 2614 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_84 = add i37 %shl_ln728_80, i37 %mul_ln703_6"   --->   Operation 2614 'add' 'add_ln1192_84' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 2615 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1118_79 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_78"   --->   Operation 2615 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 2616 [1/2] (0.79ns)   --->   "%layer_11_weights_V_13_load = load i4 %layer_11_weights_V_13_addr"   --->   Operation 2616 'load' 'layer_11_weights_V_13_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_230 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i16 %layer_11_weights_V_13_load"   --->   Operation 2617 'sext' 'sext_ln1118_87' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_230 : Operation 2618 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln1118_80 = mul i36 %sext_ln1118_87, i36 %zext_ln1116_79"   --->   Operation 2618 'mul' 'mul_ln1118_80' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 2619 [1/1] (0.00ns)   --->   "%layer_11_weights_V_14_addr = getelementptr i16 %layer_11_weights_V_14, i64 0, i64 %i_10_cast"   --->   Operation 2619 'getelementptr' 'layer_11_weights_V_14_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_230 : Operation 2620 [2/2] (0.79ns)   --->   "%layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr"   --->   Operation 2620 'load' 'layer_11_weights_V_14_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 231 <SV = 80> <Delay = 1.87>
ST_231 : Operation 2621 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_84 = add i37 %shl_ln728_80, i37 %mul_ln703_6"   --->   Operation 2621 'add' 'add_ln1192_84' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 2622 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1118_79 = mul i36 %sext_ln1118_86, i36 %zext_ln1116_78"   --->   Operation 2622 'mul' 'mul_ln1118_79' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_84, i32 16, i32 36"   --->   Operation 2623 'partselect' 'tmp_129' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_231 : Operation 2624 [1/1] (0.00ns)   --->   "%shl_ln728_81 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_129, i16 0"   --->   Operation 2624 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_231 : Operation 2625 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_85)   --->   "%sext_ln703_79 = sext i36 %mul_ln1118_79"   --->   Operation 2625 'sext' 'sext_ln703_79' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_231 : Operation 2626 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i37 %shl_ln728_81, i37 %sext_ln703_79"   --->   Operation 2626 'add' 'add_ln1192_85' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 2627 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln1118_80 = mul i36 %sext_ln1118_87, i36 %zext_ln1116_79"   --->   Operation 2627 'mul' 'mul_ln1118_80' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 2628 [1/2] (0.79ns)   --->   "%layer_11_weights_V_14_load = load i4 %layer_11_weights_V_14_addr"   --->   Operation 2628 'load' 'layer_11_weights_V_14_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_231 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i16 %layer_11_weights_V_14_load"   --->   Operation 2629 'sext' 'sext_ln1118_88' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_231 : Operation 2630 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1118_81 = mul i36 %sext_ln1118_88, i36 %zext_ln1116_80"   --->   Operation 2630 'mul' 'mul_ln1118_81' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 2631 [1/1] (0.00ns)   --->   "%layer_11_weights_V_15_addr = getelementptr i16 %layer_11_weights_V_15, i64 0, i64 %i_10_cast"   --->   Operation 2631 'getelementptr' 'layer_11_weights_V_15_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_231 : Operation 2632 [2/2] (0.79ns)   --->   "%layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr"   --->   Operation 2632 'load' 'layer_11_weights_V_15_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 232 <SV = 81> <Delay = 1.87>
ST_232 : Operation 2633 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i37 %shl_ln728_81, i37 %sext_ln703_79"   --->   Operation 2633 'add' 'add_ln1192_85' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 2634 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln1118_80 = mul i36 %sext_ln1118_87, i36 %zext_ln1116_79"   --->   Operation 2634 'mul' 'mul_ln1118_80' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 2635 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_85, i32 16, i32 36"   --->   Operation 2635 'partselect' 'tmp_130' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_232 : Operation 2636 [1/1] (0.00ns)   --->   "%shl_ln728_82 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_130, i16 0"   --->   Operation 2636 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_232 : Operation 2637 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_86)   --->   "%sext_ln703_80 = sext i36 %mul_ln1118_80"   --->   Operation 2637 'sext' 'sext_ln703_80' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_232 : Operation 2638 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_86 = add i37 %shl_ln728_82, i37 %sext_ln703_80"   --->   Operation 2638 'add' 'add_ln1192_86' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 2639 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1118_81 = mul i36 %sext_ln1118_88, i36 %zext_ln1116_80"   --->   Operation 2639 'mul' 'mul_ln1118_81' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 2640 [1/2] (0.79ns)   --->   "%layer_11_weights_V_15_load = load i4 %layer_11_weights_V_15_addr"   --->   Operation 2640 'load' 'layer_11_weights_V_15_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_232 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i16 %layer_11_weights_V_15_load"   --->   Operation 2641 'sext' 'sext_ln1118_89' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_232 : Operation 2642 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1118_82 = mul i36 %sext_ln1118_89, i36 %zext_ln1116_81"   --->   Operation 2642 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 2643 [1/1] (0.00ns)   --->   "%layer_11_weights_V_16_addr = getelementptr i16 %layer_11_weights_V_16, i64 0, i64 %i_10_cast"   --->   Operation 2643 'getelementptr' 'layer_11_weights_V_16_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_232 : Operation 2644 [2/2] (0.79ns)   --->   "%layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr"   --->   Operation 2644 'load' 'layer_11_weights_V_16_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 233 <SV = 82> <Delay = 1.87>
ST_233 : Operation 2645 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_86 = add i37 %shl_ln728_82, i37 %sext_ln703_80"   --->   Operation 2645 'add' 'add_ln1192_86' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2646 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1118_81 = mul i36 %sext_ln1118_88, i36 %zext_ln1116_80"   --->   Operation 2646 'mul' 'mul_ln1118_81' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_86, i32 16, i32 36"   --->   Operation 2647 'partselect' 'tmp_131' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_233 : Operation 2648 [1/1] (0.00ns)   --->   "%shl_ln728_83 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_131, i16 0"   --->   Operation 2648 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_233 : Operation 2649 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_87)   --->   "%sext_ln703_81 = sext i36 %mul_ln1118_81"   --->   Operation 2649 'sext' 'sext_ln703_81' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_233 : Operation 2650 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i37 %shl_ln728_83, i37 %sext_ln703_81"   --->   Operation 2650 'add' 'add_ln1192_87' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2651 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1118_82 = mul i36 %sext_ln1118_89, i36 %zext_ln1116_81"   --->   Operation 2651 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2652 [1/2] (0.79ns)   --->   "%layer_11_weights_V_16_load = load i4 %layer_11_weights_V_16_addr"   --->   Operation 2652 'load' 'layer_11_weights_V_16_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_233 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i16 %layer_11_weights_V_16_load"   --->   Operation 2653 'sext' 'sext_ln1118_90' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_233 : Operation 2654 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1118_83 = mul i36 %sext_ln1118_90, i36 %zext_ln1116_82"   --->   Operation 2654 'mul' 'mul_ln1118_83' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2655 [1/1] (0.00ns)   --->   "%layer_11_weights_V_17_addr = getelementptr i16 %layer_11_weights_V_17, i64 0, i64 %i_10_cast"   --->   Operation 2655 'getelementptr' 'layer_11_weights_V_17_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_233 : Operation 2656 [2/2] (0.79ns)   --->   "%layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr"   --->   Operation 2656 'load' 'layer_11_weights_V_17_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 234 <SV = 83> <Delay = 1.87>
ST_234 : Operation 2657 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i37 %shl_ln728_83, i37 %sext_ln703_81"   --->   Operation 2657 'add' 'add_ln1192_87' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 2658 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1118_82 = mul i36 %sext_ln1118_89, i36 %zext_ln1116_81"   --->   Operation 2658 'mul' 'mul_ln1118_82' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_87, i32 16, i32 36"   --->   Operation 2659 'partselect' 'tmp_132' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_234 : Operation 2660 [1/1] (0.00ns)   --->   "%shl_ln728_84 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_132, i16 0"   --->   Operation 2660 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_234 : Operation 2661 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_88)   --->   "%sext_ln703_82 = sext i36 %mul_ln1118_82"   --->   Operation 2661 'sext' 'sext_ln703_82' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_234 : Operation 2662 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i37 %shl_ln728_84, i37 %sext_ln703_82"   --->   Operation 2662 'add' 'add_ln1192_88' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 2663 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1118_83 = mul i36 %sext_ln1118_90, i36 %zext_ln1116_82"   --->   Operation 2663 'mul' 'mul_ln1118_83' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 2664 [1/2] (0.79ns)   --->   "%layer_11_weights_V_17_load = load i4 %layer_11_weights_V_17_addr"   --->   Operation 2664 'load' 'layer_11_weights_V_17_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_234 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i16 %layer_11_weights_V_17_load"   --->   Operation 2665 'sext' 'sext_ln1118_91' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_234 : Operation 2666 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1118_84 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_83"   --->   Operation 2666 'mul' 'mul_ln1118_84' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_234 : Operation 2667 [1/1] (0.00ns)   --->   "%layer_11_weights_V_18_addr = getelementptr i16 %layer_11_weights_V_18, i64 0, i64 %i_10_cast"   --->   Operation 2667 'getelementptr' 'layer_11_weights_V_18_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_234 : Operation 2668 [2/2] (0.79ns)   --->   "%layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr"   --->   Operation 2668 'load' 'layer_11_weights_V_18_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 235 <SV = 84> <Delay = 1.87>
ST_235 : Operation 2669 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i37 %shl_ln728_84, i37 %sext_ln703_82"   --->   Operation 2669 'add' 'add_ln1192_88' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 2670 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1118_83 = mul i36 %sext_ln1118_90, i36 %zext_ln1116_82"   --->   Operation 2670 'mul' 'mul_ln1118_83' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_88, i32 16, i32 36"   --->   Operation 2671 'partselect' 'tmp_133' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_235 : Operation 2672 [1/1] (0.00ns)   --->   "%shl_ln728_85 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_133, i16 0"   --->   Operation 2672 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_235 : Operation 2673 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_89)   --->   "%sext_ln703_83 = sext i36 %mul_ln1118_83"   --->   Operation 2673 'sext' 'sext_ln703_83' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_235 : Operation 2674 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_89 = add i37 %shl_ln728_85, i37 %sext_ln703_83"   --->   Operation 2674 'add' 'add_ln1192_89' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 2675 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1118_84 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_83"   --->   Operation 2675 'mul' 'mul_ln1118_84' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 2676 [1/2] (0.79ns)   --->   "%layer_11_weights_V_18_load = load i4 %layer_11_weights_V_18_addr"   --->   Operation 2676 'load' 'layer_11_weights_V_18_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_235 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i16 %layer_11_weights_V_18_load"   --->   Operation 2677 'sext' 'sext_ln1118_92' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_235 : Operation 2678 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_85 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_84"   --->   Operation 2678 'mul' 'mul_ln1118_85' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_235 : Operation 2679 [1/1] (0.00ns)   --->   "%layer_11_weights_V_19_addr = getelementptr i16 %layer_11_weights_V_19, i64 0, i64 %i_10_cast"   --->   Operation 2679 'getelementptr' 'layer_11_weights_V_19_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_235 : Operation 2680 [2/2] (0.79ns)   --->   "%layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr"   --->   Operation 2680 'load' 'layer_11_weights_V_19_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 236 <SV = 85> <Delay = 1.87>
ST_236 : Operation 2681 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_89 = add i37 %shl_ln728_85, i37 %sext_ln703_83"   --->   Operation 2681 'add' 'add_ln1192_89' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 2682 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1118_84 = mul i36 %sext_ln1118_91, i36 %zext_ln1116_83"   --->   Operation 2682 'mul' 'mul_ln1118_84' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_89, i32 16, i32 36"   --->   Operation 2683 'partselect' 'tmp_134' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_236 : Operation 2684 [1/1] (0.00ns)   --->   "%shl_ln728_86 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_134, i16 0"   --->   Operation 2684 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_236 : Operation 2685 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_90)   --->   "%sext_ln703_84 = sext i36 %mul_ln1118_84"   --->   Operation 2685 'sext' 'sext_ln703_84' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_236 : Operation 2686 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_90 = add i37 %shl_ln728_86, i37 %sext_ln703_84"   --->   Operation 2686 'add' 'add_ln1192_90' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 2687 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_85 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_84"   --->   Operation 2687 'mul' 'mul_ln1118_85' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 2688 [1/2] (0.79ns)   --->   "%layer_11_weights_V_19_load = load i4 %layer_11_weights_V_19_addr"   --->   Operation 2688 'load' 'layer_11_weights_V_19_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_236 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i16 %layer_11_weights_V_19_load"   --->   Operation 2689 'sext' 'sext_ln1118_93' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_236 : Operation 2690 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_86 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_85"   --->   Operation 2690 'mul' 'mul_ln1118_86' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_236 : Operation 2691 [1/1] (0.00ns)   --->   "%layer_11_weights_V_20_addr = getelementptr i16 %layer_11_weights_V_20, i64 0, i64 %i_10_cast"   --->   Operation 2691 'getelementptr' 'layer_11_weights_V_20_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_236 : Operation 2692 [2/2] (0.79ns)   --->   "%layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr"   --->   Operation 2692 'load' 'layer_11_weights_V_20_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 237 <SV = 86> <Delay = 1.87>
ST_237 : Operation 2693 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_90 = add i37 %shl_ln728_86, i37 %sext_ln703_84"   --->   Operation 2693 'add' 'add_ln1192_90' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 2694 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_85 = mul i36 %sext_ln1118_92, i36 %zext_ln1116_84"   --->   Operation 2694 'mul' 'mul_ln1118_85' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_90, i32 16, i32 36"   --->   Operation 2695 'partselect' 'tmp_135' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_237 : Operation 2696 [1/1] (0.00ns)   --->   "%shl_ln728_87 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_135, i16 0"   --->   Operation 2696 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_237 : Operation 2697 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_91)   --->   "%sext_ln703_85 = sext i36 %mul_ln1118_85"   --->   Operation 2697 'sext' 'sext_ln703_85' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_237 : Operation 2698 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i37 %shl_ln728_87, i37 %sext_ln703_85"   --->   Operation 2698 'add' 'add_ln1192_91' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 2699 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_86 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_85"   --->   Operation 2699 'mul' 'mul_ln1118_86' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 2700 [1/2] (0.79ns)   --->   "%layer_11_weights_V_20_load = load i4 %layer_11_weights_V_20_addr"   --->   Operation 2700 'load' 'layer_11_weights_V_20_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_237 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i16 %layer_11_weights_V_20_load"   --->   Operation 2701 'sext' 'sext_ln1118_94' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_237 : Operation 2702 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1118_87 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_86"   --->   Operation 2702 'mul' 'mul_ln1118_87' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_237 : Operation 2703 [1/1] (0.00ns)   --->   "%layer_11_weights_V_21_addr = getelementptr i16 %layer_11_weights_V_21, i64 0, i64 %i_10_cast"   --->   Operation 2703 'getelementptr' 'layer_11_weights_V_21_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_237 : Operation 2704 [2/2] (0.79ns)   --->   "%layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr"   --->   Operation 2704 'load' 'layer_11_weights_V_21_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 238 <SV = 87> <Delay = 1.87>
ST_238 : Operation 2705 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i37 %shl_ln728_87, i37 %sext_ln703_85"   --->   Operation 2705 'add' 'add_ln1192_91' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 2706 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_86 = mul i36 %sext_ln1118_93, i36 %zext_ln1116_85"   --->   Operation 2706 'mul' 'mul_ln1118_86' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 2707 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_91, i32 16, i32 36"   --->   Operation 2707 'partselect' 'tmp_136' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_238 : Operation 2708 [1/1] (0.00ns)   --->   "%shl_ln728_88 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_136, i16 0"   --->   Operation 2708 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_238 : Operation 2709 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_92)   --->   "%sext_ln703_86 = sext i36 %mul_ln1118_86"   --->   Operation 2709 'sext' 'sext_ln703_86' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_238 : Operation 2710 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i37 %shl_ln728_88, i37 %sext_ln703_86"   --->   Operation 2710 'add' 'add_ln1192_92' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 2711 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1118_87 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_86"   --->   Operation 2711 'mul' 'mul_ln1118_87' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 2712 [1/2] (0.79ns)   --->   "%layer_11_weights_V_21_load = load i4 %layer_11_weights_V_21_addr"   --->   Operation 2712 'load' 'layer_11_weights_V_21_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_238 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i16 %layer_11_weights_V_21_load"   --->   Operation 2713 'sext' 'sext_ln1118_95' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_238 : Operation 2714 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1118_88 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_87"   --->   Operation 2714 'mul' 'mul_ln1118_88' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_238 : Operation 2715 [1/1] (0.00ns)   --->   "%layer_11_weights_V_22_addr = getelementptr i16 %layer_11_weights_V_22, i64 0, i64 %i_10_cast"   --->   Operation 2715 'getelementptr' 'layer_11_weights_V_22_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_238 : Operation 2716 [2/2] (0.79ns)   --->   "%layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr"   --->   Operation 2716 'load' 'layer_11_weights_V_22_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 239 <SV = 88> <Delay = 1.87>
ST_239 : Operation 2717 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i37 %shl_ln728_88, i37 %sext_ln703_86"   --->   Operation 2717 'add' 'add_ln1192_92' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 2718 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1118_87 = mul i36 %sext_ln1118_94, i36 %zext_ln1116_86"   --->   Operation 2718 'mul' 'mul_ln1118_87' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_92, i32 16, i32 36"   --->   Operation 2719 'partselect' 'tmp_137' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_239 : Operation 2720 [1/1] (0.00ns)   --->   "%shl_ln728_89 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_137, i16 0"   --->   Operation 2720 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_239 : Operation 2721 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_93)   --->   "%sext_ln703_87 = sext i36 %mul_ln1118_87"   --->   Operation 2721 'sext' 'sext_ln703_87' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_239 : Operation 2722 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_93 = add i37 %shl_ln728_89, i37 %sext_ln703_87"   --->   Operation 2722 'add' 'add_ln1192_93' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 2723 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1118_88 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_87"   --->   Operation 2723 'mul' 'mul_ln1118_88' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 2724 [1/2] (0.79ns)   --->   "%layer_11_weights_V_22_load = load i4 %layer_11_weights_V_22_addr"   --->   Operation 2724 'load' 'layer_11_weights_V_22_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_239 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i16 %layer_11_weights_V_22_load"   --->   Operation 2725 'sext' 'sext_ln1118_96' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_239 : Operation 2726 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1118_89 = mul i36 %sext_ln1118_96, i36 %zext_ln1116_88"   --->   Operation 2726 'mul' 'mul_ln1118_89' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_239 : Operation 2727 [1/1] (0.00ns)   --->   "%layer_11_weights_V_23_addr = getelementptr i16 %layer_11_weights_V_23, i64 0, i64 %i_10_cast"   --->   Operation 2727 'getelementptr' 'layer_11_weights_V_23_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_239 : Operation 2728 [2/2] (0.79ns)   --->   "%layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr"   --->   Operation 2728 'load' 'layer_11_weights_V_23_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 240 <SV = 89> <Delay = 1.87>
ST_240 : Operation 2729 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_93 = add i37 %shl_ln728_89, i37 %sext_ln703_87"   --->   Operation 2729 'add' 'add_ln1192_93' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 2730 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1118_88 = mul i36 %sext_ln1118_95, i36 %zext_ln1116_87"   --->   Operation 2730 'mul' 'mul_ln1118_88' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_93, i32 16, i32 36"   --->   Operation 2731 'partselect' 'tmp_138' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_240 : Operation 2732 [1/1] (0.00ns)   --->   "%shl_ln728_90 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_138, i16 0"   --->   Operation 2732 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_240 : Operation 2733 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_94)   --->   "%sext_ln703_88 = sext i36 %mul_ln1118_88"   --->   Operation 2733 'sext' 'sext_ln703_88' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_240 : Operation 2734 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i37 %shl_ln728_90, i37 %sext_ln703_88"   --->   Operation 2734 'add' 'add_ln1192_94' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 2735 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1118_89 = mul i36 %sext_ln1118_96, i36 %zext_ln1116_88"   --->   Operation 2735 'mul' 'mul_ln1118_89' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 2736 [1/2] (0.79ns)   --->   "%layer_11_weights_V_23_load = load i4 %layer_11_weights_V_23_addr"   --->   Operation 2736 'load' 'layer_11_weights_V_23_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_240 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i16 %layer_11_weights_V_23_load"   --->   Operation 2737 'sext' 'sext_ln1118_97' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_240 : Operation 2738 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1118_90 = mul i36 %sext_ln1118_97, i36 %zext_ln1116_89"   --->   Operation 2738 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_240 : Operation 2739 [1/1] (0.00ns)   --->   "%layer_11_weights_V_24_addr = getelementptr i16 %layer_11_weights_V_24, i64 0, i64 %i_10_cast"   --->   Operation 2739 'getelementptr' 'layer_11_weights_V_24_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_240 : Operation 2740 [2/2] (0.79ns)   --->   "%layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr"   --->   Operation 2740 'load' 'layer_11_weights_V_24_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 241 <SV = 90> <Delay = 1.87>
ST_241 : Operation 2741 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i37 %shl_ln728_90, i37 %sext_ln703_88"   --->   Operation 2741 'add' 'add_ln1192_94' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 2742 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1118_89 = mul i36 %sext_ln1118_96, i36 %zext_ln1116_88"   --->   Operation 2742 'mul' 'mul_ln1118_89' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_94, i32 16, i32 36"   --->   Operation 2743 'partselect' 'tmp_139' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_241 : Operation 2744 [1/1] (0.00ns)   --->   "%shl_ln728_91 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_139, i16 0"   --->   Operation 2744 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_241 : Operation 2745 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_95)   --->   "%sext_ln703_89 = sext i36 %mul_ln1118_89"   --->   Operation 2745 'sext' 'sext_ln703_89' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_241 : Operation 2746 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_95 = add i37 %shl_ln728_91, i37 %sext_ln703_89"   --->   Operation 2746 'add' 'add_ln1192_95' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 2747 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1118_90 = mul i36 %sext_ln1118_97, i36 %zext_ln1116_89"   --->   Operation 2747 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 2748 [1/2] (0.79ns)   --->   "%layer_11_weights_V_24_load = load i4 %layer_11_weights_V_24_addr"   --->   Operation 2748 'load' 'layer_11_weights_V_24_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_241 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i16 %layer_11_weights_V_24_load"   --->   Operation 2749 'sext' 'sext_ln1118_98' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_241 : Operation 2750 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1118_91 = mul i36 %sext_ln1118_98, i36 %zext_ln1116_90"   --->   Operation 2750 'mul' 'mul_ln1118_91' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 2751 [1/1] (0.00ns)   --->   "%layer_11_weights_V_25_addr = getelementptr i17 %layer_11_weights_V_25, i64 0, i64 %i_10_cast"   --->   Operation 2751 'getelementptr' 'layer_11_weights_V_25_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_241 : Operation 2752 [2/2] (0.79ns)   --->   "%layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr"   --->   Operation 2752 'load' 'layer_11_weights_V_25_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>

State 242 <SV = 91> <Delay = 1.87>
ST_242 : Operation 2753 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_95 = add i37 %shl_ln728_91, i37 %sext_ln703_89"   --->   Operation 2753 'add' 'add_ln1192_95' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 2754 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1118_90 = mul i36 %sext_ln1118_97, i36 %zext_ln1116_89"   --->   Operation 2754 'mul' 'mul_ln1118_90' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 2755 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_95, i32 16, i32 36"   --->   Operation 2755 'partselect' 'tmp_140' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_242 : Operation 2756 [1/1] (0.00ns)   --->   "%shl_ln728_92 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_140, i16 0"   --->   Operation 2756 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_242 : Operation 2757 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_96)   --->   "%sext_ln703_90 = sext i36 %mul_ln1118_90"   --->   Operation 2757 'sext' 'sext_ln703_90' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_242 : Operation 2758 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_96 = add i37 %shl_ln728_92, i37 %sext_ln703_90"   --->   Operation 2758 'add' 'add_ln1192_96' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 2759 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1118_91 = mul i36 %sext_ln1118_98, i36 %zext_ln1116_90"   --->   Operation 2759 'mul' 'mul_ln1118_91' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 2760 [1/2] (0.79ns)   --->   "%layer_11_weights_V_25_load = load i4 %layer_11_weights_V_25_addr"   --->   Operation 2760 'load' 'layer_11_weights_V_25_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 16> <ROM>
ST_242 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i17 %layer_11_weights_V_25_load"   --->   Operation 2761 'sext' 'sext_ln1118_99' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_242 : Operation 2762 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln703_7 = mul i37 %sext_ln1118_99, i37 %zext_ln1116_91"   --->   Operation 2762 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_242 : Operation 2763 [1/1] (0.00ns)   --->   "%layer_11_weights_V_26_addr = getelementptr i16 %layer_11_weights_V_26, i64 0, i64 %i_10_cast"   --->   Operation 2763 'getelementptr' 'layer_11_weights_V_26_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_242 : Operation 2764 [2/2] (0.79ns)   --->   "%layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr"   --->   Operation 2764 'load' 'layer_11_weights_V_26_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 243 <SV = 92> <Delay = 1.87>
ST_243 : Operation 2765 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_96 = add i37 %shl_ln728_92, i37 %sext_ln703_90"   --->   Operation 2765 'add' 'add_ln1192_96' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 2766 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1118_91 = mul i36 %sext_ln1118_98, i36 %zext_ln1116_90"   --->   Operation 2766 'mul' 'mul_ln1118_91' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_96, i32 16, i32 36"   --->   Operation 2767 'partselect' 'tmp_141' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_243 : Operation 2768 [1/1] (0.00ns)   --->   "%shl_ln728_93 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_141, i16 0"   --->   Operation 2768 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_243 : Operation 2769 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_97)   --->   "%sext_ln703_91 = sext i36 %mul_ln1118_91"   --->   Operation 2769 'sext' 'sext_ln703_91' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_243 : Operation 2770 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_97 = add i37 %shl_ln728_93, i37 %sext_ln703_91"   --->   Operation 2770 'add' 'add_ln1192_97' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 2771 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln703_7 = mul i37 %sext_ln1118_99, i37 %zext_ln1116_91"   --->   Operation 2771 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 2772 [1/2] (0.79ns)   --->   "%layer_11_weights_V_26_load = load i4 %layer_11_weights_V_26_addr"   --->   Operation 2772 'load' 'layer_11_weights_V_26_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_243 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i16 %layer_11_weights_V_26_load"   --->   Operation 2773 'sext' 'sext_ln1118_100' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_243 : Operation 2774 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1118_92 = mul i36 %sext_ln1118_100, i36 %zext_ln1116_92"   --->   Operation 2774 'mul' 'mul_ln1118_92' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_243 : Operation 2775 [1/1] (0.00ns)   --->   "%layer_11_weights_V_27_addr = getelementptr i16 %layer_11_weights_V_27, i64 0, i64 %i_10_cast"   --->   Operation 2775 'getelementptr' 'layer_11_weights_V_27_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_243 : Operation 2776 [2/2] (0.79ns)   --->   "%layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr"   --->   Operation 2776 'load' 'layer_11_weights_V_27_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 244 <SV = 93> <Delay = 1.87>
ST_244 : Operation 2777 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_97 = add i37 %shl_ln728_93, i37 %sext_ln703_91"   --->   Operation 2777 'add' 'add_ln1192_97' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 2778 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln703_7 = mul i37 %sext_ln1118_99, i37 %zext_ln1116_91"   --->   Operation 2778 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 2779 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_97, i32 16, i32 36"   --->   Operation 2779 'partselect' 'tmp_142' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_244 : Operation 2780 [1/1] (0.00ns)   --->   "%shl_ln728_94 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_142, i16 0"   --->   Operation 2780 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_244 : Operation 2781 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_98 = add i37 %shl_ln728_94, i37 %mul_ln703_7"   --->   Operation 2781 'add' 'add_ln1192_98' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 2782 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1118_92 = mul i36 %sext_ln1118_100, i36 %zext_ln1116_92"   --->   Operation 2782 'mul' 'mul_ln1118_92' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 2783 [1/2] (0.79ns)   --->   "%layer_11_weights_V_27_load = load i4 %layer_11_weights_V_27_addr"   --->   Operation 2783 'load' 'layer_11_weights_V_27_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_244 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i16 %layer_11_weights_V_27_load"   --->   Operation 2784 'sext' 'sext_ln1118_101' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_244 : Operation 2785 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1118_93 = mul i36 %sext_ln1118_101, i36 %zext_ln1116_93"   --->   Operation 2785 'mul' 'mul_ln1118_93' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 2786 [1/1] (0.00ns)   --->   "%layer_11_weights_V_28_addr = getelementptr i16 %layer_11_weights_V_28, i64 0, i64 %i_10_cast"   --->   Operation 2786 'getelementptr' 'layer_11_weights_V_28_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_244 : Operation 2787 [2/2] (0.79ns)   --->   "%layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr"   --->   Operation 2787 'load' 'layer_11_weights_V_28_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 245 <SV = 94> <Delay = 1.87>
ST_245 : Operation 2788 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_98 = add i37 %shl_ln728_94, i37 %mul_ln703_7"   --->   Operation 2788 'add' 'add_ln1192_98' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 2789 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1118_92 = mul i36 %sext_ln1118_100, i36 %zext_ln1116_92"   --->   Operation 2789 'mul' 'mul_ln1118_92' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 2790 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_98, i32 16, i32 36"   --->   Operation 2790 'partselect' 'tmp_143' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_245 : Operation 2791 [1/1] (0.00ns)   --->   "%shl_ln728_95 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_143, i16 0"   --->   Operation 2791 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_245 : Operation 2792 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_99)   --->   "%sext_ln703_92 = sext i36 %mul_ln1118_92"   --->   Operation 2792 'sext' 'sext_ln703_92' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_245 : Operation 2793 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_99 = add i37 %shl_ln728_95, i37 %sext_ln703_92"   --->   Operation 2793 'add' 'add_ln1192_99' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 2794 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1118_93 = mul i36 %sext_ln1118_101, i36 %zext_ln1116_93"   --->   Operation 2794 'mul' 'mul_ln1118_93' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 2795 [1/2] (0.79ns)   --->   "%layer_11_weights_V_28_load = load i4 %layer_11_weights_V_28_addr"   --->   Operation 2795 'load' 'layer_11_weights_V_28_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_245 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i16 %layer_11_weights_V_28_load"   --->   Operation 2796 'sext' 'sext_ln1118_102' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_245 : Operation 2797 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1118_94 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_94"   --->   Operation 2797 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 2798 [1/1] (0.00ns)   --->   "%layer_11_weights_V_29_addr = getelementptr i16 %layer_11_weights_V_29, i64 0, i64 %i_10_cast"   --->   Operation 2798 'getelementptr' 'layer_11_weights_V_29_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_245 : Operation 2799 [2/2] (0.79ns)   --->   "%layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr"   --->   Operation 2799 'load' 'layer_11_weights_V_29_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 246 <SV = 95> <Delay = 1.87>
ST_246 : Operation 2800 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_99 = add i37 %shl_ln728_95, i37 %sext_ln703_92"   --->   Operation 2800 'add' 'add_ln1192_99' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 2801 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1118_93 = mul i36 %sext_ln1118_101, i36 %zext_ln1116_93"   --->   Operation 2801 'mul' 'mul_ln1118_93' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_99, i32 16, i32 36"   --->   Operation 2802 'partselect' 'tmp_144' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_246 : Operation 2803 [1/1] (0.00ns)   --->   "%shl_ln728_96 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_144, i16 0"   --->   Operation 2803 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_246 : Operation 2804 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_100)   --->   "%sext_ln703_93 = sext i36 %mul_ln1118_93"   --->   Operation 2804 'sext' 'sext_ln703_93' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_246 : Operation 2805 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_100 = add i37 %shl_ln728_96, i37 %sext_ln703_93"   --->   Operation 2805 'add' 'add_ln1192_100' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 2806 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1118_94 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_94"   --->   Operation 2806 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 2807 [1/2] (0.79ns)   --->   "%layer_11_weights_V_29_load = load i4 %layer_11_weights_V_29_addr"   --->   Operation 2807 'load' 'layer_11_weights_V_29_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_246 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i16 %layer_11_weights_V_29_load"   --->   Operation 2808 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_246 : Operation 2809 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1118_95 = mul i36 %sext_ln1118_103, i36 %zext_ln1116_95"   --->   Operation 2809 'mul' 'mul_ln1118_95' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 2810 [1/1] (0.00ns)   --->   "%layer_11_weights_V_30_addr = getelementptr i16 %layer_11_weights_V_30, i64 0, i64 %i_10_cast"   --->   Operation 2810 'getelementptr' 'layer_11_weights_V_30_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_246 : Operation 2811 [2/2] (0.79ns)   --->   "%layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr"   --->   Operation 2811 'load' 'layer_11_weights_V_30_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 247 <SV = 96> <Delay = 1.87>
ST_247 : Operation 2812 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_100 = add i37 %shl_ln728_96, i37 %sext_ln703_93"   --->   Operation 2812 'add' 'add_ln1192_100' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 2813 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1118_94 = mul i36 %sext_ln1118_102, i36 %zext_ln1116_94"   --->   Operation 2813 'mul' 'mul_ln1118_94' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_100, i32 16, i32 36"   --->   Operation 2814 'partselect' 'tmp_145' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_247 : Operation 2815 [1/1] (0.00ns)   --->   "%shl_ln728_97 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_145, i16 0"   --->   Operation 2815 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_247 : Operation 2816 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_101)   --->   "%sext_ln703_94 = sext i36 %mul_ln1118_94"   --->   Operation 2816 'sext' 'sext_ln703_94' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_247 : Operation 2817 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_101 = add i37 %shl_ln728_97, i37 %sext_ln703_94"   --->   Operation 2817 'add' 'add_ln1192_101' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 2818 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1118_95 = mul i36 %sext_ln1118_103, i36 %zext_ln1116_95"   --->   Operation 2818 'mul' 'mul_ln1118_95' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 2819 [1/2] (0.79ns)   --->   "%layer_11_weights_V_30_load = load i4 %layer_11_weights_V_30_addr"   --->   Operation 2819 'load' 'layer_11_weights_V_30_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_247 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i16 %layer_11_weights_V_30_load"   --->   Operation 2820 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_247 : Operation 2821 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1118_96 = mul i36 %sext_ln1118_104, i36 %zext_ln1116_96"   --->   Operation 2821 'mul' 'mul_ln1118_96' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 2822 [1/1] (0.00ns)   --->   "%layer_11_weights_V_31_addr = getelementptr i16 %layer_11_weights_V_31, i64 0, i64 %i_10_cast"   --->   Operation 2822 'getelementptr' 'layer_11_weights_V_31_addr' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_247 : Operation 2823 [2/2] (0.79ns)   --->   "%layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr"   --->   Operation 2823 'load' 'layer_11_weights_V_31_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 248 <SV = 97> <Delay = 1.87>
ST_248 : Operation 2824 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_101 = add i37 %shl_ln728_97, i37 %sext_ln703_94"   --->   Operation 2824 'add' 'add_ln1192_101' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 2825 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1118_95 = mul i36 %sext_ln1118_103, i36 %zext_ln1116_95"   --->   Operation 2825 'mul' 'mul_ln1118_95' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_101, i32 16, i32 36"   --->   Operation 2826 'partselect' 'tmp_146' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_248 : Operation 2827 [1/1] (0.00ns)   --->   "%shl_ln728_98 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_146, i16 0"   --->   Operation 2827 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_248 : Operation 2828 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_102)   --->   "%sext_ln703_95 = sext i36 %mul_ln1118_95"   --->   Operation 2828 'sext' 'sext_ln703_95' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_248 : Operation 2829 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_102 = add i37 %shl_ln728_98, i37 %sext_ln703_95"   --->   Operation 2829 'add' 'add_ln1192_102' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 2830 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1118_96 = mul i36 %sext_ln1118_104, i36 %zext_ln1116_96"   --->   Operation 2830 'mul' 'mul_ln1118_96' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 2831 [1/2] (0.79ns)   --->   "%layer_11_weights_V_31_load = load i4 %layer_11_weights_V_31_addr"   --->   Operation 2831 'load' 'layer_11_weights_V_31_load' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_248 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i16 %layer_11_weights_V_31_load"   --->   Operation 2832 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_248 : Operation 2833 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1118_97 = mul i36 %sext_ln1118_105, i36 %sext_ln1116_104_cast"   --->   Operation 2833 'mul' 'mul_ln1118_97' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 249 <SV = 98> <Delay = 1.66>
ST_249 : Operation 2834 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_102 = add i37 %shl_ln728_98, i37 %sext_ln703_95"   --->   Operation 2834 'add' 'add_ln1192_102' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 2835 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1118_96 = mul i36 %sext_ln1118_104, i36 %zext_ln1116_96"   --->   Operation 2835 'mul' 'mul_ln1118_96' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_102, i32 16, i32 36"   --->   Operation 2836 'partselect' 'tmp_147' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_249 : Operation 2837 [1/1] (0.00ns)   --->   "%shl_ln728_99 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_147, i16 0"   --->   Operation 2837 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_249 : Operation 2838 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_103)   --->   "%sext_ln703_96 = sext i36 %mul_ln1118_96"   --->   Operation 2838 'sext' 'sext_ln703_96' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_249 : Operation 2839 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_103 = add i37 %shl_ln728_99, i37 %sext_ln703_96"   --->   Operation 2839 'add' 'add_ln1192_103' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 2840 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1118_97 = mul i36 %sext_ln1118_105, i36 %sext_ln1116_104_cast"   --->   Operation 2840 'mul' 'mul_ln1118_97' <Predicate = (!icmp_ln204_2)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 250 <SV = 99> <Delay = 1.66>
ST_250 : Operation 2841 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_103 = add i37 %shl_ln728_99, i37 %sext_ln703_96"   --->   Operation 2841 'add' 'add_ln1192_103' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 2842 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1118_97 = mul i36 %sext_ln1118_105, i36 %sext_ln1116_104_cast"   --->   Operation 2842 'mul' 'mul_ln1118_97' <Predicate = (!icmp_ln204_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 2843 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_103, i32 16, i32 36"   --->   Operation 2843 'partselect' 'tmp_148' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_250 : Operation 2844 [1/1] (0.00ns)   --->   "%shl_ln728_100 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_148, i16 0"   --->   Operation 2844 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_250 : Operation 2845 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_104)   --->   "%sext_ln703_97 = sext i36 %mul_ln1118_97"   --->   Operation 2845 'sext' 'sext_ln703_97' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_250 : Operation 2846 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_104 = add i37 %shl_ln728_100, i37 %sext_ln703_97"   --->   Operation 2846 'add' 'add_ln1192_104' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 251 <SV = 100> <Delay = 2.06>
ST_251 : Operation 2847 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:204]   --->   Operation 2847 'specloopname' 'specloopname_ln204' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_251 : Operation 2848 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_104 = add i37 %shl_ln728_100, i37 %sext_ln703_97"   --->   Operation 2848 'add' 'add_ln1192_104' <Predicate = (!icmp_ln204_2)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 2849 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = partselect i20 @_ssdm_op_PartSelect.i20.i37.i32.i32, i37 %add_ln1192_104, i32 16, i32 35" [../src/hls/cnn.cpp:213]   --->   Operation 2849 'partselect' 'trunc_ln213_1' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_251 : Operation 2850 [1/1] (0.00ns)   --->   "%input_V_3 = getelementptr i20 %layer_11_output_V, i64 0, i64 %i_10_cast" [../src/hls/cnn.cpp:213]   --->   Operation 2850 'getelementptr' 'input_V_3' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_251 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln1192_104, i32 36"   --->   Operation 2851 'bitselect' 'tmp_149' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>
ST_251 : Operation 2852 [1/1] (0.43ns)   --->   "%select_ln74_2 = select i1 %tmp_149, i20 0, i20 %trunc_ln213_1" [../src/hls/cnn.cpp:74]   --->   Operation 2852 'select' 'select_ln74_2' <Predicate = (!icmp_ln204_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_251 : Operation 2853 [1/1] (0.79ns)   --->   "%store_ln74 = store i20 %select_ln74_2, i4 %input_V_3" [../src/hls/cnn.cpp:74]   --->   Operation 2853 'store' 'store_ln74' <Predicate = (!icmp_ln204_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_251 : Operation 2854 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt64ELt64ELt32ELt32ELt32EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 2854 'br' 'br_ln0' <Predicate = (!icmp_ln204_2)> <Delay = 0.00>

State 252 <SV = 66> <Delay = 0.79>
ST_252 : Operation 2855 [2/2] (0.79ns)   --->   "%layer_11_output_V_load = load i20 0"   --->   Operation 2855 'load' 'layer_11_output_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_252 : Operation 2856 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_1 = load i20 1"   --->   Operation 2856 'load' 'layer_11_output_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 253 <SV = 67> <Delay = 0.79>
ST_253 : Operation 2857 [1/2] (0.79ns)   --->   "%layer_11_output_V_load = load i20 0"   --->   Operation 2857 'load' 'layer_11_output_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_253 : Operation 2858 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_1 = load i20 1"   --->   Operation 2858 'load' 'layer_11_output_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_253 : Operation 2859 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_2 = load i20 2"   --->   Operation 2859 'load' 'layer_11_output_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_253 : Operation 2860 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_3 = load i20 3"   --->   Operation 2860 'load' 'layer_11_output_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 254 <SV = 68> <Delay = 0.79>
ST_254 : Operation 2861 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_2 = load i20 2"   --->   Operation 2861 'load' 'layer_11_output_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_254 : Operation 2862 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_3 = load i20 3"   --->   Operation 2862 'load' 'layer_11_output_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_254 : Operation 2863 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_4 = load i20 4"   --->   Operation 2863 'load' 'layer_11_output_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_254 : Operation 2864 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_5 = load i20 5"   --->   Operation 2864 'load' 'layer_11_output_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 255 <SV = 69> <Delay = 0.79>
ST_255 : Operation 2865 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_4 = load i20 4"   --->   Operation 2865 'load' 'layer_11_output_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_255 : Operation 2866 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_5 = load i20 5"   --->   Operation 2866 'load' 'layer_11_output_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_255 : Operation 2867 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_6 = load i20 6"   --->   Operation 2867 'load' 'layer_11_output_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_255 : Operation 2868 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_7 = load i20 7"   --->   Operation 2868 'load' 'layer_11_output_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 256 <SV = 70> <Delay = 0.79>
ST_256 : Operation 2869 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_6 = load i20 6"   --->   Operation 2869 'load' 'layer_11_output_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_256 : Operation 2870 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_7 = load i20 7"   --->   Operation 2870 'load' 'layer_11_output_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_256 : Operation 2871 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_8 = load i20 8"   --->   Operation 2871 'load' 'layer_11_output_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_256 : Operation 2872 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_9 = load i20 9"   --->   Operation 2872 'load' 'layer_11_output_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 257 <SV = 71> <Delay = 0.79>
ST_257 : Operation 2873 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_8 = load i20 8"   --->   Operation 2873 'load' 'layer_11_output_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_257 : Operation 2874 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_9 = load i20 9"   --->   Operation 2874 'load' 'layer_11_output_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_257 : Operation 2875 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_10 = load i20 10"   --->   Operation 2875 'load' 'layer_11_output_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_257 : Operation 2876 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_11 = load i20 11"   --->   Operation 2876 'load' 'layer_11_output_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 258 <SV = 72> <Delay = 0.79>
ST_258 : Operation 2877 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_10 = load i20 10"   --->   Operation 2877 'load' 'layer_11_output_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_258 : Operation 2878 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_11 = load i20 11"   --->   Operation 2878 'load' 'layer_11_output_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_258 : Operation 2879 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_12 = load i20 12"   --->   Operation 2879 'load' 'layer_11_output_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_258 : Operation 2880 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_13 = load i20 13"   --->   Operation 2880 'load' 'layer_11_output_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 259 <SV = 73> <Delay = 0.79>
ST_259 : Operation 2881 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_12 = load i20 12"   --->   Operation 2881 'load' 'layer_11_output_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_259 : Operation 2882 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_13 = load i20 13"   --->   Operation 2882 'load' 'layer_11_output_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_259 : Operation 2883 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_14 = load i20 14"   --->   Operation 2883 'load' 'layer_11_output_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_259 : Operation 2884 [2/2] (0.79ns)   --->   "%layer_11_output_V_load_15 = load i20 15"   --->   Operation 2884 'load' 'layer_11_output_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>

State 260 <SV = 74> <Delay = 0.79>
ST_260 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i20 %layer_11_output_V_load"   --->   Operation 2885 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i20 %layer_11_output_V_load_1"   --->   Operation 2886 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2887 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i20 %layer_11_output_V_load_2"   --->   Operation 2887 'zext' 'zext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i20 %layer_11_output_V_load_3"   --->   Operation 2888 'zext' 'zext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i20 %layer_11_output_V_load_4"   --->   Operation 2889 'zext' 'zext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i20 %layer_11_output_V_load_5"   --->   Operation 2890 'zext' 'zext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i20 %layer_11_output_V_load_6"   --->   Operation 2891 'zext' 'zext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i20 %layer_11_output_V_load_7"   --->   Operation 2892 'zext' 'zext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i20 %layer_11_output_V_load_8"   --->   Operation 2893 'zext' 'zext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2894 [1/1] (0.00ns)   --->   "%zext_ln1192_9 = zext i20 %layer_11_output_V_load_9"   --->   Operation 2894 'zext' 'zext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln1192_10 = zext i20 %layer_11_output_V_load_10"   --->   Operation 2895 'zext' 'zext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln1192_11 = zext i20 %layer_11_output_V_load_11"   --->   Operation 2896 'zext' 'zext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2897 [1/1] (0.00ns)   --->   "%zext_ln1192_12 = zext i20 %layer_11_output_V_load_12"   --->   Operation 2897 'zext' 'zext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln1192_13 = zext i20 %layer_11_output_V_load_13"   --->   Operation 2898 'zext' 'zext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2899 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_14 = load i20 14"   --->   Operation 2899 'load' 'layer_11_output_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_260 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln1192_14 = zext i20 %layer_11_output_V_load_14"   --->   Operation 2900 'zext' 'zext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2901 [1/2] (0.79ns)   --->   "%layer_11_output_V_load_15 = load i20 15"   --->   Operation 2901 'load' 'layer_11_output_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 16> <RAM>
ST_260 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln1192_15 = zext i20 %layer_11_output_V_load_15"   --->   Operation 2902 'zext' 'zext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2903 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 2903 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 261 <SV = 75> <Delay = 6.13>
ST_261 : Operation 2904 [1/1] (0.00ns)   --->   "%i_11 = phi i3 %add_ln231, void %.split12290, i3 0, void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:231]   --->   Operation 2904 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2905 [1/1] (0.74ns)   --->   "%add_ln231 = add i3 %i_11, i3 1" [../src/hls/cnn.cpp:231]   --->   Operation 2905 'add' 'add_ln231' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2906 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2906 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2907 [1/1] (0.69ns)   --->   "%icmp_ln231 = icmp_eq  i3 %i_11, i3 4" [../src/hls/cnn.cpp:231]   --->   Operation 2907 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2908 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 2908 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2909 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %.split12, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:231]   --->   Operation 2909 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i3 %i_11" [../src/hls/cnn.cpp:234]   --->   Operation 2910 'trunc' 'trunc_ln234' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_106)   --->   "%output_sum_V_13 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096156, i21 153, i21 2095737, i21 2174, i2 %trunc_ln234" [../src/hls/cnn.cpp:234]   --->   Operation 2911 'mux' 'output_sum_V_13' <Predicate = (!icmp_ln231)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2912 [1/1] (0.60ns)   --->   "%tmp_3 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2065395, i21 4613, i21 32419, i21 28879, i2 %trunc_ln234"   --->   Operation 2912 'mux' 'tmp_3' <Predicate = (!icmp_ln231)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i21 %tmp_3"   --->   Operation 2913 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2914 [1/1] (3.08ns)   --->   "%mul_ln1192 = mul i37 %sext_ln1192_1, i37 %zext_ln1192"   --->   Operation 2914 'mul' 'mul_ln1192' <Predicate = (!icmp_ln231)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_106)   --->   "%shl_ln728_101 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %output_sum_V_13, i16 0"   --->   Operation 2915 'bitconcatenate' 'shl_ln728_101' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2916 [1/1] (1.22ns) (out node of the LUT)   --->   "%add_ln1192_106 = add i37 %shl_ln728_101, i37 %mul_ln1192"   --->   Operation 2916 'add' 'add_ln1192_106' <Predicate = (!icmp_ln231)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2917 [1/1] (0.60ns)   --->   "%tmp_4 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 42235, i21 36131, i21 2084250, i21 2096335, i2 %trunc_ln234"   --->   Operation 2917 'mux' 'tmp_4' <Predicate = (!icmp_ln231)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i21 %tmp_4"   --->   Operation 2918 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2919 [1/1] (3.08ns)   --->   "%mul_ln1192_1 = mul i37 %sext_ln1192_2, i37 %zext_ln1192_1"   --->   Operation 2919 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln231)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_106, i32 16, i32 36"   --->   Operation 2920 'partselect' 'tmp_150' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2921 [1/1] (0.00ns)   --->   "%shl_ln728_102 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_150, i16 0"   --->   Operation 2921 'bitconcatenate' 'shl_ln728_102' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2922 [1/1] (1.22ns)   --->   "%add_ln1192_107 = add i37 %shl_ln728_102, i37 %mul_ln1192_1"   --->   Operation 2922 'add' 'add_ln1192_107' <Predicate = (!icmp_ln231)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2923 [1/1] (0.60ns)   --->   "%tmp_5 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2070708, i21 2051873, i21 13058, i21 2079652, i2 %trunc_ln234"   --->   Operation 2923 'mux' 'tmp_5' <Predicate = (!icmp_ln231)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i21 %tmp_5"   --->   Operation 2924 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2925 [1/1] (3.08ns)   --->   "%mul_ln1192_2 = mul i37 %sext_ln1192_3, i37 %zext_ln1192_2"   --->   Operation 2925 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln231)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_107, i32 16, i32 36"   --->   Operation 2926 'partselect' 'tmp_151' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2927 [1/1] (0.60ns)   --->   "%tmp_6 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 18549, i21 12742, i21 2190, i21 30134, i2 %trunc_ln234"   --->   Operation 2927 'mux' 'tmp_6' <Predicate = (!icmp_ln231)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i21 %tmp_6"   --->   Operation 2928 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_261 : Operation 2929 [1/1] (3.08ns)   --->   "%mul_ln1192_3 = mul i37 %sext_ln1192_4, i37 %zext_ln1192_3"   --->   Operation 2929 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln231)> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2930 [1/1] (0.60ns)   --->   "%tmp_7 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072254, i21 2076528, i21 40298, i21 2082765, i2 %trunc_ln234"   --->   Operation 2930 'mux' 'tmp_7' <Predicate = (!icmp_ln231)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2931 [1/1] (0.88ns)   --->   "%switch_ln240 = switch i2 %trunc_ln234, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [../src/hls/cnn.cpp:240]   --->   Operation 2931 'switch' 'switch_ln240' <Predicate = (!icmp_ln231)> <Delay = 0.88>
ST_261 : Operation 2932 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense_reluILt32ELt32ELt16ELt16ELt16EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 2932 'br' 'br_ln0' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 262 <SV = 76> <Delay = 6.74>
ST_262 : Operation 2933 [1/1] (0.00ns)   --->   "%shl_ln728_103 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_151, i16 0"   --->   Operation 2933 'bitconcatenate' 'shl_ln728_103' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2934 [1/1] (1.22ns)   --->   "%add_ln1192_108 = add i37 %shl_ln728_103, i37 %mul_ln1192_2"   --->   Operation 2934 'add' 'add_ln1192_108' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2935 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_108, i32 16, i32 36"   --->   Operation 2935 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2936 [1/1] (0.00ns)   --->   "%shl_ln728_104 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_152, i16 0"   --->   Operation 2936 'bitconcatenate' 'shl_ln728_104' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2937 [1/1] (1.22ns)   --->   "%add_ln1192_109 = add i37 %shl_ln728_104, i37 %mul_ln1192_3"   --->   Operation 2937 'add' 'add_ln1192_109' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i21 %tmp_7"   --->   Operation 2938 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2939 [1/1] (3.08ns)   --->   "%mul_ln1192_4 = mul i37 %sext_ln1192_5, i37 %zext_ln1192_4"   --->   Operation 2939 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_109, i32 16, i32 36"   --->   Operation 2940 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2941 [1/1] (0.00ns)   --->   "%shl_ln728_105 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_153, i16 0"   --->   Operation 2941 'bitconcatenate' 'shl_ln728_105' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2942 [1/1] (1.22ns)   --->   "%add_ln1192_110 = add i37 %shl_ln728_105, i37 %mul_ln1192_4"   --->   Operation 2942 'add' 'add_ln1192_110' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2943 [1/1] (0.60ns)   --->   "%tmp_8 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2059248, i21 15287, i21 2085421, i21 2086429, i2 %trunc_ln234"   --->   Operation 2943 'mux' 'tmp_8' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i21 %tmp_8"   --->   Operation 2944 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2945 [1/1] (3.08ns)   --->   "%mul_ln1192_5 = mul i37 %sext_ln1192_6, i37 %zext_ln1192_5"   --->   Operation 2945 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_110, i32 16, i32 36"   --->   Operation 2946 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2947 [1/1] (0.00ns)   --->   "%shl_ln728_106 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_154, i16 0"   --->   Operation 2947 'bitconcatenate' 'shl_ln728_106' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2948 [1/1] (1.22ns)   --->   "%add_ln1192_111 = add i37 %shl_ln728_106, i37 %mul_ln1192_5"   --->   Operation 2948 'add' 'add_ln1192_111' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2949 [1/1] (0.60ns)   --->   "%tmp_9 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2152, i21 2069228, i21 2070719, i21 36950, i2 %trunc_ln234"   --->   Operation 2949 'mux' 'tmp_9' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i21 %tmp_9"   --->   Operation 2950 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2951 [1/1] (3.08ns)   --->   "%mul_ln1192_6 = mul i37 %sext_ln1192_7, i37 %zext_ln1192_6"   --->   Operation 2951 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2952 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_111, i32 16, i32 36"   --->   Operation 2952 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2953 [1/1] (0.00ns)   --->   "%shl_ln728_107 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_155, i16 0"   --->   Operation 2953 'bitconcatenate' 'shl_ln728_107' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2954 [1/1] (1.22ns)   --->   "%add_ln1192_112 = add i37 %shl_ln728_107, i37 %mul_ln1192_6"   --->   Operation 2954 'add' 'add_ln1192_112' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2955 [1/1] (0.60ns)   --->   "%tmp_10 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2078438, i21 57533, i21 15714, i21 3317, i2 %trunc_ln234"   --->   Operation 2955 'mux' 'tmp_10' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i21 %tmp_10"   --->   Operation 2956 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2957 [1/1] (3.08ns)   --->   "%mul_ln1192_7 = mul i37 %sext_ln1192_8, i37 %zext_ln1192_7"   --->   Operation 2957 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_112, i32 16, i32 36"   --->   Operation 2958 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2959 [1/1] (0.60ns)   --->   "%tmp_11 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2080283, i21 2069071, i21 2094870, i21 2086376, i2 %trunc_ln234"   --->   Operation 2959 'mux' 'tmp_11' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i21 %tmp_11"   --->   Operation 2960 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2961 [1/1] (3.08ns)   --->   "%mul_ln1192_8 = mul i37 %sext_ln1192_9, i37 %zext_ln1192_8"   --->   Operation 2961 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2962 [1/1] (0.60ns)   --->   "%tmp_12 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2092910, i21 2080076, i21 2063921, i21 2095274, i2 %trunc_ln234"   --->   Operation 2962 'mux' 'tmp_12' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 77> <Delay = 6.74>
ST_263 : Operation 2963 [1/1] (0.00ns)   --->   "%shl_ln728_108 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_156, i16 0"   --->   Operation 2963 'bitconcatenate' 'shl_ln728_108' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2964 [1/1] (1.22ns)   --->   "%add_ln1192_113 = add i37 %shl_ln728_108, i37 %mul_ln1192_7"   --->   Operation 2964 'add' 'add_ln1192_113' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2965 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_113, i32 16, i32 36"   --->   Operation 2965 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2966 [1/1] (0.00ns)   --->   "%shl_ln728_109 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_157, i16 0"   --->   Operation 2966 'bitconcatenate' 'shl_ln728_109' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2967 [1/1] (1.22ns)   --->   "%add_ln1192_114 = add i37 %shl_ln728_109, i37 %mul_ln1192_8"   --->   Operation 2967 'add' 'add_ln1192_114' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i21 %tmp_12"   --->   Operation 2968 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2969 [1/1] (3.08ns)   --->   "%mul_ln1192_9 = mul i37 %sext_ln1192_10, i37 %zext_ln1192_9"   --->   Operation 2969 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_114, i32 16, i32 36"   --->   Operation 2970 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2971 [1/1] (0.00ns)   --->   "%shl_ln728_110 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_158, i16 0"   --->   Operation 2971 'bitconcatenate' 'shl_ln728_110' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2972 [1/1] (1.22ns)   --->   "%add_ln1192_115 = add i37 %shl_ln728_110, i37 %mul_ln1192_9"   --->   Operation 2972 'add' 'add_ln1192_115' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2973 [1/1] (0.60ns)   --->   "%tmp_13 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 17991, i21 19137, i21 2059607, i21 2065247, i2 %trunc_ln234"   --->   Operation 2973 'mux' 'tmp_13' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i21 %tmp_13"   --->   Operation 2974 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2975 [1/1] (3.08ns)   --->   "%mul_ln1192_10 = mul i37 %sext_ln1192_11, i37 %zext_ln1192_10"   --->   Operation 2975 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2976 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_115, i32 16, i32 36"   --->   Operation 2976 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2977 [1/1] (0.00ns)   --->   "%shl_ln728_111 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_159, i16 0"   --->   Operation 2977 'bitconcatenate' 'shl_ln728_111' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2978 [1/1] (1.22ns)   --->   "%add_ln1192_116 = add i37 %shl_ln728_111, i37 %mul_ln1192_10"   --->   Operation 2978 'add' 'add_ln1192_116' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2979 [1/1] (0.60ns)   --->   "%tmp_14 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 12586, i21 12808, i21 2061326, i21 2078866, i2 %trunc_ln234"   --->   Operation 2979 'mux' 'tmp_14' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i21 %tmp_14"   --->   Operation 2980 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2981 [1/1] (3.08ns)   --->   "%mul_ln1192_11 = mul i37 %sext_ln1192_12, i37 %zext_ln1192_11"   --->   Operation 2981 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2982 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_116, i32 16, i32 36"   --->   Operation 2982 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2983 [1/1] (0.00ns)   --->   "%shl_ln728_112 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_160, i16 0"   --->   Operation 2983 'bitconcatenate' 'shl_ln728_112' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2984 [1/1] (1.22ns)   --->   "%add_ln1192_117 = add i37 %shl_ln728_112, i37 %mul_ln1192_11"   --->   Operation 2984 'add' 'add_ln1192_117' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2985 [1/1] (0.60ns)   --->   "%tmp_15 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2044028, i21 2095690, i21 31236, i21 2075050, i2 %trunc_ln234"   --->   Operation 2985 'mux' 'tmp_15' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i21 %tmp_15"   --->   Operation 2986 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2987 [1/1] (3.08ns)   --->   "%mul_ln1192_12 = mul i37 %sext_ln1192_13, i37 %zext_ln1192_12"   --->   Operation 2987 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_117, i32 16, i32 36"   --->   Operation 2988 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2989 [1/1] (0.60ns)   --->   "%tmp_16 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2096688, i21 22787, i21 2087166, i21 2086605, i2 %trunc_ln234"   --->   Operation 2989 'mux' 'tmp_16' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 78> <Delay = 7.23>
ST_264 : Operation 2990 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/hls/cnn.cpp:231]   --->   Operation 2990 'specloopname' 'specloopname_ln231' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2991 [1/1] (0.00ns)   --->   "%shl_ln728_113 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_161, i16 0"   --->   Operation 2991 'bitconcatenate' 'shl_ln728_113' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2992 [1/1] (1.22ns)   --->   "%add_ln1192_118 = add i37 %shl_ln728_113, i37 %mul_ln1192_12"   --->   Operation 2992 'add' 'add_ln1192_118' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i21 %tmp_16"   --->   Operation 2993 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2994 [1/1] (3.08ns)   --->   "%mul_ln1192_13 = mul i37 %sext_ln1192_14, i37 %zext_ln1192_13"   --->   Operation 2994 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2995 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_118, i32 16, i32 36"   --->   Operation 2995 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2996 [1/1] (0.00ns)   --->   "%shl_ln728_114 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_162, i16 0"   --->   Operation 2996 'bitconcatenate' 'shl_ln728_114' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2997 [1/1] (1.22ns)   --->   "%add_ln1192_119 = add i37 %shl_ln728_114, i37 %mul_ln1192_13"   --->   Operation 2997 'add' 'add_ln1192_119' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2998 [1/1] (0.60ns)   --->   "%tmp_17 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2785, i21 39471, i21 9222, i21 2042197, i2 %trunc_ln234"   --->   Operation 2998 'mux' 'tmp_17' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i21 %tmp_17"   --->   Operation 2999 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3000 [1/1] (3.08ns)   --->   "%mul_ln1192_14 = mul i37 %sext_ln1192_15, i37 %zext_ln1192_14"   --->   Operation 3000 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3001 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_119, i32 16, i32 36"   --->   Operation 3001 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3002 [1/1] (0.00ns)   --->   "%shl_ln728_115 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_163, i16 0"   --->   Operation 3002 'bitconcatenate' 'shl_ln728_115' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3003 [1/1] (1.22ns)   --->   "%add_ln1192_120 = add i37 %shl_ln728_115, i37 %mul_ln1192_14"   --->   Operation 3003 'add' 'add_ln1192_120' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3004 [1/1] (0.60ns)   --->   "%tmp_19 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 2072309, i21 2094294, i21 2071709, i21 2096661, i2 %trunc_ln234"   --->   Operation 3004 'mux' 'tmp_19' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i21 %tmp_19"   --->   Operation 3005 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3006 [1/1] (3.08ns)   --->   "%mul_ln1192_15 = mul i37 %sext_ln1192_16, i37 %zext_ln1192_15"   --->   Operation 3006 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 3.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_120, i32 16, i32 36"   --->   Operation 3007 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3008 [1/1] (0.00ns)   --->   "%shl_ln728_116 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i21.i16, i21 %tmp_164, i16 0"   --->   Operation 3008 'bitconcatenate' 'shl_ln728_116' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3009 [1/1] (1.22ns)   --->   "%add_ln1192_121 = add i37 %shl_ln728_116, i37 %mul_ln1192_15"   --->   Operation 3009 'add' 'add_ln1192_121' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %add_ln1192_121, i32 16, i32 36"   --->   Operation 3010 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 3011 [1/1] (0.48ns)   --->   "%store_ln240 = store i21 %trunc_ln708_4, i21 %layer_12_output_V_2" [../src/hls/cnn.cpp:240]   --->   Operation 3011 'store' 'store_ln240' <Predicate = (trunc_ln234 == 2)> <Delay = 0.48>
ST_264 : Operation 3012 [1/1] (0.00ns)   --->   "%br_ln240 = br void %.split12290" [../src/hls/cnn.cpp:240]   --->   Operation 3012 'br' 'br_ln240' <Predicate = (trunc_ln234 == 2)> <Delay = 0.00>
ST_264 : Operation 3013 [1/1] (0.48ns)   --->   "%store_ln240 = store i21 %trunc_ln708_4, i21 %layer_12_output_V_1" [../src/hls/cnn.cpp:240]   --->   Operation 3013 'store' 'store_ln240' <Predicate = (trunc_ln234 == 1)> <Delay = 0.48>
ST_264 : Operation 3014 [1/1] (0.00ns)   --->   "%br_ln240 = br void %.split12290" [../src/hls/cnn.cpp:240]   --->   Operation 3014 'br' 'br_ln240' <Predicate = (trunc_ln234 == 1)> <Delay = 0.00>
ST_264 : Operation 3015 [1/1] (0.48ns)   --->   "%store_ln240 = store i21 %trunc_ln708_4, i21 %layer_12_output_V_0" [../src/hls/cnn.cpp:240]   --->   Operation 3015 'store' 'store_ln240' <Predicate = (trunc_ln234 == 0)> <Delay = 0.48>
ST_264 : Operation 3016 [1/1] (0.00ns)   --->   "%br_ln240 = br void %.split12290" [../src/hls/cnn.cpp:240]   --->   Operation 3016 'br' 'br_ln240' <Predicate = (trunc_ln234 == 0)> <Delay = 0.00>
ST_264 : Operation 3017 [1/1] (0.48ns)   --->   "%store_ln240 = store i21 %trunc_ln708_4, i21 %layer_12_output_V_3" [../src/hls/cnn.cpp:240]   --->   Operation 3017 'store' 'store_ln240' <Predicate = (trunc_ln234 == 3)> <Delay = 0.48>
ST_264 : Operation 3018 [1/1] (0.00ns)   --->   "%br_ln240 = br void %.split12290" [../src/hls/cnn.cpp:240]   --->   Operation 3018 'br' 'br_ln240' <Predicate = (trunc_ln234 == 3)> <Delay = 0.00>

State 265 <SV = 76> <Delay = 0.48>
ST_265 : Operation 3019 [1/1] (0.00ns)   --->   "%temp_array_V_0_01 = alloca i32 1"   --->   Operation 3019 'alloca' 'temp_array_V_0_01' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3020 [1/1] (0.00ns)   --->   "%temp_array_V_1_02 = alloca i32 1"   --->   Operation 3020 'alloca' 'temp_array_V_1_02' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3021 [1/1] (0.00ns)   --->   "%temp_array_V_2_03 = alloca i32 1"   --->   Operation 3021 'alloca' 'temp_array_V_2_03' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3022 [1/1] (0.00ns)   --->   "%temp_array_V_3_04 = alloca i32 1"   --->   Operation 3022 'alloca' 'temp_array_V_3_04' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3023 [1/1] (0.00ns)   --->   "%layer_12_output_V_0_load = load i21 %layer_12_output_V_0"   --->   Operation 3023 'load' 'layer_12_output_V_0_load' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3024 [1/1] (0.00ns)   --->   "%layer_12_output_V_1_load = load i21 %layer_12_output_V_1"   --->   Operation 3024 'load' 'layer_12_output_V_1_load' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3025 [1/1] (0.00ns)   --->   "%layer_12_output_V_2_load = load i21 %layer_12_output_V_2"   --->   Operation 3025 'load' 'layer_12_output_V_2_load' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3026 [1/1] (0.00ns)   --->   "%layer_12_output_V_3_load = load i21 %layer_12_output_V_3"   --->   Operation 3026 'load' 'layer_12_output_V_3_load' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 3027 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 3027 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 266 <SV = 77> <Delay = 0.88>
ST_266 : Operation 3028 [1/1] (0.00ns)   --->   "%i_12 = phi i3 %add_ln252, void %.split9306, i3 0, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader" [../src/hls/cnn.cpp:252]   --->   Operation 3028 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3029 [1/1] (0.00ns)   --->   "%sum_V = phi i40 %sum_V_1, void %.split9306, i40 0, void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit.preheader"   --->   Operation 3029 'phi' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3030 [1/1] (0.74ns)   --->   "%add_ln252 = add i3 %i_12, i3 1" [../src/hls/cnn.cpp:252]   --->   Operation 3030 'add' 'add_ln252' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3031 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3031 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3032 [1/1] (0.69ns)   --->   "%icmp_ln252 = icmp_eq  i3 %i_12, i3 4" [../src/hls/cnn.cpp:252]   --->   Operation 3032 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3033 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 3033 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3034 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.split9, void" [../src/hls/cnn.cpp:252]   --->   Operation 3034 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3035 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i3 %i_12"   --->   Operation 3035 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_266 : Operation 3036 [1/1] (0.88ns)   --->   "%switch_ln254 = switch i2 %trunc_ln1265, void %branch11, i2 0, void %.split9..split9306_crit_edge, i2 1, void %branch9, i2 2, void %branch10" [../src/hls/cnn.cpp:254]   --->   Operation 3036 'switch' 'switch_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.88>

State 267 <SV = 78> <Delay = 1.95>
ST_267 : Operation 3037 [1/1] (0.60ns)   --->   "%tmp_20 = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %layer_12_output_V_0_load, i21 %layer_12_output_V_1_load, i21 %layer_12_output_V_2_load, i21 %layer_12_output_V_3_load, i2 %trunc_ln1265"   --->   Operation 3037 'mux' 'tmp_20' <Predicate = (!icmp_ln252)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3038 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %tmp_20, i32 8, i32 20"   --->   Operation 3038 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_267 : Operation 3039 [4/4] (1.35ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_5, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn.cpp:254]   --->   Operation 3039 'call' 'temp_array_V_0' <Predicate = (!icmp_ln252)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 268 <SV = 79> <Delay = 5.98>
ST_268 : Operation 3040 [3/4] (5.98ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_5, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn.cpp:254]   --->   Operation 3040 'call' 'temp_array_V_0' <Predicate = (!icmp_ln252)> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 269 <SV = 80> <Delay = 5.98>
ST_269 : Operation 3041 [2/4] (5.98ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_5, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn.cpp:254]   --->   Operation 3041 'call' 'temp_array_V_0' <Predicate = (!icmp_ln252)> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 270 <SV = 81> <Delay = 3.60>
ST_270 : Operation 3042 [1/1] (0.00ns)   --->   "%specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:251]   --->   Operation 3042 'specloopname' 'specloopname_ln251' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_270 : Operation 3043 [1/4] (2.36ns)   --->   "%temp_array_V_0 = call i39 @exp<40, 32>, i13 %trunc_ln708_5, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [../src/hls/cnn.cpp:254]   --->   Operation 3043 'call' 'temp_array_V_0' <Predicate = (!icmp_ln252)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_270 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i39 %temp_array_V_0" [../src/hls/cnn.cpp:254]   --->   Operation 3044 'zext' 'zext_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_270 : Operation 3045 [1/1] (0.00ns)   --->   "%store_ln254 = store i40 %zext_ln254, i40 %temp_array_V_2_03" [../src/hls/cnn.cpp:254]   --->   Operation 3045 'store' 'store_ln254' <Predicate = (trunc_ln1265 == 2)> <Delay = 0.00>
ST_270 : Operation 3046 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split9306" [../src/hls/cnn.cpp:254]   --->   Operation 3046 'br' 'br_ln254' <Predicate = (trunc_ln1265 == 2)> <Delay = 0.00>
ST_270 : Operation 3047 [1/1] (0.00ns)   --->   "%store_ln254 = store i40 %zext_ln254, i40 %temp_array_V_1_02" [../src/hls/cnn.cpp:254]   --->   Operation 3047 'store' 'store_ln254' <Predicate = (trunc_ln1265 == 1)> <Delay = 0.00>
ST_270 : Operation 3048 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split9306" [../src/hls/cnn.cpp:254]   --->   Operation 3048 'br' 'br_ln254' <Predicate = (trunc_ln1265 == 1)> <Delay = 0.00>
ST_270 : Operation 3049 [1/1] (0.00ns)   --->   "%store_ln254 = store i40 %zext_ln254, i40 %temp_array_V_0_01" [../src/hls/cnn.cpp:254]   --->   Operation 3049 'store' 'store_ln254' <Predicate = (trunc_ln1265 == 0)> <Delay = 0.00>
ST_270 : Operation 3050 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split9306" [../src/hls/cnn.cpp:254]   --->   Operation 3050 'br' 'br_ln254' <Predicate = (trunc_ln1265 == 0)> <Delay = 0.00>
ST_270 : Operation 3051 [1/1] (0.00ns)   --->   "%store_ln254 = store i40 %zext_ln254, i40 %temp_array_V_3_04" [../src/hls/cnn.cpp:254]   --->   Operation 3051 'store' 'store_ln254' <Predicate = (trunc_ln1265 == 3)> <Delay = 0.00>
ST_270 : Operation 3052 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split9306" [../src/hls/cnn.cpp:254]   --->   Operation 3052 'br' 'br_ln254' <Predicate = (trunc_ln1265 == 3)> <Delay = 0.00>
ST_270 : Operation 3053 [1/1] (1.23ns)   --->   "%sum_V_1 = add i40 %zext_ln254, i40 %sum_V"   --->   Operation 3053 'add' 'sum_V_1' <Predicate = (!icmp_ln252)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 3054 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5denseILt16ELt16ELt4ELt4ELt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EERAT0__AT1__KS3_RAT2__S6_RAT3__S3_.exit"   --->   Operation 3054 'br' 'br_ln0' <Predicate = (!icmp_ln252)> <Delay = 0.00>

State 271 <SV = 78> <Delay = 0.48>
ST_271 : Operation 3055 [1/1] (0.00ns)   --->   "%conv_i_i355 = sext i40 %sum_V"   --->   Operation 3055 'sext' 'conv_i_i355' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3056 [1/1] (0.48ns)   --->   "%br_ln257 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [../src/hls/cnn.cpp:257]   --->   Operation 3056 'br' 'br_ln257' <Predicate = true> <Delay = 0.48>

State 272 <SV = 79> <Delay = 2.35>
ST_272 : Operation 3057 [1/1] (0.00ns)   --->   "%i_13 = phi i3 %add_ln257, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split280, i3 0, void" [../src/hls/cnn.cpp:257]   --->   Operation 3057 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 3058 [1/1] (0.74ns)   --->   "%add_ln257 = add i3 %i_13, i3 1" [../src/hls/cnn.cpp:257]   --->   Operation 3058 'add' 'add_ln257' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3059 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3059 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 3060 [1/1] (0.69ns)   --->   "%icmp_ln257 = icmp_eq  i3 %i_13, i3 4" [../src/hls/cnn.cpp:257]   --->   Operation 3060 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3061 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 3061 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 3062 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader" [../src/hls/cnn.cpp:257]   --->   Operation 3062 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 3063 [1/1] (0.00ns)   --->   "%temp_array_V_0_01_load = load i40 %temp_array_V_0_01"   --->   Operation 3063 'load' 'temp_array_V_0_01_load' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_272 : Operation 3064 [1/1] (0.00ns)   --->   "%temp_array_V_1_02_load = load i40 %temp_array_V_1_02"   --->   Operation 3064 'load' 'temp_array_V_1_02_load' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_272 : Operation 3065 [1/1] (0.00ns)   --->   "%temp_array_V_2_03_load = load i40 %temp_array_V_2_03"   --->   Operation 3065 'load' 'temp_array_V_2_03_load' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_272 : Operation 3066 [1/1] (0.00ns)   --->   "%temp_array_V_3_04_load = load i40 %temp_array_V_3_04"   --->   Operation 3066 'load' 'temp_array_V_3_04_load' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_272 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i3 %i_13"   --->   Operation 3067 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_272 : Operation 3068 [1/1] (0.60ns)   --->   "%tmp_21 = mux i40 @_ssdm_op_Mux.ap_auto.4i40.i2, i40 %temp_array_V_0_01_load, i40 %temp_array_V_1_02_load, i40 %temp_array_V_2_03_load, i40 %temp_array_V_3_04_load, i2 %trunc_ln727"   --->   Operation 3068 'mux' 'tmp_21' <Predicate = (!icmp_ln257)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3069 [1/1] (0.00ns)   --->   "%t = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i40.i8, i40 %tmp_21, i8 0"   --->   Operation 3069 'bitconcatenate' 't' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_272 : Operation 3070 [52/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3070 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln257)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3071 [1/1] (0.88ns)   --->   "%switch_ln259 = switch i2 %trunc_ln727, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [../src/hls/cnn.cpp:259]   --->   Operation 3071 'switch' 'switch_ln259' <Predicate = (!icmp_ln257)> <Delay = 0.88>
ST_272 : Operation 3072 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 3072 'br' 'br_ln0' <Predicate = (!icmp_ln257)> <Delay = 0.00>

State 273 <SV = 80> <Delay = 1.74>
ST_273 : Operation 3073 [51/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3073 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 81> <Delay = 1.74>
ST_274 : Operation 3074 [50/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3074 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 82> <Delay = 1.74>
ST_275 : Operation 3075 [49/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3075 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 83> <Delay = 1.74>
ST_276 : Operation 3076 [48/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3076 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 84> <Delay = 1.74>
ST_277 : Operation 3077 [47/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3077 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 85> <Delay = 1.74>
ST_278 : Operation 3078 [46/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3078 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 86> <Delay = 1.74>
ST_279 : Operation 3079 [45/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3079 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 87> <Delay = 1.74>
ST_280 : Operation 3080 [44/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3080 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 88> <Delay = 1.74>
ST_281 : Operation 3081 [43/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3081 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 89> <Delay = 1.74>
ST_282 : Operation 3082 [42/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3082 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 90> <Delay = 1.74>
ST_283 : Operation 3083 [41/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3083 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 91> <Delay = 1.74>
ST_284 : Operation 3084 [40/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3084 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 92> <Delay = 1.74>
ST_285 : Operation 3085 [39/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3085 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 93> <Delay = 1.74>
ST_286 : Operation 3086 [38/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3086 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 94> <Delay = 1.74>
ST_287 : Operation 3087 [37/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3087 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 95> <Delay = 1.74>
ST_288 : Operation 3088 [36/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3088 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 96> <Delay = 1.74>
ST_289 : Operation 3089 [35/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3089 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 97> <Delay = 1.74>
ST_290 : Operation 3090 [34/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3090 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 98> <Delay = 1.74>
ST_291 : Operation 3091 [33/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3091 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 99> <Delay = 1.74>
ST_292 : Operation 3092 [32/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3092 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 100> <Delay = 1.74>
ST_293 : Operation 3093 [31/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3093 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 101> <Delay = 1.74>
ST_294 : Operation 3094 [30/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3094 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 102> <Delay = 1.74>
ST_295 : Operation 3095 [29/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3095 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 103> <Delay = 1.74>
ST_296 : Operation 3096 [28/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3096 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 104> <Delay = 1.74>
ST_297 : Operation 3097 [27/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3097 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 105> <Delay = 1.74>
ST_298 : Operation 3098 [26/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3098 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 106> <Delay = 1.74>
ST_299 : Operation 3099 [25/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3099 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 107> <Delay = 1.74>
ST_300 : Operation 3100 [24/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3100 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 108> <Delay = 1.74>
ST_301 : Operation 3101 [23/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 109> <Delay = 1.74>
ST_302 : Operation 3102 [22/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3102 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 110> <Delay = 1.74>
ST_303 : Operation 3103 [21/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3103 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 111> <Delay = 1.74>
ST_304 : Operation 3104 [20/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3104 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 112> <Delay = 1.74>
ST_305 : Operation 3105 [19/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3105 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 113> <Delay = 1.74>
ST_306 : Operation 3106 [18/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3106 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 114> <Delay = 1.74>
ST_307 : Operation 3107 [17/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3107 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 115> <Delay = 1.74>
ST_308 : Operation 3108 [16/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3108 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 116> <Delay = 1.74>
ST_309 : Operation 3109 [15/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3109 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 117> <Delay = 1.74>
ST_310 : Operation 3110 [14/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3110 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 118> <Delay = 1.74>
ST_311 : Operation 3111 [13/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3111 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 119> <Delay = 1.74>
ST_312 : Operation 3112 [12/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3112 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 120> <Delay = 1.74>
ST_313 : Operation 3113 [11/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3113 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 121> <Delay = 1.74>
ST_314 : Operation 3114 [10/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3114 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 122> <Delay = 1.74>
ST_315 : Operation 3115 [9/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3115 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 123> <Delay = 1.74>
ST_316 : Operation 3116 [8/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3116 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 124> <Delay = 1.74>
ST_317 : Operation 3117 [7/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3117 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 125> <Delay = 1.74>
ST_318 : Operation 3118 [6/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3118 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 126> <Delay = 1.74>
ST_319 : Operation 3119 [5/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3119 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 127> <Delay = 1.74>
ST_320 : Operation 3120 [4/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3120 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 128> <Delay = 1.74>
ST_321 : Operation 3121 [3/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3121 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 129> <Delay = 1.74>
ST_322 : Operation 3122 [2/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3122 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 130> <Delay = 2.23>
ST_323 : Operation 3123 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:257]   --->   Operation 3123 'specloopname' 'specloopname_ln257' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3124 [1/52] (1.74ns)   --->   "%sdiv_ln1148 = sdiv i48 %t, i48 %conv_i_i355"   --->   Operation 3124 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3125 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i13 %sdiv_ln1148"   --->   Operation 3125 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3126 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln731, i8 0"   --->   Operation 3126 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3127 [1/1] (0.48ns)   --->   "%store_ln259 = store i21 %shl_ln1, i21 %layer_12_output_V_2" [../src/hls/cnn.cpp:259]   --->   Operation 3127 'store' 'store_ln259' <Predicate = (trunc_ln727 == 2)> <Delay = 0.48>
ST_323 : Operation 3128 [1/1] (0.00ns)   --->   "%br_ln259 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split280" [../src/hls/cnn.cpp:259]   --->   Operation 3128 'br' 'br_ln259' <Predicate = (trunc_ln727 == 2)> <Delay = 0.00>
ST_323 : Operation 3129 [1/1] (0.48ns)   --->   "%store_ln259 = store i21 %shl_ln1, i21 %layer_12_output_V_1" [../src/hls/cnn.cpp:259]   --->   Operation 3129 'store' 'store_ln259' <Predicate = (trunc_ln727 == 1)> <Delay = 0.48>
ST_323 : Operation 3130 [1/1] (0.00ns)   --->   "%br_ln259 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split280" [../src/hls/cnn.cpp:259]   --->   Operation 3130 'br' 'br_ln259' <Predicate = (trunc_ln727 == 1)> <Delay = 0.00>
ST_323 : Operation 3131 [1/1] (0.48ns)   --->   "%store_ln259 = store i21 %shl_ln1, i21 %layer_12_output_V_0" [../src/hls/cnn.cpp:259]   --->   Operation 3131 'store' 'store_ln259' <Predicate = (trunc_ln727 == 0)> <Delay = 0.48>
ST_323 : Operation 3132 [1/1] (0.00ns)   --->   "%br_ln259 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split280" [../src/hls/cnn.cpp:259]   --->   Operation 3132 'br' 'br_ln259' <Predicate = (trunc_ln727 == 0)> <Delay = 0.00>
ST_323 : Operation 3133 [1/1] (0.48ns)   --->   "%store_ln259 = store i21 %shl_ln1, i21 %layer_12_output_V_3" [../src/hls/cnn.cpp:259]   --->   Operation 3133 'store' 'store_ln259' <Predicate = (trunc_ln727 == 3)> <Delay = 0.48>
ST_323 : Operation 3134 [1/1] (0.00ns)   --->   "%br_ln259 = br void %_ZNK13ap_fixed_baseILi40ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split280" [../src/hls/cnn.cpp:259]   --->   Operation 3134 'br' 'br_ln259' <Predicate = (trunc_ln727 == 3)> <Delay = 0.00>

State 324 <SV = 80> <Delay = 0.48>
ST_324 : Operation 3135 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 3135 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 325 <SV = 81> <Delay = 5.95>
ST_325 : Operation 3136 [1/1] (0.00ns)   --->   "%i_14 = phi i3 %add_ln360, void %.split_ifconv, i3 0, void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.preheader" [../src/hls/cnn.cpp:360]   --->   Operation 3136 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3137 [1/1] (0.74ns)   --->   "%add_ln360 = add i3 %i_14, i3 1" [../src/hls/cnn.cpp:360]   --->   Operation 3137 'add' 'add_ln360' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3139 [1/1] (0.69ns)   --->   "%icmp_ln360 = icmp_eq  i3 %i_14, i3 4" [../src/hls/cnn.cpp:360]   --->   Operation 3139 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3140 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 3140 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3141 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %icmp_ln360, void %.split_ifconv, void" [../src/hls/cnn.cpp:360]   --->   Operation 3141 'br' 'br_ln360' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3142 [1/1] (0.00ns)   --->   "%trunc_ln935 = trunc i3 %i_14"   --->   Operation 3142 'trunc' 'trunc_ln935' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3143 [1/1] (0.00ns)   --->   "%layer_12_output_V_0_load_1 = load i21 %layer_12_output_V_0"   --->   Operation 3143 'load' 'layer_12_output_V_0_load_1' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3144 [1/1] (0.00ns)   --->   "%layer_12_output_V_1_load_1 = load i21 %layer_12_output_V_1"   --->   Operation 3144 'load' 'layer_12_output_V_1_load_1' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3145 [1/1] (0.00ns)   --->   "%layer_12_output_V_2_load_1 = load i21 %layer_12_output_V_2"   --->   Operation 3145 'load' 'layer_12_output_V_2_load_1' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3146 [1/1] (0.00ns)   --->   "%layer_12_output_V_3_load_1 = load i21 %layer_12_output_V_3"   --->   Operation 3146 'load' 'layer_12_output_V_3_load_1' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3147 [1/1] (0.60ns)   --->   "%p_Val2_s = mux i21 @_ssdm_op_Mux.ap_auto.4i21.i2, i21 %layer_12_output_V_0_load_1, i21 %layer_12_output_V_1_load_1, i21 %layer_12_output_V_2_load_1, i21 %layer_12_output_V_3_load_1, i2 %trunc_ln935"   --->   Operation 3147 'mux' 'p_Val2_s' <Predicate = (!icmp_ln360)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3148 [1/1] (0.94ns)   --->   "%icmp_ln935 = icmp_eq  i21 %p_Val2_s, i21 0"   --->   Operation 3148 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln360)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3149 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %p_Val2_s, i32 20"   --->   Operation 3149 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3150 [1/1] (1.07ns)   --->   "%tmp_V = sub i21 0, i21 %p_Val2_s"   --->   Operation 3150 'sub' 'tmp_V' <Predicate = (!icmp_ln360)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3151 [1/1] (0.43ns)   --->   "%tmp_V_2 = select i1 %p_Result_8, i21 %tmp_V, i21 %p_Val2_s"   --->   Operation 3151 'select' 'tmp_V_2' <Predicate = (!icmp_ln360)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_325 : Operation 3152 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i21 @llvm.part.select.i21, i21 %tmp_V_2, i32 20, i32 0"   --->   Operation 3152 'partselect' 'p_Result_2' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3153 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 2047, i21 %p_Result_2"   --->   Operation 3153 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3154 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_9, i1 1"   --->   Operation 3154 'cttz' 'l' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3155 [1/1] (1.20ns)   --->   "%sub_ln944 = sub i32 21, i32 %l"   --->   Operation 3155 'sub' 'sub_ln944' <Predicate = (!icmp_ln360)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3156 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944"   --->   Operation 3156 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3157 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 3157 'add' 'lsb_index' <Predicate = (!icmp_ln360)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 3158 'partselect' 'tmp_166' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3159 [1/1] (1.09ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_166, i31 0"   --->   Operation 3159 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln360)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3160 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 3160 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3161 [1/1] (0.87ns)   --->   "%sub_ln947 = sub i5 14, i5 %trunc_ln947"   --->   Operation 3161 'sub' 'sub_ln947' <Predicate = (!icmp_ln360)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%zext_ln947 = zext i5 %sub_ln947"   --->   Operation 3162 'zext' 'zext_ln947' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%lshr_ln947 = lshr i21 2097151, i21 %zext_ln947"   --->   Operation 3163 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947)   --->   "%p_Result_4 = and i21 %tmp_V_2, i21 %lshr_ln947"   --->   Operation 3164 'and' 'p_Result_4' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3165 [1/1] (0.94ns) (out node of the LUT)   --->   "%icmp_ln947 = icmp_ne  i21 %p_Result_4, i21 0"   --->   Operation 3165 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln360)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i553)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 3166 'bitselect' 'tmp_167' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i553)   --->   "%xor_ln949 = xor i1 %tmp_167, i1 1"   --->   Operation 3167 'xor' 'xor_ln949' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i553)   --->   "%and_ln946 = and i1 %icmp_ln946, i1 %icmp_ln947"   --->   Operation 3168 'and' 'and_ln946' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3169 [1/1] (1.07ns)   --->   "%add_ln949 = add i21 %trunc_ln944, i21 2097128"   --->   Operation 3169 'add' 'add_ln949' <Predicate = (!icmp_ln360)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i553)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i21, i21 %tmp_V_2, i21 %add_ln949"   --->   Operation 3170 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_325 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i553)   --->   "%a = or i1 %p_Result_5, i1 %and_ln946"   --->   Operation 3171 'or' 'a' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3172 [1/1] (1.11ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 3172 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln360)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3173 [1/1] (0.33ns) (out node of the LUT)   --->   "%tobool34_i_i553 = and i1 %a, i1 %xor_ln949"   --->   Operation 3173 'and' 'tobool34_i_i553' <Predicate = (!icmp_ln360)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 3174 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln360)> <Delay = 0.00>

State 326 <SV = 82> <Delay = 4.86>
ST_326 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i21 %tmp_V_2"   --->   Operation 3175 'zext' 'zext_ln957' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3176 [1/1] (1.20ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 3176 'add' 'add_ln958' <Predicate = (!icmp_ln360 & icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 3177 'zext' 'zext_ln958' <Predicate = (!icmp_ln360 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958 = lshr i64 %zext_ln957, i64 %zext_ln958"   --->   Operation 3178 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln360 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3179 [1/1] (1.20ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 3179 'sub' 'sub_ln959' <Predicate = (!icmp_ln360 & !icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 3180 'zext' 'zext_ln959' <Predicate = (!icmp_ln360 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln959 = shl i64 %zext_ln957, i64 %zext_ln959"   --->   Operation 3181 'shl' 'shl_ln959' <Predicate = (!icmp_ln360 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 3182 'select' 'm_1' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_326 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i1 %tobool34_i_i553"   --->   Operation 3183 'zext' 'zext_ln961' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3184 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln961"   --->   Operation 3184 'add' 'm_3' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3185 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 3185 'partselect' 'm_4' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3186 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_4"   --->   Operation 3186 'zext' 'zext_ln962' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3187 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 3187 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3188 [1/1] (0.44ns)   --->   "%select_ln943 = select i1 %p_Result_6, i8 127, i8 126"   --->   Operation 3188 'select' 'select_ln943' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_326 : Operation 3189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 5, i8 %trunc_ln943"   --->   Operation 3189 'sub' 'sub_ln964' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_326 : Operation 3190 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 3190 'add' 'add_ln964' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_326 : Operation 3191 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_8, i8 %add_ln964"   --->   Operation 3191 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3192 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_s, i32 23, i32 31"   --->   Operation 3192 'partset' 'p_Result_10' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3193 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_10"   --->   Operation 3193 'trunc' 'LD' <Predicate = (!icmp_ln360 & !icmp_ln935)> <Delay = 0.00>
ST_326 : Operation 3194 [1/1] (0.52ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 0, i32 %LD"   --->   Operation 3194 'select' 'select_ln935' <Predicate = (!icmp_ln360)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_326 : Operation 3195 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %select_ln935" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3195 'write' 'write_ln174' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 327 <SV = 83> <Delay = 0.00>
ST_327 : Operation 3196 [1/1] (0.00ns)   --->   "%specloopname_ln360 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../src/hls/cnn.cpp:360]   --->   Operation 3196 'specloopname' 'specloopname_ln360' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_327 : Operation 3197 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %select_ln935" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3197 'write' 'write_ln174' <Predicate = (!icmp_ln360)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_327 : Operation 3198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z7softmaxILt4EEvRAT__8ap_fixedILi21ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 3198 'br' 'br_ln0' <Predicate = (!icmp_ln360)> <Delay = 0.00>

State 328 <SV = 82> <Delay = 0.00>
ST_328 : Operation 3199 [1/1] (0.00ns)   --->   "%ret_ln365 = ret" [../src/hls/cnn.cpp:365]   --->   Operation 3199 'ret' 'ret_ln365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:272) with incoming values : ('add_ln272', ../src/hls/cnn.cpp:272) [269]  (0.489 ns)

 <State 2>: 0.962ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:272) with incoming values : ('add_ln272', ../src/hls/cnn.cpp:272) [269]  (0 ns)
	'sub' operation ('sub_ln279', ../src/hls/cnn.cpp:279) [274]  (0.962 ns)

 <State 3>: 0.962ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:274) with incoming values : ('add_ln274', ../src/hls/cnn.cpp:274) [282]  (0 ns)
	'add' operation ('add_ln279', ../src/hls/cnn.cpp:279) [285]  (0.962 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	axis read on port 'infer_input_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [293]  (0 ns)
	'sitofp' operation ('conv5', ../src/hls/cnn.cpp:279) [294]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv5', ../src/hls/cnn.cpp:279) [294]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv5', ../src/hls/cnn.cpp:279) [294]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv5', ../src/hls/cnn.cpp:279) [294]  (6.67 ns)

 <State 8>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv6', ../src/hls/cnn.cpp:279) [295]  (2.79 ns)

 <State 9>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv6', ../src/hls/cnn.cpp:279) [295]  (2.79 ns)

 <State 10>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 12>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 13>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 14>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 16>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 17>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 19>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 20>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 21>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 22>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 23>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 24>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 25>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 26>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 27>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 28>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 29>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 30>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 31>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('v_assign', ../src/hls/cnn.cpp:279) [296]  (7.29 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'sub' operation ('sub_ln575') [308]  (0.962 ns)
	'add' operation ('add_ln581') [310]  (0.962 ns)
	'select' operation ('select_ln581') [312]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [329]  (0.861 ns)
	'and' operation ('and_ln585') [330]  (0 ns)
	'select' operation ('select_ln571_1') [336]  (1.7 ns)
	'select' operation ('select_ln571_3') [338]  (1.15 ns)
	'select' operation ('select_ln571_4') [340]  (0.438 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln279', ../src/hls/cnn.cpp:279) of variable 'select_ln571_4' on array 'cnn_input_V_0' [341]  (1.35 ns)

 <State 34>: 5.03ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:95) with incoming values : ('select_ln95_1', ../src/hls/cnn.cpp:95) [349]  (0 ns)
	'add' operation ('empty_46', ../src/hls/cnn.cpp:95) [358]  (0.887 ns)
	'select' operation ('select_ln95_2', ../src/hls/cnn.cpp:95) [395]  (0.44 ns)
	'sub' operation ('sub_ln1116_4') [400]  (0.962 ns)
	'add' operation ('add_ln1116_12') [441]  (0.962 ns)
	'select' operation ('select_ln98_2', ../src/hls/cnn.cpp:98) [448]  (0.431 ns)
	'getelementptr' operation ('cnn_input_V_0_addr_1') [450]  (0 ns)
	'load' operation ('cnn_input_V_0_load', ../src/hls/cnn.cpp:98) on array 'cnn_input_V_0' [451]  (1.35 ns)

 <State 35>: 2.44ns
The critical path consists of the following:
	'load' operation ('cnn_input_V_0_load', ../src/hls/cnn.cpp:98) on array 'cnn_input_V_0' [451]  (1.35 ns)
	'mul' operation of DSP[514] ('mul_ln728') [511]  (1.09 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'load' operation ('cnn_input_V_0_load_2', ../src/hls/cnn.cpp:98) on array 'cnn_input_V_0' [466]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'load' operation ('cnn_input_V_0_load_4', ../src/hls/cnn.cpp:98) on array 'cnn_input_V_0' [476]  (1.35 ns)

 <State 38>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[514] ('add_ln1192') [514]  (0.831 ns)
	'add' operation of DSP[523] ('add_ln1192_1') [523]  (0.831 ns)

 <State 39>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[523] ('add_ln1192_1') [523]  (0.831 ns)
	'add' operation of DSP[531] ('add_ln1192_2') [531]  (0.831 ns)

 <State 40>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_2_weights_V_1_2_0_load') on array 'layer_2_weights_V_1_2_0' [549]  (0.79 ns)
	'mul' operation of DSP[555] ('mul_ln1118_4') [551]  (1.09 ns)

 <State 41>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[539] ('add_ln1192_3') [539]  (0.831 ns)
	'add' operation of DSP[547] ('add_ln1192_4') [547]  (0.831 ns)

 <State 42>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[547] ('add_ln1192_4') [547]  (0.831 ns)
	'add' operation of DSP[555] ('add_ln1192_5') [555]  (0.831 ns)

 <State 43>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[555] ('add_ln1192_5') [555]  (0.831 ns)
	'add' operation of DSP[563] ('add_ln1192_6') [563]  (0.831 ns)

 <State 44>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[563] ('add_ln1192_6') [563]  (0.831 ns)
	'add' operation of DSP[571] ('add_ln1192_7') [571]  (0.831 ns)

 <State 45>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[571] ('add_ln1192_7') [571]  (0.831 ns)
	'add' operation of DSP[578] ('add_ln1192_8') [578]  (0.831 ns)

 <State 46>: 2.62ns
The critical path consists of the following:
	'add' operation of DSP[578] ('add_ln1192_8') [578]  (0.831 ns)
	'select' operation ('output_sum.V', ../src/hls/cnn.cpp:74) [581]  (0.439 ns)
	'store' operation ('store_ln127', ../src/hls/cnn.cpp:127) of variable 'output_sum.V', ../src/hls/cnn.cpp:74 on array 'layer_2_output_V' [582]  (1.35 ns)

 <State 47>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten129', ../src/hls/cnn.cpp:142) with incoming values : ('add_ln142_3', ../src/hls/cnn.cpp:142) [590]  (0.489 ns)

 <State 48>: 2.67ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten101', ../src/hls/cnn.cpp:145) with incoming values : ('select_ln145_4', ../src/hls/cnn.cpp:145) [592]  (0 ns)
	'icmp' operation ('icmp_ln145', ../src/hls/cnn.cpp:145) [605]  (0.86 ns)
	'select' operation ('select_ln142', ../src/hls/cnn.cpp:142) [606]  (0.44 ns)
	'add' operation ('add_ln145', ../src/hls/cnn.cpp:145) [622]  (0.887 ns)
	'select' operation ('select_ln145_2', ../src/hls/cnn.cpp:145) [633]  (0.48 ns)

 <State 49>: 5.16ns
The critical path consists of the following:
	'or' operation ('or_ln142', ../src/hls/cnn.cpp:142) [613]  (0 ns)
	'mul' operation ('mul_ln157_1', ../src/hls/cnn.cpp:157) [615]  (1.82 ns)
	'add' operation ('add_ln157_1', ../src/hls/cnn.cpp:157) [630]  (0.962 ns)
	'add' operation ('add_ln157_6', ../src/hls/cnn.cpp:157) [653]  (1.03 ns)
	'getelementptr' operation ('layer_2_output_V_addr_3', ../src/hls/cnn.cpp:157) [655]  (0 ns)
	'load' operation ('layer_2_output_V_load_2', ../src/hls/cnn.cpp:157) on array 'layer_2_output_V' [667]  (1.35 ns)

 <State 50>: 5.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln157', ../src/hls/cnn.cpp:157) [609]  (1.82 ns)
	'add' operation ('add_ln157', ../src/hls/cnn.cpp:157) [628]  (0.962 ns)
	'add' operation ('add_ln157_4', ../src/hls/cnn.cpp:157) [647]  (1.03 ns)
	'getelementptr' operation ('layer_2_output_V_addr_1', ../src/hls/cnn.cpp:157) [649]  (0 ns)
	'load' operation ('layer_2_output_V_load', ../src/hls/cnn.cpp:157) on array 'layer_2_output_V' [663]  (1.35 ns)

 <State 51>: 6.8ns
The critical path consists of the following:
	'load' operation ('layer_2_output_V_load', ../src/hls/cnn.cpp:157) on array 'layer_2_output_V' [663]  (1.35 ns)
	'icmp' operation ('icmp_ln1494') [665]  (0.927 ns)
	'select' operation ('select_ln158', ../src/hls/cnn.cpp:158) [666]  (0.439 ns)
	'icmp' operation ('icmp_ln1494_1') [668]  (0.927 ns)
	'select' operation ('select_ln158_1', ../src/hls/cnn.cpp:158) [669]  (0.439 ns)
	'icmp' operation ('icmp_ln1494_2') [671]  (0.927 ns)
	'select' operation ('select_ln158_2', ../src/hls/cnn.cpp:158) [672]  (0.439 ns)
	'store' operation ('store_ln164', ../src/hls/cnn.cpp:164) of variable 'select_ln158_2', ../src/hls/cnn.cpp:158 on array 'layer_3_output_V' [673]  (1.35 ns)

 <State 52>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten196', ../src/hls/cnn.cpp:95) with incoming values : ('add_ln95_3', ../src/hls/cnn.cpp:95) [681]  (0.489 ns)

 <State 53>: 2.45ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:95) with incoming values : ('select_ln95_17', ../src/hls/cnn.cpp:95) [682]  (0 ns)
	'add' operation ('empty_54', ../src/hls/cnn.cpp:95) [696]  (0.878 ns)
	'select' operation ('select_ln95_15', ../src/hls/cnn.cpp:95) [697]  (0.48 ns)
	'mul' operation of DSP[711] ('mul_ln126_1', ../src/hls/cnn.cpp:126) [699]  (1.09 ns)

 <State 54>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[711] ('mul_ln126_1', ../src/hls/cnn.cpp:126) [699]  (1.09 ns)

 <State 55>: 2.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln101_1', ../src/hls/cnn.cpp:101) [702]  (0.87 ns)
	'and' operation ('and_ln95_1', ../src/hls/cnn.cpp:95) [703]  (0.331 ns)
	'select' operation ('select_ln98_14', ../src/hls/cnn.cpp:98) [709]  (0.48 ns)
	'add' operation of DSP[711] ('add_ln126_2', ../src/hls/cnn.cpp:126) [711]  (0.831 ns)

 <State 56>: 1.83ns
The critical path consists of the following:
	'add' operation of DSP[711] ('add_ln126_2', ../src/hls/cnn.cpp:126) [711]  (0.831 ns)
	'add' operation ('add_ln126_3', ../src/hls/cnn.cpp:126) [717]  (1 ns)

 <State 57>: 4.15ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten139', ../src/hls/cnn.cpp:109) with incoming values : ('select_ln109_3', ../src/hls/cnn.cpp:109) [728]  (0 ns)
	'icmp' operation ('icmp_ln109', ../src/hls/cnn.cpp:109) [741]  (0.884 ns)
	'select' operation ('select_ln106', ../src/hls/cnn.cpp:106) [742]  (0.275 ns)
	'add' operation ('indvars_iv_next470_dup', ../src/hls/cnn.cpp:106) [751]  (0.746 ns)
	'select' operation ('select_ln109_1', ../src/hls/cnn.cpp:109) [755]  (0.275 ns)
	'add' operation ('add_ln109', ../src/hls/cnn.cpp:109) [757]  (0.878 ns)
	'mul' operation of DSP[771] ('mul_ln1116') [759]  (1.09 ns)

 <State 58>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[771] ('mul_ln1116') [759]  (1.09 ns)

 <State 59>: 1.71ns
The critical path consists of the following:
	'add' operation ('add_ln116_1', ../src/hls/cnn.cpp:116) [769]  (0.878 ns)
	'add' operation of DSP[771] ('add_ln1116_18') [771]  (0.831 ns)

 <State 60>: 4.59ns
The critical path consists of the following:
	'phi' operation ('iv', ../src/hls/cnn.cpp:106) with incoming values : ('select_ln106_1', ../src/hls/cnn.cpp:106) [727]  (0 ns)
	'add' operation ('add_ln106', ../src/hls/cnn.cpp:106) [738]  (0.887 ns)
	'select' operation ('select_ln106_1', ../src/hls/cnn.cpp:106) [743]  (0.44 ns)
	'add' operation ('add_ln1118_1') [780]  (0.921 ns)
	'add' operation ('add_ln1118_2') [782]  (0.989 ns)
	'getelementptr' operation ('layer_4_weights_V_addr') [784]  (0 ns)
	'load' operation ('layer_4_weights_V_load') on array 'layer_4_weights_V' [787]  (1.35 ns)

 <State 61>: 2.44ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'layer_3_output_V' [785]  (1.35 ns)
	'mul' operation of DSP[791] ('r.V') [789]  (1.09 ns)

 <State 62>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[791] ('r.V') [789]  (1.09 ns)

 <State 63>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[791] ('r.V') [789]  (0 ns)
	'add' operation of DSP[791] ('ret.V') [791]  (0.831 ns)

 <State 64>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[791] ('ret.V') [791]  (0.831 ns)
	'phi' operation ('output_sum.V') with incoming values : ('sext_ln104', ../src/hls/cnn.cpp:104) ('output_sum.V') [731]  (0 ns)
	'add' operation of DSP[791] ('ret.V') [791]  (0.831 ns)

 <State 65>: 1.79ns
The critical path consists of the following:
	'select' operation ('output_sum.V', ../src/hls/cnn.cpp:74) [799]  (0.439 ns)
	'store' operation ('store_ln127', ../src/hls/cnn.cpp:127) of variable 'output_sum.V', ../src/hls/cnn.cpp:74 on array 'layer_4_output_V' [800]  (1.35 ns)

 <State 66>: 2.7ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten207', ../src/hls/cnn.cpp:145) with incoming values : ('select_ln145_9', ../src/hls/cnn.cpp:145) [810]  (0 ns)
	'icmp' operation ('icmp_ln145_1', ../src/hls/cnn.cpp:145) [823]  (0.859 ns)
	'select' operation ('select_ln142_4', ../src/hls/cnn.cpp:142) [824]  (0.48 ns)
	'add' operation ('add_ln145_1', ../src/hls/cnn.cpp:145) [840]  (0.878 ns)
	'select' operation ('select_ln145_6', ../src/hls/cnn.cpp:145) [844]  (0.48 ns)

 <State 67>: 4.71ns
The critical path consists of the following:
	'or' operation ('or_ln142_1', ../src/hls/cnn.cpp:142) [831]  (0 ns)
	'mul' operation ('mul_ln157_3', ../src/hls/cnn.cpp:157) [833]  (1.42 ns)
	'add' operation ('add_ln157_9', ../src/hls/cnn.cpp:157) [848]  (0.934 ns)
	'add' operation ('add_ln157_14', ../src/hls/cnn.cpp:157) [871]  (1 ns)
	'getelementptr' operation ('layer_4_output_V_addr_3', ../src/hls/cnn.cpp:157) [873]  (0 ns)
	'load' operation ('layer_4_output_V_load_2', ../src/hls/cnn.cpp:157) on array 'layer_4_output_V' [885]  (1.35 ns)

 <State 68>: 4.71ns
The critical path consists of the following:
	'mul' operation ('mul_ln157_2', ../src/hls/cnn.cpp:157) [827]  (1.42 ns)
	'add' operation ('add_ln157_8', ../src/hls/cnn.cpp:157) [846]  (0.934 ns)
	'add' operation ('add_ln157_12', ../src/hls/cnn.cpp:157) [865]  (1 ns)
	'getelementptr' operation ('layer_4_output_V_addr_1', ../src/hls/cnn.cpp:157) [867]  (0 ns)
	'load' operation ('layer_4_output_V_load', ../src/hls/cnn.cpp:157) on array 'layer_4_output_V' [881]  (1.35 ns)

 <State 69>: 6.8ns
The critical path consists of the following:
	'load' operation ('layer_4_output_V_load', ../src/hls/cnn.cpp:157) on array 'layer_4_output_V' [881]  (1.35 ns)
	'icmp' operation ('icmp_ln1494_3') [883]  (0.927 ns)
	'select' operation ('select_ln158_3', ../src/hls/cnn.cpp:158) [884]  (0.439 ns)
	'icmp' operation ('icmp_ln1494_4') [886]  (0.927 ns)
	'select' operation ('select_ln158_4', ../src/hls/cnn.cpp:158) [887]  (0.439 ns)
	'icmp' operation ('icmp_ln1494_5') [889]  (0.927 ns)
	'select' operation ('select_ln158_5', ../src/hls/cnn.cpp:158) [890]  (0.439 ns)
	'store' operation ('store_ln164', ../src/hls/cnn.cpp:164) of variable 'select_ln158_5', ../src/hls/cnn.cpp:158 on array 'layer_5_output_V' [891]  (1.35 ns)

 <State 70>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten302', ../src/hls/cnn.cpp:95) with incoming values : ('add_ln95_4', ../src/hls/cnn.cpp:95) [899]  (0.489 ns)

 <State 71>: 2.41ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:95) with incoming values : ('select_ln95_21', ../src/hls/cnn.cpp:95) [900]  (0 ns)
	'add' operation ('empty_59', ../src/hls/cnn.cpp:95) [914]  (0.868 ns)
	'select' operation ('select_ln95_19', ../src/hls/cnn.cpp:95) [915]  (0.45 ns)
	'mul' operation of DSP[929] ('mul_ln126_2', ../src/hls/cnn.cpp:126) [917]  (1.09 ns)

 <State 72>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[929] ('mul_ln126_2', ../src/hls/cnn.cpp:126) [917]  (1.09 ns)

 <State 73>: 2.48ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln101_2', ../src/hls/cnn.cpp:101) [920]  (0.87 ns)
	'and' operation ('and_ln95_2', ../src/hls/cnn.cpp:95) [921]  (0.331 ns)
	'select' operation ('select_ln98_18', ../src/hls/cnn.cpp:98) [927]  (0.45 ns)
	'add' operation of DSP[929] ('add_ln126_4', ../src/hls/cnn.cpp:126) [929]  (0.831 ns)

 <State 74>: 1.79ns
The critical path consists of the following:
	'add' operation of DSP[929] ('add_ln126_4', ../src/hls/cnn.cpp:126) [929]  (0.831 ns)
	'add' operation ('add_ln126_5', ../src/hls/cnn.cpp:126) [935]  (0.962 ns)

 <State 75>: 4.14ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten245', ../src/hls/cnn.cpp:109) with incoming values : ('select_ln109_7', ../src/hls/cnn.cpp:109) [946]  (0 ns)
	'icmp' operation ('icmp_ln109_1', ../src/hls/cnn.cpp:109) [959]  (0.884 ns)
	'select' operation ('select_ln106_3', ../src/hls/cnn.cpp:106) [960]  (0.275 ns)
	'add' operation ('indvars_iv_next425_dup', ../src/hls/cnn.cpp:106) [969]  (0.746 ns)
	'select' operation ('select_ln109_5', ../src/hls/cnn.cpp:109) [973]  (0.275 ns)
	'add' operation ('add_ln109_2', ../src/hls/cnn.cpp:109) [975]  (0.868 ns)
	'mul' operation of DSP[989] ('mul_ln1116_1') [977]  (1.09 ns)

 <State 76>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[989] ('mul_ln1116_1') [977]  (1.09 ns)

 <State 77>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln116_2', ../src/hls/cnn.cpp:116) [987]  (0.868 ns)
	'add' operation of DSP[989] ('add_ln1116_20') [989]  (0.831 ns)

 <State 78>: 4.59ns
The critical path consists of the following:
	'phi' operation ('iv', ../src/hls/cnn.cpp:106) with incoming values : ('select_ln106_4', ../src/hls/cnn.cpp:106) [945]  (0 ns)
	'add' operation ('add_ln106_1', ../src/hls/cnn.cpp:106) [956]  (0.887 ns)
	'select' operation ('select_ln106_4', ../src/hls/cnn.cpp:106) [961]  (0.44 ns)
	'add' operation ('add_ln1118_4') [998]  (0.921 ns)
	'add' operation ('add_ln1118_5') [1000]  (0.989 ns)
	'getelementptr' operation ('layer_6_weights_V_addr') [1002]  (0 ns)
	'load' operation ('layer_6_weights_V_load') on array 'layer_6_weights_V' [1005]  (1.35 ns)

 <State 79>: 2.44ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'layer_5_output_V' [1003]  (1.35 ns)
	'mul' operation of DSP[1010] ('r.V') [1007]  (1.09 ns)

 <State 80>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[1010] ('r.V') [1007]  (1.09 ns)

 <State 81>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[1010] ('r.V') [1007]  (0 ns)
	'add' operation of DSP[1010] ('ret.V') [1010]  (0.831 ns)

 <State 82>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[1010] ('ret.V') [1010]  (0.831 ns)
	'phi' operation ('output_sum.V') with incoming values : ('sext_ln104_1', ../src/hls/cnn.cpp:104) ('output_sum.V') [949]  (0 ns)
	'add' operation of DSP[1010] ('ret.V') [1010]  (0.831 ns)

 <State 83>: 1.79ns
The critical path consists of the following:
	'select' operation ('output_sum.V', ../src/hls/cnn.cpp:74) [1018]  (0.439 ns)
	'store' operation ('store_ln127', ../src/hls/cnn.cpp:127) of variable 'output_sum.V', ../src/hls/cnn.cpp:74 on array 'layer_6_output_V' [1019]  (1.35 ns)

 <State 84>: 5.89ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:142) with incoming values : ('select_ln142_9', ../src/hls/cnn.cpp:142) [1028]  (0 ns)
	'add' operation ('add_ln142_2', ../src/hls/cnn.cpp:142) [1039]  (0.868 ns)
	'select' operation ('select_ln142_9', ../src/hls/cnn.cpp:142) [1044]  (0.45 ns)
	'mul' operation ('mul_ln157_4', ../src/hls/cnn.cpp:157) [1046]  (1.36 ns)
	'add' operation ('add_ln157_16', ../src/hls/cnn.cpp:157) [1067]  (0.897 ns)
	'add' operation ('add_ln157_20', ../src/hls/cnn.cpp:157) [1091]  (0.962 ns)
	'getelementptr' operation ('layer_6_output_V_addr_1', ../src/hls/cnn.cpp:157) [1093]  (0 ns)
	'load' operation ('layer_6_output_V_load', ../src/hls/cnn.cpp:157) on array 'layer_6_output_V' [1107]  (1.35 ns)

 <State 85>: 4.57ns
The critical path consists of the following:
	'or' operation ('or_ln142_2', ../src/hls/cnn.cpp:142) [1051]  (0 ns)
	'mul' operation ('mul_ln157_5', ../src/hls/cnn.cpp:157) [1053]  (1.36 ns)
	'add' operation ('add_ln157_17', ../src/hls/cnn.cpp:157) [1071]  (0.897 ns)
	'add' operation ('add_ln157_22', ../src/hls/cnn.cpp:157) [1097]  (0.962 ns)
	'getelementptr' operation ('layer_6_output_V_addr_3', ../src/hls/cnn.cpp:157) [1099]  (0 ns)
	'load' operation ('layer_6_output_V_load_2', ../src/hls/cnn.cpp:157) on array 'layer_6_output_V' [1111]  (1.35 ns)

 <State 86>: 5.44ns
The critical path consists of the following:
	'load' operation ('layer_6_output_V_load_2', ../src/hls/cnn.cpp:157) on array 'layer_6_output_V' [1111]  (1.35 ns)
	'icmp' operation ('icmp_ln1494_7') [1112]  (0.927 ns)
	'select' operation ('select_ln158_7', ../src/hls/cnn.cpp:158) [1113]  (0.439 ns)
	'icmp' operation ('icmp_ln1494_8') [1115]  (0.927 ns)
	'select' operation ('select_ln158_8', ../src/hls/cnn.cpp:158) [1116]  (0.439 ns)
	'store' operation ('store_ln164', ../src/hls/cnn.cpp:164) of variable 'select_ln158_8', ../src/hls/cnn.cpp:158 on array 'layer_7_output_V' [1117]  (1.35 ns)

 <State 87>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten363', ../src/hls/cnn.cpp:185) with incoming values : ('add_ln185_1', ../src/hls/cnn.cpp:185) [1125]  (0.489 ns)

 <State 88>: 5.16ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten349', ../src/hls/cnn.cpp:186) with incoming values : ('select_ln186_2', ../src/hls/cnn.cpp:186) [1127]  (0 ns)
	'icmp' operation ('icmp_ln186', ../src/hls/cnn.cpp:186) [1142]  (0.857 ns)
	'select' operation ('select_ln185', ../src/hls/cnn.cpp:185) [1143]  (0.275 ns)
	'add' operation ('add_ln186', ../src/hls/cnn.cpp:186) [1157]  (0.746 ns)
	'select' operation ('select_ln186_1', ../src/hls/cnn.cpp:186) [1161]  (0.275 ns)
	'add' operation ('add_ln188_4', ../src/hls/cnn.cpp:188) [1163]  (0.716 ns)
	'add' operation ('add_ln188_5', ../src/hls/cnn.cpp:188) [1167]  (0.934 ns)
	'getelementptr' operation ('layer_7_output_V_addr_1', ../src/hls/cnn.cpp:188) [1169]  (0 ns)
	'load' operation ('layer_7_output_V_load', ../src/hls/cnn.cpp:188) on array 'layer_7_output_V' [1177]  (1.35 ns)

 <State 89>: 2.7ns
The critical path consists of the following:
	'load' operation ('layer_7_output_V_load', ../src/hls/cnn.cpp:188) on array 'layer_7_output_V' [1177]  (1.35 ns)
	'store' operation ('store_ln188', ../src/hls/cnn.cpp:188) of variable 'layer_7_output_V_load', ../src/hls/cnn.cpp:188 on array 'layer_8_output_V' [1178]  (1.35 ns)

 <State 90>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:204) with incoming values : ('add_ln204', ../src/hls/cnn.cpp:204) [1186]  (0.489 ns)

 <State 91>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load') on array 'layer_9_output_V' [1232]  (1.35 ns)

 <State 92>: 0.79ns
The critical path consists of the following:
	'load' operation ('output_sum.V', ../src/hls/cnn.cpp:207) on array 'layer_9_bias_V' [1196]  (0.79 ns)

 <State 93>: 2.37ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', ../src/hls/cnn.cpp:208) [1200]  (0 ns)
	'add' operation ('add_ln1118_6') [1211]  (1.02 ns)
	'getelementptr' operation ('layer_9_weights_V_addr') [1213]  (0 ns)
	'load' operation ('layer_9_weights_V_load') on array 'layer_9_weights_V' [1217]  (1.35 ns)

 <State 94>: 2.44ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'layer_8_output_V' [1215]  (1.35 ns)
	'mul' operation of DSP[1221] ('r.V') [1219]  (1.09 ns)

 <State 95>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[1221] ('r.V') [1219]  (1.09 ns)

 <State 96>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[1221] ('r.V') [1219]  (0 ns)
	'add' operation of DSP[1221] ('ret.V') [1221]  (0.831 ns)

 <State 97>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[1221] ('ret.V') [1221]  (0.831 ns)
	'phi' operation ('output_sum.V') with incoming values : ('sext_ln207', ../src/hls/cnn.cpp:207) ('output_sum.V') [1201]  (0 ns)
	'add' operation of DSP[1221] ('ret.V') [1221]  (0.831 ns)

 <State 98>: 1.79ns
The critical path consists of the following:
	'select' operation ('select_ln74', ../src/hls/cnn.cpp:74) [1228]  (0.439 ns)
	'store' operation ('store_ln74', ../src/hls/cnn.cpp:74) of variable 'select_ln74', ../src/hls/cnn.cpp:74 on array 'layer_9_output_V' [1229]  (1.35 ns)

 <State 99>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load') on array 'layer_9_output_V' [1232]  (1.35 ns)

 <State 100>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_2') on array 'layer_9_output_V' [1236]  (1.35 ns)

 <State 101>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_4') on array 'layer_9_output_V' [1240]  (1.35 ns)

 <State 102>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_6') on array 'layer_9_output_V' [1244]  (1.35 ns)

 <State 103>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_8') on array 'layer_9_output_V' [1248]  (1.35 ns)

 <State 104>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_10') on array 'layer_9_output_V' [1252]  (1.35 ns)

 <State 105>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_12') on array 'layer_9_output_V' [1256]  (1.35 ns)

 <State 106>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_14') on array 'layer_9_output_V' [1260]  (1.35 ns)

 <State 107>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_16') on array 'layer_9_output_V' [1264]  (1.35 ns)

 <State 108>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_18') on array 'layer_9_output_V' [1268]  (1.35 ns)

 <State 109>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_20') on array 'layer_9_output_V' [1272]  (1.35 ns)

 <State 110>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_22') on array 'layer_9_output_V' [1276]  (1.35 ns)

 <State 111>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_24') on array 'layer_9_output_V' [1280]  (1.35 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_26') on array 'layer_9_output_V' [1284]  (1.35 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_28') on array 'layer_9_output_V' [1288]  (1.35 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_30') on array 'layer_9_output_V' [1292]  (1.35 ns)

 <State 115>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_32') on array 'layer_9_output_V' [1296]  (1.35 ns)

 <State 116>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_34') on array 'layer_9_output_V' [1300]  (1.35 ns)

 <State 117>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_36') on array 'layer_9_output_V' [1304]  (1.35 ns)

 <State 118>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_38') on array 'layer_9_output_V' [1308]  (1.35 ns)

 <State 119>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_40') on array 'layer_9_output_V' [1312]  (1.35 ns)

 <State 120>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_42') on array 'layer_9_output_V' [1316]  (1.35 ns)

 <State 121>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_44') on array 'layer_9_output_V' [1320]  (1.35 ns)

 <State 122>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_46') on array 'layer_9_output_V' [1324]  (1.35 ns)

 <State 123>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_48') on array 'layer_9_output_V' [1328]  (1.35 ns)

 <State 124>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_50') on array 'layer_9_output_V' [1332]  (1.35 ns)

 <State 125>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_52') on array 'layer_9_output_V' [1336]  (1.35 ns)

 <State 126>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_54') on array 'layer_9_output_V' [1340]  (1.35 ns)

 <State 127>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_56') on array 'layer_9_output_V' [1344]  (1.35 ns)

 <State 128>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_58') on array 'layer_9_output_V' [1348]  (1.35 ns)

 <State 129>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_60') on array 'layer_9_output_V' [1352]  (1.35 ns)

 <State 130>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_V_load_62') on array 'layer_9_output_V' [1356]  (1.35 ns)

 <State 131>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:204) with incoming values : ('add_ln204_1', ../src/hls/cnn.cpp:204) [1362]  (0 ns)
	'add' operation ('add_ln204_1', ../src/hls/cnn.cpp:204) [1363]  (0.887 ns)

 <State 132>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_0_load') on array 'layer_10_weights_V_0' [1374]  (0.79 ns)
	'mul' operation of DSP[1379] ('mul_ln1118_7') [1376]  (1.09 ns)

 <State 133>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_1_load') on array 'layer_10_weights_V_1' [1382]  (0.79 ns)
	'mul' operation of DSP[1388] ('mul_ln1118_8') [1384]  (1.09 ns)

 <State 134>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_2_load') on array 'layer_10_weights_V_2' [1390]  (0.79 ns)
	'mul' operation of DSP[1396] ('mul_ln1118_9') [1392]  (1.09 ns)

 <State 135>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_3_load') on array 'layer_10_weights_V_3' [1398]  (0.79 ns)
	'mul' operation of DSP[1404] ('mul_ln1118_10') [1400]  (1.09 ns)

 <State 136>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_4_load') on array 'layer_10_weights_V_4' [1406]  (0.79 ns)
	'mul' operation of DSP[1412] ('mul_ln1118_11') [1408]  (1.09 ns)

 <State 137>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_5_load') on array 'layer_10_weights_V_5' [1414]  (0.79 ns)
	'mul' operation of DSP[1420] ('mul_ln1118_12') [1416]  (1.09 ns)

 <State 138>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_6_load') on array 'layer_10_weights_V_6' [1422]  (0.79 ns)
	'mul' operation of DSP[1428] ('mul_ln1118_13') [1424]  (1.09 ns)

 <State 139>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_7_load') on array 'layer_10_weights_V_7' [1430]  (0.79 ns)
	'mul' operation of DSP[1436] ('mul_ln1118_14') [1432]  (1.09 ns)

 <State 140>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_8_load') on array 'layer_10_weights_V_8' [1438]  (0.79 ns)
	'mul' operation of DSP[1444] ('mul_ln1118_15') [1440]  (1.09 ns)

 <State 141>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_9_load') on array 'layer_10_weights_V_9' [1446]  (0.79 ns)
	'mul' operation of DSP[1452] ('mul_ln1118_16') [1448]  (1.09 ns)

 <State 142>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_10_load') on array 'layer_10_weights_V_10' [1454]  (0.79 ns)
	'mul' operation of DSP[1460] ('mul_ln1118_17') [1456]  (1.09 ns)

 <State 143>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_11_load') on array 'layer_10_weights_V_11' [1462]  (0.79 ns)
	'mul' operation of DSP[1468] ('mul_ln1118_18') [1464]  (1.09 ns)

 <State 144>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_12_load') on array 'layer_10_weights_V_12' [1470]  (0.79 ns)
	'mul' operation of DSP[1476] ('mul_ln1118_19') [1472]  (1.09 ns)

 <State 145>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_13_load') on array 'layer_10_weights_V_13' [1478]  (0.79 ns)
	'mul' operation of DSP[1484] ('mul_ln1118_20') [1480]  (1.09 ns)

 <State 146>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_14_load') on array 'layer_10_weights_V_14' [1486]  (0.79 ns)
	'mul' operation of DSP[1492] ('mul_ln1118_21') [1488]  (1.09 ns)

 <State 147>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_15_load') on array 'layer_10_weights_V_15' [1494]  (0.79 ns)
	'mul' operation of DSP[1500] ('mul_ln1118_22') [1496]  (1.09 ns)

 <State 148>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_16_load') on array 'layer_10_weights_V_16' [1502]  (0.79 ns)
	'mul' operation of DSP[1508] ('mul_ln1118_23') [1504]  (1.09 ns)

 <State 149>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_17_load') on array 'layer_10_weights_V_17' [1510]  (0.79 ns)
	'mul' operation of DSP[1516] ('mul_ln1118_24') [1512]  (1.09 ns)

 <State 150>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_18_load') on array 'layer_10_weights_V_18' [1518]  (0.79 ns)
	'mul' operation of DSP[1524] ('mul_ln1118_25') [1520]  (1.09 ns)

 <State 151>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_19_load') on array 'layer_10_weights_V_19' [1526]  (0.79 ns)
	'mul' operation of DSP[1532] ('mul_ln1118_26') [1528]  (1.09 ns)

 <State 152>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_20_load') on array 'layer_10_weights_V_20' [1534]  (0.79 ns)
	'mul' operation of DSP[1540] ('mul_ln1118_27') [1536]  (1.09 ns)

 <State 153>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_21_load') on array 'layer_10_weights_V_21' [1542]  (0.79 ns)
	'mul' operation of DSP[1548] ('mul_ln1118_28') [1544]  (1.09 ns)

 <State 154>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_22_load') on array 'layer_10_weights_V_22' [1550]  (0.79 ns)
	'mul' operation of DSP[1556] ('mul_ln1118_29') [1552]  (1.09 ns)

 <State 155>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_23_load') on array 'layer_10_weights_V_23' [1558]  (0.79 ns)
	'mul' operation of DSP[1564] ('mul_ln1118_30') [1560]  (1.09 ns)

 <State 156>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_24_load') on array 'layer_10_weights_V_24' [1566]  (0.79 ns)
	'mul' operation of DSP[1572] ('mul_ln1118_31') [1568]  (1.09 ns)

 <State 157>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_25_load') on array 'layer_10_weights_V_25' [1574]  (0.79 ns)
	'mul' operation of DSP[1580] ('mul_ln1118_32') [1576]  (1.09 ns)

 <State 158>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_26_load') on array 'layer_10_weights_V_26' [1582]  (0.79 ns)
	'mul' operation of DSP[1588] ('mul_ln1118_33') [1584]  (1.09 ns)

 <State 159>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_27_load') on array 'layer_10_weights_V_27' [1590]  (0.79 ns)
	'mul' operation of DSP[1596] ('mul_ln1118_34') [1592]  (1.09 ns)

 <State 160>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_28_load') on array 'layer_10_weights_V_28' [1598]  (0.79 ns)
	'mul' operation of DSP[1604] ('mul_ln1118_35') [1600]  (1.09 ns)

 <State 161>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_29_load') on array 'layer_10_weights_V_29' [1606]  (0.79 ns)
	'mul' operation of DSP[1612] ('mul_ln1118_36') [1608]  (1.09 ns)

 <State 162>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_30_load') on array 'layer_10_weights_V_30' [1614]  (0.79 ns)
	'mul' operation of DSP[1620] ('mul_ln1118_37') [1616]  (1.09 ns)

 <State 163>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_31_load') on array 'layer_10_weights_V_31' [1622]  (0.79 ns)
	'mul' operation of DSP[1627] ('mul_ln703_2') [1624]  (1.09 ns)

 <State 164>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_32_load') on array 'layer_10_weights_V_32' [1629]  (0.79 ns)
	'mul' operation of DSP[1635] ('mul_ln1118_38') [1631]  (1.09 ns)

 <State 165>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_33_load') on array 'layer_10_weights_V_33' [1637]  (0.79 ns)
	'mul' operation of DSP[1643] ('mul_ln1118_39') [1639]  (1.09 ns)

 <State 166>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_34_load') on array 'layer_10_weights_V_34' [1645]  (0.79 ns)
	'mul' operation of DSP[1651] ('mul_ln1118_40') [1647]  (1.09 ns)

 <State 167>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_35_load') on array 'layer_10_weights_V_35' [1653]  (0.79 ns)
	'mul' operation of DSP[1659] ('mul_ln1118_41') [1655]  (1.09 ns)

 <State 168>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_36_load') on array 'layer_10_weights_V_36' [1661]  (0.79 ns)
	'mul' operation of DSP[1667] ('mul_ln1118_42') [1663]  (1.09 ns)

 <State 169>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_37_load') on array 'layer_10_weights_V_37' [1669]  (0.79 ns)
	'mul' operation of DSP[1675] ('mul_ln1118_43') [1671]  (1.09 ns)

 <State 170>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_38_load') on array 'layer_10_weights_V_38' [1677]  (0.79 ns)
	'mul' operation of DSP[1683] ('mul_ln1118_44') [1679]  (1.09 ns)

 <State 171>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_39_load') on array 'layer_10_weights_V_39' [1685]  (0.79 ns)
	'mul' operation of DSP[1691] ('mul_ln1118_45') [1687]  (1.09 ns)

 <State 172>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_40_load') on array 'layer_10_weights_V_40' [1693]  (0.79 ns)
	'mul' operation of DSP[1699] ('mul_ln1118_46') [1695]  (1.09 ns)

 <State 173>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_41_load') on array 'layer_10_weights_V_41' [1701]  (0.79 ns)
	'mul' operation of DSP[1707] ('mul_ln1118_47') [1703]  (1.09 ns)

 <State 174>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_42_load') on array 'layer_10_weights_V_42' [1709]  (0.79 ns)
	'mul' operation of DSP[1715] ('mul_ln1118_48') [1711]  (1.09 ns)

 <State 175>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_43_load') on array 'layer_10_weights_V_43' [1717]  (0.79 ns)
	'mul' operation of DSP[1723] ('mul_ln1118_49') [1719]  (1.09 ns)

 <State 176>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_44_load') on array 'layer_10_weights_V_44' [1725]  (0.79 ns)
	'mul' operation of DSP[1731] ('mul_ln1118_50') [1727]  (1.09 ns)

 <State 177>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_45_load') on array 'layer_10_weights_V_45' [1733]  (0.79 ns)
	'mul' operation of DSP[1739] ('mul_ln1118_51') [1735]  (1.09 ns)

 <State 178>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_46_load') on array 'layer_10_weights_V_46' [1741]  (0.79 ns)
	'mul' operation of DSP[1747] ('mul_ln1118_52') [1743]  (1.09 ns)

 <State 179>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_47_load') on array 'layer_10_weights_V_47' [1749]  (0.79 ns)
	'mul' operation of DSP[1755] ('mul_ln1118_53') [1751]  (1.09 ns)

 <State 180>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_48_load') on array 'layer_10_weights_V_48' [1757]  (0.79 ns)
	'mul' operation of DSP[1763] ('mul_ln1118_54') [1759]  (1.09 ns)

 <State 181>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_49_load') on array 'layer_10_weights_V_49' [1765]  (0.79 ns)
	'mul' operation of DSP[1771] ('mul_ln1118_55') [1767]  (1.09 ns)

 <State 182>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_50_load') on array 'layer_10_weights_V_50' [1773]  (0.79 ns)
	'mul' operation of DSP[1779] ('mul_ln1118_56') [1775]  (1.09 ns)

 <State 183>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_51_load') on array 'layer_10_weights_V_51' [1781]  (0.79 ns)
	'mul' operation of DSP[1787] ('mul_ln1118_57') [1783]  (1.09 ns)

 <State 184>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_52_load') on array 'layer_10_weights_V_52' [1789]  (0.79 ns)
	'mul' operation of DSP[1795] ('mul_ln1118_58') [1791]  (1.09 ns)

 <State 185>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_53_load') on array 'layer_10_weights_V_53' [1797]  (0.79 ns)
	'mul' operation of DSP[1803] ('mul_ln1118_59') [1799]  (1.09 ns)

 <State 186>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_54_load') on array 'layer_10_weights_V_54' [1805]  (0.79 ns)
	'mul' operation of DSP[1810] ('mul_ln703_3') [1807]  (1.09 ns)

 <State 187>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_55_load') on array 'layer_10_weights_V_55' [1812]  (0.79 ns)
	'mul' operation of DSP[1818] ('mul_ln1118_60') [1814]  (1.09 ns)

 <State 188>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_56_load') on array 'layer_10_weights_V_56' [1820]  (0.79 ns)
	'mul' operation of DSP[1826] ('mul_ln1118_61') [1822]  (1.09 ns)

 <State 189>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_57_load') on array 'layer_10_weights_V_57' [1828]  (0.79 ns)
	'mul' operation of DSP[1834] ('mul_ln1118_62') [1830]  (1.09 ns)

 <State 190>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_58_load') on array 'layer_10_weights_V_58' [1836]  (0.79 ns)
	'mul' operation of DSP[1842] ('mul_ln1118_63') [1838]  (1.09 ns)

 <State 191>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_59_load') on array 'layer_10_weights_V_59' [1844]  (0.79 ns)
	'mul' operation of DSP[1850] ('mul_ln1118_64') [1846]  (1.09 ns)

 <State 192>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_60_load') on array 'layer_10_weights_V_60' [1852]  (0.79 ns)
	'mul' operation of DSP[1858] ('mul_ln1118_65') [1854]  (1.09 ns)

 <State 193>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_61_load') on array 'layer_10_weights_V_61' [1860]  (0.79 ns)
	'mul' operation of DSP[1866] ('mul_ln1118_66') [1862]  (1.09 ns)

 <State 194>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_62_load') on array 'layer_10_weights_V_62' [1868]  (0.79 ns)
	'mul' operation of DSP[1874] ('mul_ln1118_67') [1870]  (1.09 ns)

 <State 195>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_10_weights_V_63_load') on array 'layer_10_weights_V_63' [1876]  (0.79 ns)
	'mul' operation of DSP[1882] ('mul_ln1118_68') [1878]  (1.09 ns)

 <State 196>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[1866] ('add_ln1192_70') [1866]  (0.831 ns)
	'add' operation of DSP[1874] ('add_ln1192_71') [1874]  (0.831 ns)

 <State 197>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[1874] ('add_ln1192_71') [1874]  (0.831 ns)
	'add' operation of DSP[1882] ('add_ln1192_72') [1882]  (0.831 ns)

 <State 198>: 2.06ns
The critical path consists of the following:
	'add' operation of DSP[1882] ('add_ln1192_72') [1882]  (0.831 ns)
	'select' operation ('select_ln74_1', ../src/hls/cnn.cpp:74) [1886]  (0.439 ns)
	'store' operation ('store_ln74', ../src/hls/cnn.cpp:74) of variable 'select_ln74_1', ../src/hls/cnn.cpp:74 on array 'layer_10_output_V' [1887]  (0.79 ns)

 <State 199>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load') on array 'layer_10_output_V' [1890]  (0.79 ns)

 <State 200>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load') on array 'layer_10_output_V' [1890]  (0.79 ns)

 <State 201>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_2') on array 'layer_10_output_V' [1894]  (0.79 ns)

 <State 202>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_4') on array 'layer_10_output_V' [1898]  (0.79 ns)

 <State 203>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_6') on array 'layer_10_output_V' [1902]  (0.79 ns)

 <State 204>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_8') on array 'layer_10_output_V' [1906]  (0.79 ns)

 <State 205>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_10') on array 'layer_10_output_V' [1910]  (0.79 ns)

 <State 206>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_12') on array 'layer_10_output_V' [1914]  (0.79 ns)

 <State 207>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_14') on array 'layer_10_output_V' [1918]  (0.79 ns)

 <State 208>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_16') on array 'layer_10_output_V' [1922]  (0.79 ns)

 <State 209>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_18') on array 'layer_10_output_V' [1926]  (0.79 ns)

 <State 210>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_20') on array 'layer_10_output_V' [1930]  (0.79 ns)

 <State 211>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_22') on array 'layer_10_output_V' [1934]  (0.79 ns)

 <State 212>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_24') on array 'layer_10_output_V' [1938]  (0.79 ns)

 <State 213>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_26') on array 'layer_10_output_V' [1942]  (0.79 ns)

 <State 214>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_28') on array 'layer_10_output_V' [1946]  (0.79 ns)

 <State 215>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_10_output_V_load_30') on array 'layer_10_output_V' [1950]  (0.79 ns)

 <State 216>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:204) with incoming values : ('add_ln204_2', ../src/hls/cnn.cpp:204) [1956]  (0 ns)
	'add' operation ('add_ln204_2', ../src/hls/cnn.cpp:204) [1957]  (0.878 ns)

 <State 217>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_0_load') on array 'layer_11_weights_V_0' [1968]  (0.79 ns)
	'mul' operation of DSP[1973] ('mul_ln1118_69') [1970]  (1.09 ns)

 <State 218>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_1_load') on array 'layer_11_weights_V_1' [1976]  (0.79 ns)
	'mul' operation of DSP[1982] ('mul_ln1118_70') [1978]  (1.09 ns)

 <State 219>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_2_load') on array 'layer_11_weights_V_2' [1984]  (0.79 ns)
	'mul' operation of DSP[1990] ('mul_ln1118_71') [1986]  (1.09 ns)

 <State 220>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_3_load') on array 'layer_11_weights_V_3' [1992]  (0.79 ns)
	'mul' operation of DSP[1998] ('mul_ln1118_72') [1994]  (1.09 ns)

 <State 221>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_4_load') on array 'layer_11_weights_V_4' [2000]  (0.79 ns)
	'mul' operation of DSP[2006] ('mul_ln1118_73') [2002]  (1.09 ns)

 <State 222>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_5_load') on array 'layer_11_weights_V_5' [2008]  (0.79 ns)
	'mul' operation of DSP[2014] ('mul_ln1118_74') [2010]  (1.09 ns)

 <State 223>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_6_load') on array 'layer_11_weights_V_6' [2016]  (0.79 ns)
	'mul' operation of DSP[2022] ('mul_ln1118_75') [2018]  (1.09 ns)

 <State 224>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_7_load') on array 'layer_11_weights_V_7' [2024]  (0.79 ns)
	'mul' operation of DSP[2030] ('mul_ln1118_76') [2026]  (1.09 ns)

 <State 225>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_8_load') on array 'layer_11_weights_V_8' [2032]  (0.79 ns)
	'mul' operation of DSP[2038] ('mul_ln1118_77') [2034]  (1.09 ns)

 <State 226>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_9_load') on array 'layer_11_weights_V_9' [2040]  (0.79 ns)
	'mul' operation of DSP[2046] ('mul_ln1118_78') [2042]  (1.09 ns)

 <State 227>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_10_load') on array 'layer_11_weights_V_10' [2048]  (0.79 ns)
	'mul' operation of DSP[2053] ('mul_ln703_5') [2050]  (1.09 ns)

 <State 228>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_11_load') on array 'layer_11_weights_V_11' [2055]  (0.79 ns)
	'mul' operation of DSP[2060] ('mul_ln703_6') [2057]  (1.09 ns)

 <State 229>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_12_load') on array 'layer_11_weights_V_12' [2062]  (0.79 ns)
	'mul' operation of DSP[2068] ('mul_ln1118_79') [2064]  (1.09 ns)

 <State 230>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_13_load') on array 'layer_11_weights_V_13' [2070]  (0.79 ns)
	'mul' operation of DSP[2076] ('mul_ln1118_80') [2072]  (1.09 ns)

 <State 231>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_14_load') on array 'layer_11_weights_V_14' [2078]  (0.79 ns)
	'mul' operation of DSP[2084] ('mul_ln1118_81') [2080]  (1.09 ns)

 <State 232>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_15_load') on array 'layer_11_weights_V_15' [2086]  (0.79 ns)
	'mul' operation of DSP[2092] ('mul_ln1118_82') [2088]  (1.09 ns)

 <State 233>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_16_load') on array 'layer_11_weights_V_16' [2094]  (0.79 ns)
	'mul' operation of DSP[2100] ('mul_ln1118_83') [2096]  (1.09 ns)

 <State 234>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_17_load') on array 'layer_11_weights_V_17' [2102]  (0.79 ns)
	'mul' operation of DSP[2108] ('mul_ln1118_84') [2104]  (1.09 ns)

 <State 235>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_18_load') on array 'layer_11_weights_V_18' [2110]  (0.79 ns)
	'mul' operation of DSP[2116] ('mul_ln1118_85') [2112]  (1.09 ns)

 <State 236>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_19_load') on array 'layer_11_weights_V_19' [2118]  (0.79 ns)
	'mul' operation of DSP[2124] ('mul_ln1118_86') [2120]  (1.09 ns)

 <State 237>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_20_load') on array 'layer_11_weights_V_20' [2126]  (0.79 ns)
	'mul' operation of DSP[2132] ('mul_ln1118_87') [2128]  (1.09 ns)

 <State 238>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_21_load') on array 'layer_11_weights_V_21' [2134]  (0.79 ns)
	'mul' operation of DSP[2140] ('mul_ln1118_88') [2136]  (1.09 ns)

 <State 239>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_22_load') on array 'layer_11_weights_V_22' [2142]  (0.79 ns)
	'mul' operation of DSP[2148] ('mul_ln1118_89') [2144]  (1.09 ns)

 <State 240>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_23_load') on array 'layer_11_weights_V_23' [2150]  (0.79 ns)
	'mul' operation of DSP[2156] ('mul_ln1118_90') [2152]  (1.09 ns)

 <State 241>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_24_load') on array 'layer_11_weights_V_24' [2158]  (0.79 ns)
	'mul' operation of DSP[2164] ('mul_ln1118_91') [2160]  (1.09 ns)

 <State 242>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_25_load') on array 'layer_11_weights_V_25' [2166]  (0.79 ns)
	'mul' operation of DSP[2171] ('mul_ln703_7') [2168]  (1.09 ns)

 <State 243>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_26_load') on array 'layer_11_weights_V_26' [2173]  (0.79 ns)
	'mul' operation of DSP[2179] ('mul_ln1118_92') [2175]  (1.09 ns)

 <State 244>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_27_load') on array 'layer_11_weights_V_27' [2181]  (0.79 ns)
	'mul' operation of DSP[2187] ('mul_ln1118_93') [2183]  (1.09 ns)

 <State 245>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_28_load') on array 'layer_11_weights_V_28' [2189]  (0.79 ns)
	'mul' operation of DSP[2195] ('mul_ln1118_94') [2191]  (1.09 ns)

 <State 246>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_29_load') on array 'layer_11_weights_V_29' [2197]  (0.79 ns)
	'mul' operation of DSP[2203] ('mul_ln1118_95') [2199]  (1.09 ns)

 <State 247>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_30_load') on array 'layer_11_weights_V_30' [2205]  (0.79 ns)
	'mul' operation of DSP[2211] ('mul_ln1118_96') [2207]  (1.09 ns)

 <State 248>: 1.88ns
The critical path consists of the following:
	'load' operation ('layer_11_weights_V_31_load') on array 'layer_11_weights_V_31' [2213]  (0.79 ns)
	'mul' operation of DSP[2219] ('mul_ln1118_97') [2215]  (1.09 ns)

 <State 249>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[2203] ('add_ln1192_102') [2203]  (0.831 ns)
	'add' operation of DSP[2211] ('add_ln1192_103') [2211]  (0.831 ns)

 <State 250>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[2211] ('add_ln1192_103') [2211]  (0.831 ns)
	'add' operation of DSP[2219] ('add_ln1192_104') [2219]  (0.831 ns)

 <State 251>: 2.06ns
The critical path consists of the following:
	'add' operation of DSP[2219] ('add_ln1192_104') [2219]  (0.831 ns)
	'select' operation ('select_ln74_2', ../src/hls/cnn.cpp:74) [2223]  (0.439 ns)
	'store' operation ('store_ln74', ../src/hls/cnn.cpp:74) of variable 'select_ln74_2', ../src/hls/cnn.cpp:74 on array 'layer_11_output_V' [2224]  (0.79 ns)

 <State 252>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load') on array 'layer_11_output_V' [2227]  (0.79 ns)

 <State 253>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load') on array 'layer_11_output_V' [2227]  (0.79 ns)

 <State 254>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_2') on array 'layer_11_output_V' [2231]  (0.79 ns)

 <State 255>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_4') on array 'layer_11_output_V' [2235]  (0.79 ns)

 <State 256>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_6') on array 'layer_11_output_V' [2239]  (0.79 ns)

 <State 257>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_8') on array 'layer_11_output_V' [2243]  (0.79 ns)

 <State 258>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_10') on array 'layer_11_output_V' [2247]  (0.79 ns)

 <State 259>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_12') on array 'layer_11_output_V' [2251]  (0.79 ns)

 <State 260>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_V_load_14') on array 'layer_11_output_V' [2255]  (0.79 ns)

 <State 261>: 6.13ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:231) with incoming values : ('add_ln231', ../src/hls/cnn.cpp:231) [2261]  (0 ns)
	'mux' operation ('tmp_3') [2271]  (0.605 ns)
	'mul' operation ('mul_ln1192') [2273]  (3.08 ns)
	'add' operation ('add_ln1192_106') [2275]  (1.22 ns)
	'add' operation ('add_ln1192_107') [2281]  (1.22 ns)

 <State 262>: 6.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_4') [2296]  (3.08 ns)
	'add' operation ('add_ln1192_110') [2299]  (1.22 ns)
	'add' operation ('add_ln1192_111') [2305]  (1.22 ns)
	'add' operation ('add_ln1192_112') [2311]  (1.22 ns)

 <State 263>: 6.75ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_9') [2326]  (3.08 ns)
	'add' operation ('add_ln1192_115') [2329]  (1.22 ns)
	'add' operation ('add_ln1192_116') [2335]  (1.22 ns)
	'add' operation ('add_ln1192_117') [2341]  (1.22 ns)

 <State 264>: 7.24ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_13') [2350]  (3.08 ns)
	'add' operation ('add_ln1192_119') [2353]  (1.22 ns)
	'add' operation ('add_ln1192_120') [2359]  (1.22 ns)
	'add' operation ('add_ln1192_121') [2365]  (1.22 ns)
	'store' operation ('store_ln240', ../src/hls/cnn.cpp:240) of variable 'trunc_ln708_4' on static variable 'layer_12_output_V_2' [2369]  (0.489 ns)

 <State 265>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:252) with incoming values : ('add_ln252', ../src/hls/cnn.cpp:252) [2393]  (0.489 ns)

 <State 266>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:252) with incoming values : ('add_ln252', ../src/hls/cnn.cpp:252) [2393]  (0 ns)
	blocking operation 0.884 ns on control path)

 <State 267>: 1.96ns
The critical path consists of the following:
	'mux' operation ('tmp_20') [2403]  (0.605 ns)
	'call' operation ('temp_array.V[0]', ../src/hls/cnn.cpp:254) to 'exp<40, 32>' [2405]  (1.35 ns)

 <State 268>: 5.98ns
The critical path consists of the following:
	'call' operation ('temp_array.V[0]', ../src/hls/cnn.cpp:254) to 'exp<40, 32>' [2405]  (5.98 ns)

 <State 269>: 5.98ns
The critical path consists of the following:
	'call' operation ('temp_array.V[0]', ../src/hls/cnn.cpp:254) to 'exp<40, 32>' [2405]  (5.98 ns)

 <State 270>: 3.6ns
The critical path consists of the following:
	'call' operation ('temp_array.V[0]', ../src/hls/cnn.cpp:254) to 'exp<40, 32>' [2405]  (2.37 ns)
	'add' operation ('sum.V') [2421]  (1.23 ns)

 <State 271>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:257) with incoming values : ('add_ln257', ../src/hls/cnn.cpp:257) [2427]  (0.489 ns)

 <State 272>: 2.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:257) with incoming values : ('add_ln257', ../src/hls/cnn.cpp:257) [2427]  (0 ns)
	'mux' operation ('tmp_21') [2440]  (0.605 ns)
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 273>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 274>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 275>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 276>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 277>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 278>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 279>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 280>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 281>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 282>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 283>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 284>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 285>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 286>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 287>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 288>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 289>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 290>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 291>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 292>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 293>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 294>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 295>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 296>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 297>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 298>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 299>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 300>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 301>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 302>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 303>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 304>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 305>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 306>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 307>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 308>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 309>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 310>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 311>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 312>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 313>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 314>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 315>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 316>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 317>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 318>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 319>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 320>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 321>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 322>: 1.75ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)

 <State 323>: 2.24ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [2442]  (1.75 ns)
	'store' operation ('store_ln259', ../src/hls/cnn.cpp:259) of variable 'shl_ln1' on static variable 'layer_12_output_V_2' [2447]  (0.489 ns)

 <State 324>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:360) with incoming values : ('add_ln360', ../src/hls/cnn.cpp:360) [2463]  (0.489 ns)

 <State 325>: 5.95ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:360) with incoming values : ('add_ln360', ../src/hls/cnn.cpp:360) [2463]  (0 ns)
	'mux' operation ('__Val2__') [2476]  (0.605 ns)
	'sub' operation ('tmp.V') [2479]  (1.07 ns)
	'select' operation ('tmp.V') [2480]  (0.438 ns)
	'cttz' operation ('l') [2483]  (0 ns)
	'sub' operation ('sub_ln944') [2484]  (1.2 ns)
	'add' operation ('lsb_index') [2486]  (1.2 ns)
	'icmp' operation ('icmp_ln946') [2488]  (1.1 ns)
	'and' operation ('and_ln946') [2497]  (0 ns)
	'or' operation ('a') [2500]  (0 ns)
	'and' operation ('tobool34_i_i553') [2509]  (0.331 ns)

 <State 326>: 4.87ns
The critical path consists of the following:
	'add' operation ('add_ln958') [2503]  (1.2 ns)
	'lshr' operation ('lshr_ln958') [2505]  (0 ns)
	'select' operation ('m') [2510]  (0 ns)
	'add' operation ('m') [2512]  (1.47 ns)
	'select' operation ('select_ln943') [2516]  (0.445 ns)
	'add' operation ('add_ln964') [2519]  (1.22 ns)
	'select' operation ('select_ln935') [2523]  (0.525 ns)

 <State 327>: 0ns
The critical path consists of the following:

 <State 328>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
