// Seed: 3008462591
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2
);
  parameter id_4 = 1;
  wire id_5;
  tri0 id_6;
  assign id_6 = -1'd0 == ~id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd51,
    parameter id_6  = 32'd30
) (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply0 _id_6,
    output supply0 id_7,
    input wand id_8,
    output supply0 id_9
);
  wire  [  1 : id_6] id_11;
  logic [-1 'b0 : 1] _id_12;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1
  );
  wire [-1 'b0 : id_12] id_13;
  wire id_14;
  assign id_4 = id_11;
endmodule
