INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/And32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/Decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/Not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/Or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/Xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Sim/ALU32/ALU32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/ALU32/ALU32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
