
 PARAMETER VERSION = 2.1.0


# Clock and Resets
 PORT ps7_0_PS_SRSTB_pin = ps7_0_PS_SRSTB_pin, DIR = I
 PORT ps7_0_PS_CLK_pin = ps7_0_PS_CLK_pin, DIR = I, SIGIS = CLK
 PORT ps7_0_PS_PORB_pin = ps7_0_PS_PORB_pin, DIR = I
 PORT fmc_imageon_iic_Sda_pin = ps7_0_I2C1_SDA, DIR = IO
 PORT fmc_imageon_iic_Scl_pin = ps7_0_I2C1_SCL, DIR = IO
 PORT axi_epc_0_PRH_CS_n_pin = axi_epc_0_PRH_CS_n, DIR = O
 PORT axi_epc_0_PRH_Addr_pin = axi_epc_0_PRH_Addr, DIR = O, VEC = [0:31]
 PORT axi_epc_0_PRH_ADS_pin = axi_epc_0_PRH_ADS, DIR = O
 PORT axi_epc_0_PRH_BE_pin = axi_epc_0_PRH_BE, DIR = O, VEC = [0:3]
 PORT axi_epc_0_PRH_RNW_pin = axi_epc_0_PRH_RNW, DIR = O
 PORT axi_epc_0_PRH_Rd_n_pin = axi_epc_0_PRH_Rd_n, DIR = O
 PORT axi_epc_0_PRH_Wr_n_pin = axi_epc_0_PRH_Wr_n, DIR = O
 PORT axi_epc_0_PRH_Burst_pin = axi_epc_0_PRH_Burst, DIR = O
 PORT axi_epc_0_PRH_Rdy_pin = axi_epc_0_PRH_Rdy, DIR = I
 PORT axi_epc_0_PRH_Data_I_pin = axi_epc_0_PRH_Data_I, DIR = I, VEC = [0:31]
 PORT axi_epc_0_PRH_Data_O_pin = axi_epc_0_PRH_Data_O, DIR = O, VEC = [0:31]
 PORT axi_epc_0_PRH_Clk_pin = axi_epc_0_PRH_Clk, DIR = I, SIGIS = CLK
 PORT axi_epc_0_PRH_Rst_pin = axi_epc_0_PRH_Rst, DIR = I, SIGIS = RST


BEGIN processing_system7
 PARAMETER INSTANCE = ps7_0
 PARAMETER HW_VER = 4.01.a
# IO Peripherals
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 1
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_GPIO = 1
# EMIO
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 1
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 8
# GP0
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_INTERCONNECT_M_AXI_GP0_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_GP0_B_REGISTER = 8
# HP0
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_S_AXI_HP0_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP0_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_B_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP0_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP0_WRITE_ACCEPTANCE = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP0_READ_ACCEPTANCE = 8
# HP2
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_S_AXI_HP2_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_B_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP2_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_S_AXI_HP2_WRITE_ACCEPTANCE = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP2_READ_ACCEPTANCE = 8
# DDR
 PARAMETER C_EN_DDR = 1
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
# Clocking
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_FCLK_CLK0_BUF = TRUE
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 50000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_M_AXI_GP1 = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 BUS_INTERFACE M_AXI_GP1 = axi_interconnect_2
# Ports
 PORT M_AXI_GP0_ACLK = clk_75mhz
 PORT S_AXI_HP0_ACLK = clk_150mhz
 PORT S_AXI_HP2_ACLK = clk_150mhz
 PORT FCLK_CLK0 = FPGA_CLK
 PORT FCLK_CLKTRIG0_N = 0b1
 PORT FCLK_CLKTRIG1_N = 0b1
 PORT FCLK_CLKTRIG2_N = 0b1
 PORT FCLK_CLKTRIG3_N = 0b1
 PORT FCLK_RESET0_N = FCLK_RESET_N_i
 PORT GPIO_O = ps7_0_GPIO_O
 PORT PS_SRSTB = ps7_0_PS_SRSTB_pin
 PORT PS_CLK = ps7_0_PS_CLK_pin
 PORT PS_PORB = ps7_0_PS_PORB_pin
 PORT I2C1_SDA = ps7_0_I2C1_SDA
 PORT I2C1_SCL = ps7_0_I2C1_SCL
 PORT M_AXI_GP1_ACLK = FPGA_CLK
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_1
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = FCLK_RESET_N_i
 PORT Slowest_sync_clk = clk_75mhz
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT BUS_STRUCT_RESET = proc_sys_reset_1_BUS_STRUCT_RESET
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 75000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 150000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PORT RST = FCLK_RESET_N_i
 PORT CLKOUT0 = clk_75mhz
 PORT CLKOUT1 = clk_150mhz
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKIN = FPGA_CLK
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = FPGA_CLK
 PORT INTERCONNECT_ARESETN = FCLK_RESET_N_i
END

BEGIN clk_detect
 PARAMETER INSTANCE = CLK_DETECT_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 1
 PARAMETER C_BASEADDR = 0x40060000
 PARAMETER C_HIGHADDR = 0x4006ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_75mhz
END

BEGIN axi_epc
 PARAMETER INSTANCE = axi_epc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PRH0_RDY_TOUT = 0
 PARAMETER C_PRH0_RDY_WIDTH = 200
 PARAMETER C_PRH0_BASEADDR = 0x40070000
 PARAMETER C_PRH0_HIGHADDR = 0x4007FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = FPGA_CLK
 PORT PRH_CS_n = axi_epc_0_PRH_CS_n
 PORT PRH_Addr = axi_epc_0_PRH_Addr
 PORT PRH_ADS = axi_epc_0_PRH_ADS
 PORT PRH_BE = axi_epc_0_PRH_BE
 PORT PRH_RNW = axi_epc_0_PRH_RNW
 PORT PRH_Rd_n = axi_epc_0_PRH_Rd_n
 PORT PRH_Wr_n = axi_epc_0_PRH_Wr_n
 PORT PRH_Burst = axi_epc_0_PRH_Burst
 PORT PRH_Rdy = axi_epc_0_PRH_Rdy
 PORT PRH_Data_I = axi_epc_0_PRH_Data_I
 PORT PRH_Data_O = axi_epc_0_PRH_Data_O
 PORT PRH_Clk = axi_epc_0_PRH_Clk
 PORT PRH_Rst = axi_epc_0_PRH_Rst
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = axi_bram_ctrl_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_0.M_AXI_GP1
 PARAMETER C_S_AXI_BASEADDR = 0x80610000
 PARAMETER C_S_AXI_HIGHADDR = 0x8061ffff
 BUS_INTERFACE S_AXI = axi_interconnect_2
 BUS_INTERFACE BRAM_PORTA = axi_bram_ctrl_0_BRAM_PORTA
 BUS_INTERFACE BRAM_PORTB = axi_bram_ctrl_0_BRAM_PORTB
 PORT S_AXI_ACLK = FPGA_CLK
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = FPGA_CLK
 PORT INTERCONNECT_ARESETN = FCLK_RESET_N_i
END

BEGIN bram_block
 PARAMETER INSTANCE = axi_bram_ctrl_0_bram_block_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = axi_bram_ctrl_0_BRAM_PORTA
 BUS_INTERFACE PORTB = axi_bram_ctrl_0_BRAM_PORTB
END

