$date
	Tue Apr 25 15:42:30 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fetch_test $end
$scope module f $end
$var wire 1 ! clk $end
$var wire 1 " pcSrc $end
$var wire 32 # pc_branched [31:0] $end
$var wire 32 $ pc_out [31:0] $end
$var wire 32 % pcOut_mux [31:0] $end
$var wire 32 & mux_pc [31:0] $end
$var wire 32 ' instruction [31:0] $end
$var reg 32 ( input_4 [31:0] $end
$var reg 32 ) pc [31:0] $end
$scope module add $end
$var wire 32 * in1 [31:0] $end
$var wire 32 + in2 [31:0] $end
$var wire 32 , out [31:0] $end
$upscope $end
$scope module im $end
$var wire 1 ! clk $end
$var wire 32 - readAddress [31:0] $end
$var reg 32 . instruction [31:0] $end
$upscope $end
$scope module mux $end
$var wire 32 / in1 [31:0] $end
$var wire 32 0 in2 [31:0] $end
$var wire 1 " sel $end
$var reg 32 1 out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
b100 /
bx .
b0 -
b100 ,
b100 +
b0 *
b0 )
b100 (
bx '
b0 &
b100 %
b100 $
b0 #
1"
0!
$end
#5
b100 &
b100 1
b100001010010011111111100000000 '
b100001010010011111111100000000 .
0"
1!
#10
0!
#15
b1000 &
b1000 1
b1000 $
b1000 %
b1000 ,
b1000 /
b100 )
b100 *
b100 -
1!
#20
0!
#25
b1100 &
b1100 1
b100001010010011111111100000100 '
b100001010010011111111100000100 .
b1100 $
b1100 %
b1100 ,
b1100 /
b1000 )
b1000 *
b1000 -
1!
#30
0!
#35
b10000 &
b10000 1
b10000 $
b10000 %
b10000 ,
b10000 /
b1100 )
b1100 *
b1100 -
b1010010110100100000001000 '
b1010010110100100000001000 .
1!
#40
0!
#45
b1000 &
b1000 1
b1010010110100100000010010 '
b1010010110100100000010010 .
b10100 $
b10100 %
b10100 ,
b10100 /
b10000 )
b10000 *
b10000 -
1"
1!
b1000 #
b1000 0
#50
0!
#55
b1100 &
b1100 1
b1100 $
b1100 %
b1100 ,
b1100 /
b1000 )
b1000 *
b1000 -
b1010010110100100000010110 '
b1010010110100100000010110 .
0"
1!
#60
0!
#65
b10000 &
b10000 1
b1010010110100100000001000 '
b1010010110100100000001000 .
b10000 $
b10000 %
b10000 ,
b10000 /
b1100 )
b1100 *
b1100 -
1!
#70
0!
#75
b10100 &
b10100 1
b10100 $
b10100 %
b10100 ,
b10100 /
b10000 )
b10000 *
b10000 -
b1010010110100100000010010 '
b1010010110100100000010010 .
1!
