// Seed: 1038833436
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = 1'b0;
  logic id_1;
  assign #1 id_1 = id_0;
  logic id_2;
  specify
    (id_3 => id_4) = 1;
  endspecify
endmodule
