Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bd8c9d3357b94df1a1c074912bbd4778 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adders_t_behav xil_defaultlib.Adders_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND_w_NAND
Compiling module xil_defaultlib.XOR_w_NAND
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.OR_w_NAND
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Adders_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adders_t_behav
