{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685434694767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685434694768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 09:18:14 2023 " "Processing started: Tue May 30 09:18:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685434694768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434694768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accessControl -c accessControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434694768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685434695030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685434695030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Door_Controller_tb-arq " "Found design unit 1: Door_Controller_tb-arq" {  } { { "Door_Controller_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Door_Controller_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Door_Controller_tb " "Found entity 1: Door_Controller_tb" {  } { { "Door_Controller_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Door_Controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Receiver_tb-arq " "Found design unit 1: Serial_Receiver_tb-arq" {  } { { "Serial_Receiver_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Serial_Receiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701029 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Receiver_tb " "Found entity 1: Serial_Receiver_tb" {  } { { "Serial_Receiver_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Serial_Receiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_tb-arq " "Found design unit 1: SDC_tb-arq" {  } { { "SDC_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701030 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_tb " "Found entity 1: SDC_tb" {  } { { "SDC_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer_Control_tb-arq " "Found design unit 1: Buffer_Control_tb-arq" {  } { { "Buffer_Control_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Buffer_Control_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer_Control_tb " "Found entity 1: Buffer_Control_tb" {  } { { "Buffer_Control_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Buffer_Control_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer_tb-arq " "Found design unit 1: Output_Buffer_tb-arq" {  } { { "Output_Buffer_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Output_Buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer_tb " "Found entity 1: Output_Buffer_tb" {  } { { "Output_Buffer_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Output_Buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader_tb-arq " "Found design unit 1: KeyboardReader_tb-arq" {  } { { "KeyboardReader_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/KeyboardReader_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701034 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader_tb " "Found entity 1: KeyboardReader_tb" {  } { { "KeyboardReader_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/KeyboardReader_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "ShiftRegister_lr.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701035 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "ShiftRegister_lr.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701036 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "full_adder.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701037 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "door_mecanism.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701038 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "door_mecanism.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "door_emulation_seg.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701039 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "door_emulation_seg.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701040 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "adder_rc.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701041 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_controller-arq " "Found design unit 1: ring_controller-arq" {  } { { "ring_controller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ring_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_controller " "Found entity 1: ring_controller" {  } { { "ring_controller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ring_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-arq " "Found design unit 1: dec-arq" {  } { { "dec.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701043 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "reg.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701044 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701044 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1685434701045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arq " "Found design unit 1: mux-arq" {  } { { "mux.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701045 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_scan_tb-arq " "Found design unit 1: Key_scan_tb-arq" {  } { { "key_scan_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_scan_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_scan_tb " "Found entity 1: Key_scan_tb" {  } { { "key_scan_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_scan_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_scan-arq " "Found design unit 1: key_scan-arq" {  } { { "key_scan.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_scan.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701047 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_scan.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_decode_tb-arq " "Found design unit 1: Key_decode_tb-arq" {  } { { "key_decode_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_decode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_decode_tb " "Found entity 1: Key_decode_tb" {  } { { "key_decode_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_decode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_control_tb-arq " "Found design unit 1: Key_control_tb-arq" {  } { { "key_control_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_control_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_control_tb " "Found entity 1: Key_control_tb" {  } { { "key_control_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_control_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_decode-arq " "Found design unit 1: key_decode-arq" {  } { { "key_decode.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_decode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701051 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_decode " "Found entity 1: key_decode" {  } { { "key_decode.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701052 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-bhv " "Found design unit 1: clkdiv-bhv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701053 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arq " "Found design unit 1: adder-arq" {  } { { "adder.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701054 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_control-arq " "Found design unit 1: key_control-arq" {  } { { "key_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701055 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "key_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq " "Found design unit 1: fulladder-arq" {  } { { "fulladder.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/fulladder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701056 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/fulladder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq " "Found design unit 1: FFD-arq" {  } { { "FFD.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/FFD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701057 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/FFD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_tb-arq " "Found design unit 1: mux_tb-arq" {  } { { "mux_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701058 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_tb " "Found entity 1: mux_tb" {  } { { "mux_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-arq " "Found design unit 1: decoder_tb-arq" {  } { { "dec_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dec_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701059 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "dec_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dec_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_tb-arq " "Found design unit 1: adder_tb-arq" {  } { { "adder_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/adder_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701060 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/adder_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_reader-arq " "Found design unit 1: keyboard_reader-arq" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701061 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_reader " "Found entity 1: keyboard_reader" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701062 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accessControlSystem-arq " "Found design unit 1: accessControlSystem-arq" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701063 ""} { "Info" "ISGN_ENTITY_NAME" "1 accessControlSystem " "Found entity 1: accessControlSystem" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver-arq " "Found design unit 1: serial_receiver-arq" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701064 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arq " "Found design unit 1: shift_register-arq" {  } { { "shift_register.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/shift_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701066 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/shift_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control-arq " "Found design unit 1: serial_control-arq" {  } { { "serial_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701067 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control " "Found entity 1: serial_control" {  } { { "serial_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arq " "Found design unit 1: SLCDC-arq" {  } { { "SLCDC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SLCDC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701068 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SLCDC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher-arq " "Found design unit 1: dispatcher-arq" {  } { { "dispatcher.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dispatcher.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701069 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "dispatcher.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dispatcher.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_controller-arq " "Found design unit 1: door_controller-arq" {  } { { "door_controller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701070 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_controller " "Found entity 1: door_controller" {  } { { "door_controller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arq " "Found design unit 1: SDC-arq" {  } { { "SDC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SDC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701071 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "SDC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SDC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-arq " "Found design unit 1: counter_tb-arq" {  } { { "counter_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701072 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control_tb-arq " "Found design unit 1: serial_control_tb-arq" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701073 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control_tb " "Found entity 1: serial_control_tb" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701075 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-arq " "Found design unit 1: mac-arq" {  } { { "MAC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701076 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "MAC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701076 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ringbuffer_control.vhd " "Can't analyze file -- file ringbuffer_control.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685434701079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_MAC-arq " "Found design unit 1: mux_MAC-arq" {  } { { "mux_MAC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux_MAC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701080 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_MAC " "Found entity 1: mux_MAC" {  } { { "mux_MAC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux_MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador1bit-arq_Somador1bit " "Found design unit 1: Somador1bit-arq_Somador1bit" {  } { { "Somador1bit.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Somador1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador1bit " "Found entity 1: Somador1bit" {  } { { "Somador1bit.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/Somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4bits-arq_somador4bits " "Found design unit 1: somador4bits-arq_somador4bits" {  } { { "somador4bits.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/somador4bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701082 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Found entity 1: somador4bits" {  } { { "somador4bits.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/somador4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorSubtrator-arq_SomadorSubtrator " "Found design unit 1: SomadorSubtrator-arq_SomadorSubtrator" {  } { { "SomadorSubtrator.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SomadorSubtrator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701083 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "SomadorSubtrator.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/SomadorSubtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringbuffer-arq " "Found design unit 1: ringbuffer-arq" {  } { { "ringbuffer.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ringbuffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701084 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringbuffer " "Found entity 1: ringbuffer" {  } { { "ringbuffer.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ringbuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputbuffer-arq " "Found design unit 1: outputbuffer-arq" {  } { { "outputbuffer.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/outputbuffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701085 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputbuffer " "Found entity 1: outputbuffer" {  } { { "outputbuffer.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/outputbuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffercontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffercontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffercontroller-arq " "Found design unit 1: buffercontroller-arq" {  } { { "buffercontroller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/buffercontroller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701086 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffercontroller " "Found entity 1: buffercontroller" {  } { { "buffercontroller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/buffercontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accessControlSystem_wrapper-arq " "Found design unit 1: accessControlSystem_wrapper-arq" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701088 ""} { "Info" "ISGN_ENTITY_NAME" "1 accessControlSystem_wrapper " "Found entity 1: accessControlSystem_wrapper" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accessControlSystem_wrapper " "Elaborating entity \"accessControlSystem_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685434701125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accessControlSystem accessControlSystem:u_accesscontrol " "Elaborating entity \"accessControlSystem\" for hierarchy \"accessControlSystem:u_accesscontrol\"" {  } { { "accessControlSystem_wrapper.vhd" "u_accesscontrol" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701134 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "outputPort 2 8 accessControlSystem.vhd(122) " "VHDL Incomplete Partial Association warning at accessControlSystem.vhd(122): port or argument \"outputPort\" has 2/8 unassociated elements" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 122 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685434701134 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data\[7..5\] accessControlSystem.vhd(18) " "Using initial value X (don't care) for net \"data\[7..5\]\" at accessControlSystem.vhd(18)" {  } { { "accessControlSystem.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434701135 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_reader accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader " "Elaborating entity \"keyboard_reader\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\"" {  } { { "accessControlSystem.vhd" "u_keyboard_reader" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode " "Elaborating entity \"key_decode\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\"" {  } { { "keyboard_reader.vhd" "u_key_decode" { Text "C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan " "Elaborating entity \"key_scan\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\"" {  } { { "key_decode.vhd" "u_key_scan" { Text "C:/Users/Public/projeto-lic/hardware/key_decode.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter " "Elaborating entity \"counter\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\"" {  } { { "key_scan.vhd" "u_counter" { Text "C:/Users/Public/projeto-lic/hardware/key_scan.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg " "Elaborating entity \"reg\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\"" {  } { { "counter.vhd" "u_reg" { Text "C:/Users/Public/projeto-lic/hardware/counter.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD0 " "Elaborating entity \"FFD\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD0\"" {  } { { "reg.vhd" "u_FFD0" { Text "C:/Users/Public/projeto-lic/hardware/reg.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder\"" {  } { { "counter.vhd" "u_adder" { Text "C:/Users/Public/projeto-lic/hardware/counter.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder\|fulladder:u_fulladder0 " "Elaborating entity \"fulladder\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|adder:u_adder\|fulladder:u_fulladder0\"" {  } { { "adder.vhd" "u_fulladder0" { Text "C:/Users/Public/projeto-lic/hardware/adder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|dec:u_dec " "Elaborating entity \"dec\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|dec:u_dec\"" {  } { { "key_scan.vhd" "u_dec" { Text "C:/Users/Public/projeto-lic/hardware/key_scan.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|mux:u_mux " "Elaborating entity \"mux\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|mux:u_mux\"" {  } { { "key_scan.vhd" "u_mux" { Text "C:/Users/Public/projeto-lic/hardware/key_scan.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_control:u_key_control " "Elaborating entity \"key_control\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_control:u_key_control\"" {  } { { "key_decode.vhd" "u_key_control" { Text "C:/Users/Public/projeto-lic/hardware/key_decode.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk " "Elaborating entity \"clkdiv\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\"" {  } { { "key_decode.vhd" "u_clk" { Text "C:/Users/Public/projeto-lic/hardware/key_decode.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer " "Elaborating entity \"ringbuffer\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\"" {  } { { "keyboard_reader.vhd" "u_ringbuffer" { Text "C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram " "Elaborating entity \"RAM\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\"" {  } { { "ringbuffer.vhd" "u_ram" { Text "C:/Users/Public/projeto-lic/hardware/ringbuffer.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(43) " "VHDL Process Statement warning at RAM.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/RAM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685434701198 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|RAM:u_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din RAM.vhd(46) " "VHDL Process Statement warning at RAM.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/RAM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685434701198 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|RAM:u_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac " "Elaborating entity \"mac\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\"" {  } { { "ringbuffer.vhd" "u_mac" { Text "C:/Users/Public/projeto-lic/hardware/ringbuffer.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "none MAC.vhd(51) " "Verilog HDL or VHDL warning at MAC.vhd(51): object \"none\" assigned a value but never read" {  } { { "MAC.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/MAC.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685434701203 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac"}
{ "Warning" "WSGN_SEARCH_FILE" "mac_counter.vhd 2 1 " "Using design file mac_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_counter-arq " "Found design unit 1: mac_counter-arq" {  } { { "mac_counter.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mac_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701224 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_counter " "Found entity 1: mac_counter" {  } { { "mac_counter.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mac_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685434701224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_counter accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|mac_counter:u_mac_counter " "Elaborating entity \"mac_counter\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|mac_counter:u_mac_counter\"" {  } { { "MAC.vhd" "u_mac_counter" { Text "C:/Users/Public/projeto-lic/hardware/MAC.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-arq_MUX2x1 " "Found design unit 1: MUX2x1-arq_MUX2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701239 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434701239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685434701239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|mac_counter:u_mac_counter\|mux2X1:u_mux " "Elaborating entity \"mux2X1\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|mac_counter:u_mac_counter\|mux2X1:u_mux\"" {  } { { "mac_counter.vhd" "u_mux" { Text "C:/Users/Public/projeto-lic/hardware/mac_counter.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_controller accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|ring_controller:u_ring_controller " "Elaborating entity \"ring_controller\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|ring_controller:u_ring_controller\"" {  } { { "ringbuffer.vhd" "u_ring_controller" { Text "C:/Users/Public/projeto-lic/hardware/ringbuffer.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputbuffer accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|outputbuffer:u_outputbuffer " "Elaborating entity \"outputbuffer\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|outputbuffer:u_outputbuffer\"" {  } { { "keyboard_reader.vhd" "u_outputbuffer" { Text "C:/Users/Public/projeto-lic/hardware/keyboard_reader.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffercontroller accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|outputbuffer:u_outputbuffer\|buffercontroller:u_BufferControl " "Elaborating entity \"buffercontroller\" for hierarchy \"accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|outputbuffer:u_outputbuffer\|buffercontroller:u_BufferControl\"" {  } { { "outputbuffer.vhd" "u_BufferControl" { Text "C:/Users/Public/projeto-lic/hardware/outputbuffer.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC " "Elaborating entity \"SLCDC\" for hierarchy \"accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\"" {  } { { "accessControlSystem.vhd" "u_SLCDC" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver " "Elaborating entity \"serial_receiver\" for hierarchy \"accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\"" {  } { { "SLCDC.vhd" "u_serial_receiver" { Text "C:/Users/Public/projeto-lic/hardware/SLCDC.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register " "Elaborating entity \"shift_register\" for hierarchy \"accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\"" {  } { { "serial_receiver.vhd" "u_shift_register" { Text "C:/Users/Public/projeto-lic/hardware/serial_receiver.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_control accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control " "Elaborating entity \"serial_control\" for hierarchy \"accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\"" {  } { { "serial_receiver.vhd" "u_serial_control" { Text "C:/Users/Public/projeto-lic/hardware/serial_receiver.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|dispatcher:u_dispatcher " "Elaborating entity \"dispatcher\" for hierarchy \"accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|dispatcher:u_dispatcher\"" {  } { { "SLCDC.vhd" "u_dispatcher" { Text "C:/Users/Public/projeto-lic/hardware/SLCDC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|clkdiv:u_clkdiv " "Elaborating entity \"clkdiv\" for hierarchy \"accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|clkdiv:u_clkdiv\"" {  } { { "SLCDC.vhd" "u_clkdiv" { Text "C:/Users/Public/projeto-lic/hardware/SLCDC.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort " "Elaborating entity \"UsbPort\" for hierarchy \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\"" {  } { { "accessControlSystem.vhd" "u_UsbPort" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "b2v_inst" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685434701307 ""}  } { { "UsbPort.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685434701307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accessControlSystem:u_accesscontrol\|UsbPort:u_UsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC accessControlSystem:u_accesscontrol\|SDC:u_SDC " "Elaborating entity \"SDC\" for hierarchy \"accessControlSystem:u_accesscontrol\|SDC:u_SDC\"" {  } { { "accessControlSystem.vhd" "u_SDC" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_controller accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller " "Elaborating entity \"door_controller\" for hierarchy \"accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\"" {  } { { "SDC.vhd" "u_door_controller" { Text "C:/Users/Public/projeto-lic/hardware/SDC.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:u_door_mechanism " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:u_door_mechanism\"" {  } { { "accessControlSystem_wrapper.vhd" "u_door_mechanism" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv door_mecanism:u_door_mechanism\|clkdiv:UCLK " "Elaborating entity \"clkdiv\" for hierarchy \"door_mecanism:u_door_mechanism\|clkdiv:UCLK\"" {  } { { "door_mecanism.vhd" "UCLK" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:u_door_mechanism\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:u_door_mechanism\|counter_pl:U6\"" {  } { { "door_mecanism.vhd" "U6" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:u_door_mechanism\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:u_door_mechanism\|counter_pl:U6\|adder_rc:U1\"" {  } { { "counter_pl.vhd" "U1" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:u_door_mechanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:u_door_mechanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "adder_rc.vhd" "\\SC:0:U1" { Text "C:/Users/Public/projeto-lic/hardware/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "counter_pl.vhd" "U2" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685434701580 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\"" {  } { { "door_mecanism.vhd" "U7" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "ShiftRegister_lr.vhd" "U1" { Text "C:/Users/Public/projeto-lic/hardware/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701589 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685434701589 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:u_door_mechanism\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:u_door_mechanism\|door_emulation_seg:U0\"" {  } { { "door_mecanism.vhd" "U0" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434701593 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685434701741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.30.09:18:24 Progress: Loading sld02c89be1/alt_sld_fab_wrapper_hw.tcl " "2023.05.30.09:18:24 Progress: Loading sld02c89be1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434704018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434705610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434705687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434707621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434707704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434707785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434707880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434707883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434707883 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685434708600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld02c89be1/alt_sld_fab.v" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434708778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434708778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434708843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434708843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434708845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434708845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434708897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434708897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434708967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434708967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434708967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Public/projeto-lic/hardware/db/ip/sld02c89be1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685434709020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434709020 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState\" will be implemented as a safe state machine." {  } { { "door_controller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_controller.vhd" 25 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709907 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState\" will be implemented as a safe state machine." {  } { { "serial_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control.vhd" 24 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709907 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|dispatcher:u_dispatcher\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|dispatcher:u_dispatcher\|currentState\" will be implemented as a safe state machine." {  } { { "dispatcher.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/dispatcher.vhd" 23 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709908 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState\" will be implemented as a safe state machine." {  } { { "serial_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control.vhd" 24 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709909 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|outputbuffer:u_outputbuffer\|buffercontroller:u_BufferControl\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|outputbuffer:u_outputbuffer\|buffercontroller:u_BufferControl\|currentState\" will be implemented as a safe state machine." {  } { { "buffercontroller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/buffercontroller.vhd" 24 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709910 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|ring_controller:u_ring_controller\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|ring_controller:u_ring_controller\|currentState\" will be implemented as a safe state machine." {  } { { "ring_controller.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/ring_controller.vhd" 30 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709910 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_control:u_key_control\|currentState " "State machine \"\|accessControlSystem_wrapper\|accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_control:u_key_control\|currentState\" will be implemented as a safe state machine." {  } { { "key_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/key_control.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1685434709911 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/register_D_E_R_value.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685434710113 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685434710113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[6\] GND " "Pin \"data\[6\]\" is stuck at GND" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[7\] GND " "Pin \"data\[7\]\" is stuck at GND" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685434710183 "|accessControlSystem_wrapper|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685434710183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434710236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685434711211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685434711211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685434711270 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685434711270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685434711270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685434711270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685434711287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 09:18:31 2023 " "Processing ended: Tue May 30 09:18:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685434711287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685434711287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685434711287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685434711287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685434712274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685434712274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 09:18:32 2023 " "Processing started: Tue May 30 09:18:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685434712274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685434712274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off accessControl -c accessControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685434712274 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685434712350 ""}
{ "Info" "0" "" "Project  = accessControl" {  } {  } 0 0 "Project  = accessControl" 0 0 "Fitter" 0 0 1685434712350 ""}
{ "Info" "0" "" "Revision = accessControl" {  } {  } 0 0 "Revision = accessControl" 0 0 "Fitter" 0 0 1685434712351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685434712418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685434712418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "accessControl 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"accessControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685434712426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685434712457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685434712457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685434712616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685434712621 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685434712704 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685434712706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685434712706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685434712706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685434712706 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685434712706 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685434712707 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685434712707 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685434712707 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685434712707 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685434712708 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 81 " "No exact pin location assignment(s) for 11 pins of 81 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1685434712956 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1685434713414 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685434713414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685434713414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685434713414 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685434713414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "accessControl.sdc " "Synopsys Design Constraints File file not found: 'accessControl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685434713414 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713429 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713429 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~23 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~23 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713429 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\|FFD:u_FFD1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713429 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_1 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713430 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[8\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713430 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[1\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[1\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434713430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685434713430 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685434713430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1685434713430 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434713433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434713433 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1685434713433 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685434713433 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685434713433 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685434713433 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685434713433 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685434713433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mclk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Mclk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713466 ""}  } { { "accessControlSystem_wrapper.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/accessControlSystem_wrapper.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685434713466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713466 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "door_mecanism:u_door_mechanism\|shift_clk  " "Automatically promoted node door_mecanism:u_door_mechanism\|shift_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[4\]~0 " "Destination node door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[4\]~0" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[2\]~1 " "Destination node door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[2\]~1" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[0\]~2 " "Destination node door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[0\]~2" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[3\]~3 " "Destination node door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[3\]~3" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[1\]~4 " "Destination node door_mecanism:u_door_mechanism\|counter_pl:U6\|cnt_atual_pl\[1\]~4" {  } { { "counter_pl.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/counter_pl.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685434713466 ""}  } { { "door_mecanism.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/door_mecanism.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp  " "Automatically promoted node accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp~0 " "Destination node accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp~0" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685434713466 ""}  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp  " "Automatically promoted node door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp~0 " "Destination node door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp~0" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp  " "Automatically promoted node accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp~0 " "Destination node accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp~0" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "clkdiv.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/clkdiv.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~6  " "Automatically promoted node rtl~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~7  " "Automatically promoted node rtl~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState.STATE_CLEAR~0  " "Automatically promoted node accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState.STATE_CLEAR~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "serial_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState.STATE_CLEAR~0  " "Automatically promoted node accessControlSystem:u_accesscontrol\|SLCDC:u_SLCDC\|serial_receiver:u_serial_receiver\|serial_control:u_serial_control\|currentState.STATE_CLEAR~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685434713467 ""}  } { { "serial_control.vhd" "" { Text "C:/Users/Public/projeto-lic/hardware/serial_control.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685434713467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685434713841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685434713842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685434713842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685434713843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685434713844 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685434713846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685434713846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685434713846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685434713860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685434713861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685434713861 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 1 10 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 1 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1685434713887 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1685434713887 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685434713887 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 8 40 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 26 26 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1685434713888 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1685434713888 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685434713888 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685434714012 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685434714018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685434715033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685434715118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685434715141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685434715674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685434715674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685434716204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/Public/projeto-lic/hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685434717337 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685434717337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685434717436 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1685434717436 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685434717436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685434717438 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685434717600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685434717607 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1685434717607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685434717938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685434717939 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1685434717939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685434718263 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685434718739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/projeto-lic/hardware/output_files/accessControl.fit.smsg " "Generated suppressed messages file C:/Users/Public/projeto-lic/hardware/output_files/accessControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685434719099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5791 " "Peak virtual memory: 5791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685434719435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 09:18:39 2023 " "Processing ended: Tue May 30 09:18:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685434719435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685434719435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685434719435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685434719435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685434720312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685434720312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 09:18:40 2023 " "Processing started: Tue May 30 09:18:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685434720312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685434720312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off accessControl -c accessControl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685434720312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685434720530 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685434722112 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685434722211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685434722960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 09:18:42 2023 " "Processing ended: Tue May 30 09:18:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685434722960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685434722960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685434722960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685434722960 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685434723535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685434723947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685434723947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 09:18:43 2023 " "Processing started: Tue May 30 09:18:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685434723947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685434723947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta accessControl -c accessControl " "Command: quartus_sta accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685434723947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685434724019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685434724148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685434724148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724178 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1685434724368 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685434724384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685434724384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685434724384 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1685434724384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "accessControl.sdc " "Synopsys Design Constraints File file not found: 'accessControl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685434724386 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724388 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724388 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724388 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724388 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~16 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~16 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724388 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724388 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_0 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_0 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724388 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724388 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[0\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[0\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724388 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724388 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724389 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724389 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685434724389 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685434724389 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434724390 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434724390 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685434724390 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685434724391 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685434724398 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1685434724399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.940 " "Worst-case setup slack is 46.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.940               0.000 altera_reserved_tck  " "   46.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 altera_reserved_tck  " "    0.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.068 " "Worst-case recovery slack is 97.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.068               0.000 altera_reserved_tck  " "   97.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 altera_reserved_tck  " "    0.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.567 " "Worst-case minimum pulse width slack is 49.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.172 ns " "Worst Case Available Settling Time: 344.172 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724415 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724415 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685434724415 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685434724417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685434724435 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1685434724435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685434724782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~16 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~16 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_0 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_0 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[0\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[0\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724830 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685434724831 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685434724831 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434724831 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434724831 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685434724831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.199 " "Worst-case setup slack is 47.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.199               0.000 altera_reserved_tck  " "   47.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 altera_reserved_tck  " "    0.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.342 " "Worst-case recovery slack is 97.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.342               0.000 altera_reserved_tck  " "   97.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.598 " "Worst-case minimum pulse width slack is 49.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.598               0.000 altera_reserved_tck  " "   49.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724844 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.651 ns " "Worst Case Available Settling Time: 344.651 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724851 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685434724851 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685434724853 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mclk " "Node: Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] Mclk " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|count\[0\] is being clocked by Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724950 "|accessControlSystem_wrapper|Mclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp " "Register accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|key_scan:u_key_scan\|counter:u_counter\|reg:u_reg\|FFD:u_FFD2\|Q is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|key_decode:u_key_decode\|clkdiv:u_clk\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724950 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|key_decode:u_key_decode|clkdiv:u_clk|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Node: accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~16 accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q " "Latch accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|RAM:u_ram\|ram~16 is being clocked by accessControlSystem:u_accesscontrol\|keyboard_reader:u_keyboard_reader\|ringbuffer:u_ringbuffer\|mac:u_mac\|counter:u_counterGet\|reg:u_reg\|FFD:u_FFD0\|Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724950 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|keyboard_reader:u_keyboard_reader|ringbuffer:u_ringbuffer|mac:u_mac|counter:u_counterGet|reg:u_reg|FFD:u_FFD0|Q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Node: accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_0 accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|door_controller:u_door_controller\|currentState.state_bit_0 is being clocked by accessControlSystem:u_accesscontrol\|SDC:u_SDC\|clkdiv:u_clkdiv\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724950 "|accessControlSystem_wrapper|accessControlSystem:u_accesscontrol|SDC:u_SDC|clkdiv:u_clkdiv|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Node: door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[0\] door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\] " "Register door_mecanism:u_door_mechanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\|Q\[0\] is being clocked by door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724950 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|counter_pl:U6|register_D_E_R_value:U2|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Node: door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp " "Register door_mecanism:u_door_mechanism\|counter_pl:U6\|register_D_E_R_value:U2\|Q\[4\] is being clocked by door_mecanism:u_door_mechanism\|clkdiv:UCLK\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724951 "|accessControlSystem_wrapper|door_mecanism:u_door_mechanism|clkdiv:UCLK|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "Register accessControlSystem:u_accesscontrol\|SDC:u_SDC\|serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685434724951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685434724951 "|accessControlSystem_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1685434724951 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1685434724951 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434724951 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685434724951 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685434724951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.782 " "Worst-case setup slack is 48.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.782               0.000 altera_reserved_tck  " "   48.782               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.453 " "Worst-case recovery slack is 98.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.453               0.000 altera_reserved_tck  " "   98.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.422 " "Worst-case minimum pulse width slack is 49.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.422               0.000 altera_reserved_tck  " "   49.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685434724964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685434724964 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.536 ns " "Worst Case Available Settling Time: 347.536 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685434724970 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685434724970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685434725771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685434725772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685434725814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 09:18:45 2023 " "Processing ended: Tue May 30 09:18:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685434725814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685434725814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685434725814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685434725814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685434726667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685434726667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 09:18:46 2023 " "Processing started: Tue May 30 09:18:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685434726667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685434726667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off accessControl -c accessControl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off accessControl -c accessControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685434726667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1685434726974 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1685434727245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accessControl.vho C:/Users/Public/projeto-lic/hardware/simulation/modelsim/ simulation " "Generated file accessControl.vho in folder \"C:/Users/Public/projeto-lic/hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685434727356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685434727895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 09:18:47 2023 " "Processing ended: Tue May 30 09:18:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685434727895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685434727895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685434727895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685434727895 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685434728452 ""}
