Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  1 13:03:54 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4996)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2119)
---------------------------
 There are 2101 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4996)
---------------------------------------------------
 There are 4996 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.554     5.075    genblk1[0].fDiv/clk
    SLICE_X39Y51         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.009     6.540    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X39Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.664 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.664    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.436    14.777    genblk1[0].fDiv/clk
    SLICE_X39Y51         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.029    15.069    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     1.445    genblk1[0].fDiv/clk
    SLICE_X39Y51         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.942    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X39Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.987 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.987    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.830     1.958    genblk1[0].fDiv/clk
    SLICE_X39Y51         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.091     1.536    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y51   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5007 Endpoints
Min Delay          5007 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[98][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 1.867ns (7.355%)  route 23.519ns (92.645%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          2.111    24.584    stack/mem[1][6]_i_4_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.708 r  stack/mem[98][6]_i_1/O
                         net (fo=5, routed)           0.678    25.386    stack/mem[98][6]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  stack/mem_reg[98][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[98][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 1.867ns (7.355%)  route 23.519ns (92.645%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          2.111    24.584    stack/mem[1][6]_i_4_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.708 r  stack/mem[98][6]_i_1/O
                         net (fo=5, routed)           0.678    25.386    stack/mem[98][6]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  stack/mem_reg[98][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[98][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 1.867ns (7.355%)  route 23.519ns (92.645%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          2.111    24.584    stack/mem[1][6]_i_4_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.708 r  stack/mem[98][6]_i_1/O
                         net (fo=5, routed)           0.678    25.386    stack/mem[98][6]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  stack/mem_reg[98][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[98][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 1.867ns (7.355%)  route 23.519ns (92.645%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          2.111    24.584    stack/mem[1][6]_i_4_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.708 r  stack/mem[98][6]_i_1/O
                         net (fo=5, routed)           0.678    25.386    stack/mem[98][6]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  stack/mem_reg[98][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[98][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 1.867ns (7.355%)  route 23.519ns (92.645%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          2.111    24.584    stack/mem[1][6]_i_4_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.708 r  stack/mem[98][6]_i_1/O
                         net (fo=5, routed)           0.678    25.386    stack/mem[98][6]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  stack/mem_reg[98][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[101][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.338ns  (logic 1.867ns (7.368%)  route 23.471ns (92.632%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          1.918    24.391    stack/mem[1][6]_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.515 r  stack/mem[101][6]_i_1/O
                         net (fo=6, routed)           0.823    25.338    stack/mem[101][6]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  stack/mem_reg[101][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[101][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.280ns  (logic 1.867ns (7.385%)  route 23.413ns (92.615%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          1.918    24.391    stack/mem[1][6]_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.515 r  stack/mem[101][6]_i_1/O
                         net (fo=6, routed)           0.764    25.280    stack/mem[101][6]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  stack/mem_reg[101][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[101][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.280ns  (logic 1.867ns (7.385%)  route 23.413ns (92.615%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          1.918    24.391    stack/mem[1][6]_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.515 r  stack/mem[101][6]_i_1/O
                         net (fo=6, routed)           0.764    25.280    stack/mem[101][6]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  stack/mem_reg[101][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[101][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.280ns  (logic 1.867ns (7.385%)  route 23.413ns (92.615%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          1.918    24.391    stack/mem[1][6]_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.515 r  stack/mem[101][6]_i_1/O
                         net (fo=6, routed)           0.764    25.280    stack/mem[101][6]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  stack/mem_reg[101][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[101][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.280ns  (logic 1.867ns (7.385%)  route 23.413ns (92.615%))
  Logic Levels:           9  (FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE                         0.000     0.000 r  stack/addr_reg[4]_rep__0/C
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  stack/addr_reg[4]_rep__0/Q
                         net (fo=107, routed)         3.930     4.408    stack/addr_reg[4]_rep__0_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.317     4.725 r  stack/mem[95][7]_i_3/O
                         net (fo=13, routed)          1.466     6.190    stack/mem[95][7]_i_3_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I4_O)        0.328     6.518 r  stack/mem[154][6]_i_3/O
                         net (fo=15, routed)          1.216     7.734    stack/mem[154][6]_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.858 f  stack/dout[7]_i_3/O
                         net (fo=7, routed)           0.598     8.456    stack/dout[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.580 r  stack/addr[4]_i_3/O
                         net (fo=334, routed)         4.751    13.330    stack/addr[4]_i_3_n_0
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.454 f  stack/addr[6]_i_4/O
                         net (fo=30, routed)          3.688    17.142    stack/addr[6]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    17.266 r  stack/addr[6]_i_5/O
                         net (fo=238, routed)         5.083    22.349    stack/addr[6]_i_5_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    22.473 r  stack/mem[1][6]_i_4/O
                         net (fo=10, routed)          1.918    24.391    stack/mem[1][6]_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.515 r  stack/mem[101][6]_i_1/O
                         net (fo=6, routed)           0.764    25.280    stack/mem[101][6]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  stack/mem_reg[101][4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line56/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE                         0.000     0.000 r  nolabel_line56/state_reg/C
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line56/state_reg/Q
                         net (fo=2, routed)           0.098     0.239    nolabel_line56/p_0_in[0]
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.284 r  nolabel_line56/d_i_1/O
                         net (fo=1, routed)           0.000     0.284    nolabel_line56/d_i_1_n_0
    SLICE_X38Y16         FDRE                                         r  nolabel_line56/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[136][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[136][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE                         0.000     0.000 r  stack/mem_reg[136][2]/C
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[136][2]/Q
                         net (fo=3, routed)           0.115     0.256    stack/mem_reg[136]_135[2]
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.301 r  stack/mem[136][2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    stack/mem[136][2]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  stack/mem_reg[136][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[98][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[98][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE                         0.000     0.000 r  stack/mem_reg[98][7]/C
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[98][7]/Q
                         net (fo=3, routed)           0.117     0.258    stack/mem_reg[98]_97[7]
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  stack/mem[98][7]_i_1/O
                         net (fo=1, routed)           0.000     0.303    stack/mem[98][7]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  stack/mem_reg[98][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[188][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[188][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE                         0.000     0.000 r  stack/mem_reg[188][6]/C
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[188][6]/Q
                         net (fo=3, routed)           0.123     0.264    stack/mem_reg[188]_187[6]
    SLICE_X57Y44         LUT4 (Prop_lut4_I1_O)        0.045     0.309 r  stack/mem[188][6]_i_1/O
                         net (fo=1, routed)           0.000     0.309    stack/mem[188][6]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  stack/mem_reg[188][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[239][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[239][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE                         0.000     0.000 r  stack/mem_reg[239][4]/C
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[239][4]/Q
                         net (fo=3, routed)           0.123     0.264    stack/mem_reg[239]_238[4]
    SLICE_X55Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.309 r  stack/mem[239][4]_i_1/O
                         net (fo=1, routed)           0.000     0.309    stack/mem[239][4]_i_1_n_0
    SLICE_X55Y24         FDRE                                         r  stack/mem_reg[239][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[108][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[108][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  stack/mem_reg[108][2]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[108][2]/Q
                         net (fo=3, routed)           0.126     0.267    stack/mem_reg[108]_107[2]
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  stack/mem[108][2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    stack/mem[108][2]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  stack/mem_reg[108][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[194][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[194][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.380%)  route 0.127ns (40.620%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE                         0.000     0.000 r  stack/mem_reg[194][4]/C
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[194][4]/Q
                         net (fo=3, routed)           0.127     0.268    stack/mem_reg[194]_193[4]
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  stack/mem[194][4]_i_1/O
                         net (fo=1, routed)           0.000     0.313    stack/mem[194][4]_i_1_n_0
    SLICE_X55Y47         FDRE                                         r  stack/mem_reg[194][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[237][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[237][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  stack/mem_reg[237][2]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[237][2]/Q
                         net (fo=3, routed)           0.133     0.274    stack/mem_reg[237]_236[2]
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  stack/mem[237][2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    stack/mem[237][2]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  stack/mem_reg[237][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[27][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[27][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  stack/mem_reg[27][7]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[27][7]/Q
                         net (fo=3, routed)           0.133     0.274    stack/mem_reg[27]_26[7]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  stack/mem[27][7]_i_1/O
                         net (fo=1, routed)           0.000     0.319    stack/mem[27][7]_i_1_n_0
    SLICE_X41Y23         FDRE                                         r  stack/mem_reg[27][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/mem_reg[29][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/mem_reg[29][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE                         0.000     0.000 r  stack/mem_reg[29][2]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/mem_reg[29][2]/Q
                         net (fo=3, routed)           0.133     0.274    stack/mem_reg[29]_28[2]
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.319 r  stack/mem[29][2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    stack/mem[29][2]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  stack/mem_reg[29][2]/D
  -------------------------------------------------------------------    -------------------





