	component lab5 is
		port (
			clk_clk                          : in  std_logic                    := 'X';             -- clk
			conduit_end_writeresponsevalid_n : out std_logic;                                       -- writeresponsevalid_n
			hex0_export                      : out std_logic_vector(6 downto 0);                    -- export
			hex1_export                      : out std_logic_vector(6 downto 0);                    -- export
			hex2_export                      : out std_logic_vector(6 downto 0);                    -- export
			hex4_export                      : out std_logic_vector(6 downto 0);                    -- export
			hex5_export                      : out std_logic_vector(6 downto 0);                    -- export
			pushbuttons_export               : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			reset_reset_n                    : in  std_logic                    := 'X';             -- reset_n
			switches_export                  : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component lab5;

