$date
	Sun Oct 23 08:08:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#76264
b11 !
1"
#76266
b11 &
b11 %
1$
#76267
0"
#76270
b1010 &
b1010 %
#76274
b101 &
b101 %
#76278
b10000 &
b10000 %
#76282
b1000 &
b1000 %
#76286
b100 &
b100 %
#76290
b10 &
b10 %
#76294
b1 &
1#
b1 %
#76298
b0 &
b0 %
0#
0$
#1066584
b1 !
1"
#1066586
b1 &
b1 %
1$
#1066587
0"
#1066590
1#
#1066594
b0 &
b0 %
0#
0$
#2121336
b10000 !
1"
#2121338
b10000 &
b10000 %
1$
#2121339
0"
#2121342
b1000 &
b1000 %
#2121346
b100 &
b100 %
#2121350
b10 &
b10 %
#2121354
b1 &
b1 %
1#
#2121358
b0 &
0#
b0 %
0$
#4500012
