require "verilog_gen/version"

module VerilogGen
  # Your code goes here...
end
