 ```verilog
reg [9:0] counter;
always @(posedge clk) begin
    if (load)
        counter <= data;
    else if (counter > 0)
        counter = counter - 1;
end

assign tc = (counter == 0);

endmodule