From 0030802b8bd3d4827b61ab1ceab3d4d55e184d42 Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Mon, 13 Feb 2017 16:22:36 +0100
Subject: [PATCH 1301/1566] arm64: zynqmp: Add i2c pinctrl description for
 zcu100

commit  d9ccddb5f2bd7c052a641416c6bb4dd19a31e724 from
https://github.com/Xilinx/linux-xlnx.git

Also add recovery mode via gpio. I2C1 is at MIO4/5.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts |   32 +++++++++++++++++++++
 1 files changed, 32 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
index ecfaa39..9eb7edd 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
@@ -166,6 +166,11 @@
 
 &i2c1 {
 	status = "okay";
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c1_default>;
+	pinctrl-1 = <&pinctrl_i2c1_gpio>;
+	scl-gpios = <&gpio 4 GPIO_ACTIVE_HIGH>;
+	sda-gpios = <&gpio 5 GPIO_ACTIVE_HIGH>;
 	clock-frequency = <100000>;
 	i2cswitch@75 { /* u11 */
 		compatible = "nxp,pca9548";
@@ -375,6 +380,33 @@
 };
 
 &pinctrl0 {
+	pinctrl_i2c1_default: i2c1-default {
+		mux {
+			groups = "i2c1_1_grp";
+			function = "i2c1";
+		};
+
+		conf {
+			groups = "i2c1_1_grp";
+			bias-pull-up;
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS33>;
+		};
+	};
+
+	pinctrl_i2c1_gpio: i2c1-gpio {
+		mux {
+			groups = "gpio0_4_grp", "gpio0_5_grp";
+			function = "gpio0";
+		};
+
+		conf {
+			groups = "gpio0_4_grp", "gpio0_5_grp";
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS33>;
+		};
+	};
+
 	pinctrl_sdhci0_default: sdhci0-default {
 		mux {
 			groups = "sdio0_4bit_0_0_grp";
-- 
1.7.5.4

