initSidebarItems({"mod":[["ap_ctl","Access port control"],["buff_ctl","Buffer control"],["cal_sup_clr","Calibration support clear and reset"],["cal_sup_set","Calibration support set and read"],["cm0_clock_ctl","CM0+ clock control"],["cm0_ctl","CM0+ control"],["cm0_int0_status","CM0+ interrupt 0 status"],["cm0_int1_status","CM0+ interrupt 1 status"],["cm0_int2_status","CM0+ interrupt 2 status"],["cm0_int3_status","CM0+ interrupt 3 status"],["cm0_int4_status","CM0+ interrupt 4 status"],["cm0_int5_status","CM0+ interrupt 5 status"],["cm0_int6_status","CM0+ interrupt 6 status"],["cm0_int7_status","CM0+ interrupt 7 status"],["cm0_nmi_ctl","CM0+ NMI control"],["cm0_pc0_handler","CM0+ protection context 0 handler"],["cm0_pc1_handler","CM0+ protection context 1 handler"],["cm0_pc2_handler","CM0+ protection context 2 handler"],["cm0_pc3_handler","CM0+ protection context 3 handler"],["cm0_pc_ctl","CM0+ protection context control"],["cm0_status","CM0+ status"],["cm0_system_int_ctl","CM0+ system interrupt control"],["cm0_vector_table_base","CM0+ vector table base"],["cm4_clock_ctl","CM4 clock control"],["cm4_ctl","CM4 control"],["cm4_int0_status","CM4 interrupt 0 status"],["cm4_int1_status","CM4 interrupt 1 status"],["cm4_int2_status","CM4 interrupt 2 status"],["cm4_int3_status","CM4 interrupt 3 status"],["cm4_int4_status","CM4 interrupt 4 status"],["cm4_int5_status","CM4 interrupt 5 status"],["cm4_int6_status","CM4 interrupt 6 status"],["cm4_int7_status","CM4 interrupt 7 status"],["cm4_nmi_ctl","CM4 NMI control"],["cm4_pwr_ctl","CM4 power control"],["cm4_pwr_delay_ctl","CM4 power control"],["cm4_status","CM4 status"],["cm4_system_int_ctl","CM4 system interrupt control"],["cm4_vector_table_base","CM4 vector table base"],["dp_status","Debug port status"],["ecc_ctl","ECC control"],["identity","Identity"],["mbist_stat","Memory BIST status"],["product_id","Product identifier and version (same as CoreSight RomTables)"],["protection","Protection status"],["ram0_ctl0","RAM 0 control"],["ram0_pwr_macro_ctl","RAM 0 power control"],["ram0_status","RAM 0 status"],["ram1_ctl0","RAM 1 control"],["ram1_pwr_ctl","RAM 1 power control"],["ram1_status","RAM 1 status"],["ram2_ctl0","RAM 2 control"],["ram2_pwr_ctl","RAM 2 power control"],["ram2_status","RAM 2 status"],["ram_pwr_delay_ctl","Power up delay used for all SRAM power domains"],["rom_ctl","ROM control"],["systick_ctl","SysTick timer control"],["trim_ram_ctl","RAM trim control"],["trim_rom_ctl","ROM trim control"],["udb_pwr_ctl","UDB power control"],["udb_pwr_delay_ctl","UDB power control"]],"struct":[["RegisterBlock","Register block"]],"type":[["AP_CTL","AP_CTL register accessor: an alias for `Reg<AP_CTL_SPEC>`"],["BUFF_CTL","BUFF_CTL register accessor: an alias for `Reg<BUFF_CTL_SPEC>`"],["CAL_SUP_CLR","CAL_SUP_CLR register accessor: an alias for `Reg<CAL_SUP_CLR_SPEC>`"],["CAL_SUP_SET","CAL_SUP_SET register accessor: an alias for `Reg<CAL_SUP_SET_SPEC>`"],["CM0_CLOCK_CTL","CM0_CLOCK_CTL register accessor: an alias for `Reg<CM0_CLOCK_CTL_SPEC>`"],["CM0_CTL","CM0_CTL register accessor: an alias for `Reg<CM0_CTL_SPEC>`"],["CM0_INT0_STATUS","CM0_INT0_STATUS register accessor: an alias for `Reg<CM0_INT0_STATUS_SPEC>`"],["CM0_INT1_STATUS","CM0_INT1_STATUS register accessor: an alias for `Reg<CM0_INT1_STATUS_SPEC>`"],["CM0_INT2_STATUS","CM0_INT2_STATUS register accessor: an alias for `Reg<CM0_INT2_STATUS_SPEC>`"],["CM0_INT3_STATUS","CM0_INT3_STATUS register accessor: an alias for `Reg<CM0_INT3_STATUS_SPEC>`"],["CM0_INT4_STATUS","CM0_INT4_STATUS register accessor: an alias for `Reg<CM0_INT4_STATUS_SPEC>`"],["CM0_INT5_STATUS","CM0_INT5_STATUS register accessor: an alias for `Reg<CM0_INT5_STATUS_SPEC>`"],["CM0_INT6_STATUS","CM0_INT6_STATUS register accessor: an alias for `Reg<CM0_INT6_STATUS_SPEC>`"],["CM0_INT7_STATUS","CM0_INT7_STATUS register accessor: an alias for `Reg<CM0_INT7_STATUS_SPEC>`"],["CM0_NMI_CTL","CM0_NMI_CTL register accessor: an alias for `Reg<CM0_NMI_CTL_SPEC>`"],["CM0_PC0_HANDLER","CM0_PC0_HANDLER register accessor: an alias for `Reg<CM0_PC0_HANDLER_SPEC>`"],["CM0_PC1_HANDLER","CM0_PC1_HANDLER register accessor: an alias for `Reg<CM0_PC1_HANDLER_SPEC>`"],["CM0_PC2_HANDLER","CM0_PC2_HANDLER register accessor: an alias for `Reg<CM0_PC2_HANDLER_SPEC>`"],["CM0_PC3_HANDLER","CM0_PC3_HANDLER register accessor: an alias for `Reg<CM0_PC3_HANDLER_SPEC>`"],["CM0_PC_CTL","CM0_PC_CTL register accessor: an alias for `Reg<CM0_PC_CTL_SPEC>`"],["CM0_STATUS","CM0_STATUS register accessor: an alias for `Reg<CM0_STATUS_SPEC>`"],["CM0_SYSTEM_INT_CTL","CM0_SYSTEM_INT_CTL register accessor: an alias for `Reg<CM0_SYSTEM_INT_CTL_SPEC>`"],["CM0_VECTOR_TABLE_BASE","CM0_VECTOR_TABLE_BASE register accessor: an alias for `Reg<CM0_VECTOR_TABLE_BASE_SPEC>`"],["CM4_CLOCK_CTL","CM4_CLOCK_CTL register accessor: an alias for `Reg<CM4_CLOCK_CTL_SPEC>`"],["CM4_CTL","CM4_CTL register accessor: an alias for `Reg<CM4_CTL_SPEC>`"],["CM4_INT0_STATUS","CM4_INT0_STATUS register accessor: an alias for `Reg<CM4_INT0_STATUS_SPEC>`"],["CM4_INT1_STATUS","CM4_INT1_STATUS register accessor: an alias for `Reg<CM4_INT1_STATUS_SPEC>`"],["CM4_INT2_STATUS","CM4_INT2_STATUS register accessor: an alias for `Reg<CM4_INT2_STATUS_SPEC>`"],["CM4_INT3_STATUS","CM4_INT3_STATUS register accessor: an alias for `Reg<CM4_INT3_STATUS_SPEC>`"],["CM4_INT4_STATUS","CM4_INT4_STATUS register accessor: an alias for `Reg<CM4_INT4_STATUS_SPEC>`"],["CM4_INT5_STATUS","CM4_INT5_STATUS register accessor: an alias for `Reg<CM4_INT5_STATUS_SPEC>`"],["CM4_INT6_STATUS","CM4_INT6_STATUS register accessor: an alias for `Reg<CM4_INT6_STATUS_SPEC>`"],["CM4_INT7_STATUS","CM4_INT7_STATUS register accessor: an alias for `Reg<CM4_INT7_STATUS_SPEC>`"],["CM4_NMI_CTL","CM4_NMI_CTL register accessor: an alias for `Reg<CM4_NMI_CTL_SPEC>`"],["CM4_PWR_CTL","CM4_PWR_CTL register accessor: an alias for `Reg<CM4_PWR_CTL_SPEC>`"],["CM4_PWR_DELAY_CTL","CM4_PWR_DELAY_CTL register accessor: an alias for `Reg<CM4_PWR_DELAY_CTL_SPEC>`"],["CM4_STATUS","CM4_STATUS register accessor: an alias for `Reg<CM4_STATUS_SPEC>`"],["CM4_SYSTEM_INT_CTL","CM4_SYSTEM_INT_CTL register accessor: an alias for `Reg<CM4_SYSTEM_INT_CTL_SPEC>`"],["CM4_VECTOR_TABLE_BASE","CM4_VECTOR_TABLE_BASE register accessor: an alias for `Reg<CM4_VECTOR_TABLE_BASE_SPEC>`"],["DP_STATUS","DP_STATUS register accessor: an alias for `Reg<DP_STATUS_SPEC>`"],["ECC_CTL","ECC_CTL register accessor: an alias for `Reg<ECC_CTL_SPEC>`"],["IDENTITY","IDENTITY register accessor: an alias for `Reg<IDENTITY_SPEC>`"],["MBIST_STAT","MBIST_STAT register accessor: an alias for `Reg<MBIST_STAT_SPEC>`"],["PRODUCT_ID","PRODUCT_ID register accessor: an alias for `Reg<PRODUCT_ID_SPEC>`"],["PROTECTION","PROTECTION register accessor: an alias for `Reg<PROTECTION_SPEC>`"],["RAM0_CTL0","RAM0_CTL0 register accessor: an alias for `Reg<RAM0_CTL0_SPEC>`"],["RAM0_PWR_MACRO_CTL","RAM0_PWR_MACRO_CTL register accessor: an alias for `Reg<RAM0_PWR_MACRO_CTL_SPEC>`"],["RAM0_STATUS","RAM0_STATUS register accessor: an alias for `Reg<RAM0_STATUS_SPEC>`"],["RAM1_CTL0","RAM1_CTL0 register accessor: an alias for `Reg<RAM1_CTL0_SPEC>`"],["RAM1_PWR_CTL","RAM1_PWR_CTL register accessor: an alias for `Reg<RAM1_PWR_CTL_SPEC>`"],["RAM1_STATUS","RAM1_STATUS register accessor: an alias for `Reg<RAM1_STATUS_SPEC>`"],["RAM2_CTL0","RAM2_CTL0 register accessor: an alias for `Reg<RAM2_CTL0_SPEC>`"],["RAM2_PWR_CTL","RAM2_PWR_CTL register accessor: an alias for `Reg<RAM2_PWR_CTL_SPEC>`"],["RAM2_STATUS","RAM2_STATUS register accessor: an alias for `Reg<RAM2_STATUS_SPEC>`"],["RAM_PWR_DELAY_CTL","RAM_PWR_DELAY_CTL register accessor: an alias for `Reg<RAM_PWR_DELAY_CTL_SPEC>`"],["ROM_CTL","ROM_CTL register accessor: an alias for `Reg<ROM_CTL_SPEC>`"],["SYSTICK_CTL","SYSTICK_CTL register accessor: an alias for `Reg<SYSTICK_CTL_SPEC>`"],["TRIM_RAM_CTL","TRIM_RAM_CTL register accessor: an alias for `Reg<TRIM_RAM_CTL_SPEC>`"],["TRIM_ROM_CTL","TRIM_ROM_CTL register accessor: an alias for `Reg<TRIM_ROM_CTL_SPEC>`"],["UDB_PWR_CTL","UDB_PWR_CTL register accessor: an alias for `Reg<UDB_PWR_CTL_SPEC>`"],["UDB_PWR_DELAY_CTL","UDB_PWR_DELAY_CTL register accessor: an alias for `Reg<UDB_PWR_DELAY_CTL_SPEC>`"]]});