
stm32_lanza_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e34  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000734  08008f78  08008f78  00009f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080096ac  080096ac  0000a6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080096b4  080096b4  0000a6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080096b8  080096b8  0000a6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d4  20000008  080096bc  0000b008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000038c  200001dc  08009890  0000b1dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000568  08009890  0000b568  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016c5d  00000000  00000000  0000b20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002ffe  00000000  00000000  00021e69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001798  00000000  00000000  00024e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001209  00000000  00000000  00026600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000241cd  00000000  00000000  00027809  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000170f2  00000000  00000000  0004b9d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000e174e  00000000  00000000  00062ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00144216  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007328  00000000  00000000  0014425c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  0014b584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001dc 	.word	0x200001dc
 800015c:	00000000 	.word	0x00000000
 8000160:	08008f5c 	.word	0x08008f5c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e0 	.word	0x200001e0
 800017c:	08008f5c 	.word	0x08008f5c

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b988 	b.w	8000e80 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	468e      	mov	lr, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	4688      	mov	r8, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14a      	bne.n	8000c2e <__udivmoddi4+0xa6>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d962      	bls.n	8000c64 <__udivmoddi4+0xdc>
 8000b9e:	fab2 f682 	clz	r6, r2
 8000ba2:	b14e      	cbz	r6, 8000bb8 <__udivmoddi4+0x30>
 8000ba4:	f1c6 0320 	rsb	r3, r6, #32
 8000ba8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	40b7      	lsls	r7, r6
 8000bb2:	ea43 0808 	orr.w	r8, r3, r8
 8000bb6:	40b4      	lsls	r4, r6
 8000bb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bc4:	0c23      	lsrs	r3, r4, #16
 8000bc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bce:	fb01 f20c 	mul.w	r2, r1, ip
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x62>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bdc:	f080 80ea 	bcs.w	8000db4 <__udivmoddi4+0x22c>
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f240 80e7 	bls.w	8000db4 <__udivmoddi4+0x22c>
 8000be6:	3902      	subs	r1, #2
 8000be8:	443b      	add	r3, r7
 8000bea:	1a9a      	subs	r2, r3, r2
 8000bec:	b2a3      	uxth	r3, r4
 8000bee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bfe:	459c      	cmp	ip, r3
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0x8e>
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c08:	f080 80d6 	bcs.w	8000db8 <__udivmoddi4+0x230>
 8000c0c:	459c      	cmp	ip, r3
 8000c0e:	f240 80d3 	bls.w	8000db8 <__udivmoddi4+0x230>
 8000c12:	443b      	add	r3, r7
 8000c14:	3802      	subs	r0, #2
 8000c16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c1a:	eba3 030c 	sub.w	r3, r3, ip
 8000c1e:	2100      	movs	r1, #0
 8000c20:	b11d      	cbz	r5, 8000c2a <__udivmoddi4+0xa2>
 8000c22:	40f3      	lsrs	r3, r6
 8000c24:	2200      	movs	r2, #0
 8000c26:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d905      	bls.n	8000c3e <__udivmoddi4+0xb6>
 8000c32:	b10d      	cbz	r5, 8000c38 <__udivmoddi4+0xb0>
 8000c34:	e9c5 0100 	strd	r0, r1, [r5]
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4608      	mov	r0, r1
 8000c3c:	e7f5      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c3e:	fab3 f183 	clz	r1, r3
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d146      	bne.n	8000cd4 <__udivmoddi4+0x14c>
 8000c46:	4573      	cmp	r3, lr
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xc8>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 8105 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	4690      	mov	r8, r2
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0e5      	beq.n	8000c2a <__udivmoddi4+0xa2>
 8000c5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c62:	e7e2      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	f000 8090 	beq.w	8000d8a <__udivmoddi4+0x202>
 8000c6a:	fab2 f682 	clz	r6, r2
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	f040 80a4 	bne.w	8000dbc <__udivmoddi4+0x234>
 8000c74:	1a8a      	subs	r2, r1, r2
 8000c76:	0c03      	lsrs	r3, r0, #16
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	b280      	uxth	r0, r0
 8000c7e:	b2bc      	uxth	r4, r7
 8000c80:	2101      	movs	r1, #1
 8000c82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x11e>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x11c>
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	f200 80e0 	bhi.w	8000e64 <__udivmoddi4+0x2dc>
 8000ca4:	46c4      	mov	ip, r8
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cb4:	fb02 f404 	mul.w	r4, r2, r4
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x144>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x142>
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	f200 80ca 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cd2:	e7a5      	b.n	8000c20 <__udivmoddi4+0x98>
 8000cd4:	f1c1 0620 	rsb	r6, r1, #32
 8000cd8:	408b      	lsls	r3, r1
 8000cda:	fa22 f706 	lsr.w	r7, r2, r6
 8000cde:	431f      	orrs	r7, r3
 8000ce0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ce4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	fa1f fc87 	uxth.w	ip, r7
 8000cfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000cfe:	0c1c      	lsrs	r4, r3, #16
 8000d00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x1a0>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d1a:	f080 809c 	bcs.w	8000e56 <__udivmoddi4+0x2ce>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f240 8099 	bls.w	8000e56 <__udivmoddi4+0x2ce>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	fa1f fe83 	uxth.w	lr, r3
 8000d30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d34:	fb09 4413 	mls	r4, r9, r3, r4
 8000d38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d40:	45a4      	cmp	ip, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x1ce>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d4a:	f080 8082 	bcs.w	8000e52 <__udivmoddi4+0x2ca>
 8000d4e:	45a4      	cmp	ip, r4
 8000d50:	d97f      	bls.n	8000e52 <__udivmoddi4+0x2ca>
 8000d52:	3b02      	subs	r3, #2
 8000d54:	443c      	add	r4, r7
 8000d56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d5a:	eba4 040c 	sub.w	r4, r4, ip
 8000d5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d62:	4564      	cmp	r4, ip
 8000d64:	4673      	mov	r3, lr
 8000d66:	46e1      	mov	r9, ip
 8000d68:	d362      	bcc.n	8000e30 <__udivmoddi4+0x2a8>
 8000d6a:	d05f      	beq.n	8000e2c <__udivmoddi4+0x2a4>
 8000d6c:	b15d      	cbz	r5, 8000d86 <__udivmoddi4+0x1fe>
 8000d6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d72:	eb64 0409 	sbc.w	r4, r4, r9
 8000d76:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	40cc      	lsrs	r4, r1
 8000d82:	e9c5 6400 	strd	r6, r4, [r5]
 8000d86:	2100      	movs	r1, #0
 8000d88:	e74f      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000d8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d8e:	0c01      	lsrs	r1, r0, #16
 8000d90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d94:	b280      	uxth	r0, r0
 8000d96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4638      	mov	r0, r7
 8000d9e:	463c      	mov	r4, r7
 8000da0:	46b8      	mov	r8, r7
 8000da2:	46be      	mov	lr, r7
 8000da4:	2620      	movs	r6, #32
 8000da6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000daa:	eba2 0208 	sub.w	r2, r2, r8
 8000dae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000db2:	e766      	b.n	8000c82 <__udivmoddi4+0xfa>
 8000db4:	4601      	mov	r1, r0
 8000db6:	e718      	b.n	8000bea <__udivmoddi4+0x62>
 8000db8:	4610      	mov	r0, r2
 8000dba:	e72c      	b.n	8000c16 <__udivmoddi4+0x8e>
 8000dbc:	f1c6 0220 	rsb	r2, r6, #32
 8000dc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000dc4:	40b7      	lsls	r7, r6
 8000dc6:	40b1      	lsls	r1, r6
 8000dc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dd6:	b2bc      	uxth	r4, r7
 8000dd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ddc:	0c11      	lsrs	r1, r2, #16
 8000dde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de2:	fb08 f904 	mul.w	r9, r8, r4
 8000de6:	40b0      	lsls	r0, r6
 8000de8:	4589      	cmp	r9, r1
 8000dea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dee:	b280      	uxth	r0, r0
 8000df0:	d93e      	bls.n	8000e70 <__udivmoddi4+0x2e8>
 8000df2:	1879      	adds	r1, r7, r1
 8000df4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df8:	d201      	bcs.n	8000dfe <__udivmoddi4+0x276>
 8000dfa:	4589      	cmp	r9, r1
 8000dfc:	d81f      	bhi.n	8000e3e <__udivmoddi4+0x2b6>
 8000dfe:	eba1 0109 	sub.w	r1, r1, r9
 8000e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e06:	fb09 f804 	mul.w	r8, r9, r4
 8000e0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e0e:	b292      	uxth	r2, r2
 8000e10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e14:	4542      	cmp	r2, r8
 8000e16:	d229      	bcs.n	8000e6c <__udivmoddi4+0x2e4>
 8000e18:	18ba      	adds	r2, r7, r2
 8000e1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e1e:	d2c4      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d2c2      	bcs.n	8000daa <__udivmoddi4+0x222>
 8000e24:	f1a9 0102 	sub.w	r1, r9, #2
 8000e28:	443a      	add	r2, r7
 8000e2a:	e7be      	b.n	8000daa <__udivmoddi4+0x222>
 8000e2c:	45f0      	cmp	r8, lr
 8000e2e:	d29d      	bcs.n	8000d6c <__udivmoddi4+0x1e4>
 8000e30:	ebbe 0302 	subs.w	r3, lr, r2
 8000e34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e38:	3801      	subs	r0, #1
 8000e3a:	46e1      	mov	r9, ip
 8000e3c:	e796      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e3e:	eba7 0909 	sub.w	r9, r7, r9
 8000e42:	4449      	add	r1, r9
 8000e44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4c:	fb09 f804 	mul.w	r8, r9, r4
 8000e50:	e7db      	b.n	8000e0a <__udivmoddi4+0x282>
 8000e52:	4673      	mov	r3, lr
 8000e54:	e77f      	b.n	8000d56 <__udivmoddi4+0x1ce>
 8000e56:	4650      	mov	r0, sl
 8000e58:	e766      	b.n	8000d28 <__udivmoddi4+0x1a0>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e6fd      	b.n	8000c5a <__udivmoddi4+0xd2>
 8000e5e:	443b      	add	r3, r7
 8000e60:	3a02      	subs	r2, #2
 8000e62:	e733      	b.n	8000ccc <__udivmoddi4+0x144>
 8000e64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e68:	443b      	add	r3, r7
 8000e6a:	e71c      	b.n	8000ca6 <__udivmoddi4+0x11e>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	e79c      	b.n	8000daa <__udivmoddi4+0x222>
 8000e70:	eba1 0109 	sub.w	r1, r1, r9
 8000e74:	46c4      	mov	ip, r8
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fb09 f804 	mul.w	r8, r9, r4
 8000e7e:	e7c4      	b.n	8000e0a <__udivmoddi4+0x282>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <setup>:
float busVoltage_V[3];
float shuntVoltage_V[3];
float current_mA[3];
float power_mW[3];

void setup() {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	I2C_bus_scan();
 8000e88:	f000 f9c4 	bl	8001214 <I2C_bus_scan>

	// TSL2591
	tsl.hi2c = &hi2c1;
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <setup+0x88>)
 8000e8e:	4a20      	ldr	r2, [pc, #128]	@ (8000f10 <setup+0x8c>)
 8000e90:	601a      	str	r2, [r3, #0]
	tsl.gain = TSL2591_GAIN_LOW;
 8000e92:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <setup+0x88>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	711a      	strb	r2, [r3, #4]
	tsl.integrationTime = TSL2591_INTEGRATION_200MS;
 8000e98:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <setup+0x88>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	715a      	strb	r2, [r3, #5]
	if (TSL2591_Init(&tsl) == HAL_OK) printf("TSL2591 inicializado correctamente\r\n");
 8000e9e:	481b      	ldr	r0, [pc, #108]	@ (8000f0c <setup+0x88>)
 8000ea0:	f005 fa20 	bl	80062e4 <TSL2591_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d103      	bne.n	8000eb2 <setup+0x2e>
 8000eaa:	481a      	ldr	r0, [pc, #104]	@ (8000f14 <setup+0x90>)
 8000eac:	f006 f8e4 	bl	8007078 <puts>
 8000eb0:	e002      	b.n	8000eb8 <setup+0x34>
	else printf("TSL2591 no inicializado\r\n");
 8000eb2:	4819      	ldr	r0, [pc, #100]	@ (8000f18 <setup+0x94>)
 8000eb4:	f006 f8e0 	bl	8007078 <puts>

	// INA3221
	ina.hi2c = &hi2c1;
 8000eb8:	4b18      	ldr	r3, [pc, #96]	@ (8000f1c <setup+0x98>)
 8000eba:	4a15      	ldr	r2, [pc, #84]	@ (8000f10 <setup+0x8c>)
 8000ebc:	601a      	str	r2, [r3, #0]
	ina.shuntResistance[0] = 0.1f;
 8000ebe:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <setup+0x98>)
 8000ec0:	4a17      	ldr	r2, [pc, #92]	@ (8000f20 <setup+0x9c>)
 8000ec2:	605a      	str	r2, [r3, #4]
	ina.shuntResistance[1] = 0.1f;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	@ (8000f1c <setup+0x98>)
 8000ec6:	4a16      	ldr	r2, [pc, #88]	@ (8000f20 <setup+0x9c>)
 8000ec8:	609a      	str	r2, [r3, #8]
	ina.shuntResistance[2] = 0.1f;
 8000eca:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <setup+0x98>)
 8000ecc:	4a14      	ldr	r2, [pc, #80]	@ (8000f20 <setup+0x9c>)
 8000ece:	60da      	str	r2, [r3, #12]
	ina.averagingMode = INA3221_AVG_64;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <setup+0x98>)
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	741a      	strb	r2, [r3, #16]
	ina.convTimeBus = INA3221_CT_1100us;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <setup+0x98>)
 8000ed8:	2204      	movs	r2, #4
 8000eda:	749a      	strb	r2, [r3, #18]
	ina.convTimeShunt = INA3221_CT_1100us;
 8000edc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <setup+0x98>)
 8000ede:	2204      	movs	r2, #4
 8000ee0:	745a      	strb	r2, [r3, #17]
	ina.operatingMode = INA3221_MODE_SHUNT_BUS_CONTINUOUS;
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <setup+0x98>)
 8000ee4:	2207      	movs	r2, #7
 8000ee6:	74da      	strb	r2, [r3, #19]
	if (INA3221_Init(&ina) == HAL_OK) printf("INA3221 inicializado correctamente\r\n");
 8000ee8:	480c      	ldr	r0, [pc, #48]	@ (8000f1c <setup+0x98>)
 8000eea:	f005 f8ed 	bl	80060c8 <INA3221_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <setup+0x78>
 8000ef4:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <setup+0xa0>)
 8000ef6:	f006 f8bf 	bl	8007078 <puts>
 8000efa:	e002      	b.n	8000f02 <setup+0x7e>
	else printf("INA3221 no inicializado\r\n");
 8000efc:	480a      	ldr	r0, [pc, #40]	@ (8000f28 <setup+0xa4>)
 8000efe:	f006 f8bb 	bl	8007078 <puts>

	printHeaderCSV();
 8000f02:	f000 f8ef 	bl	80010e4 <printHeaderCSV>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	2000021c 	.word	0x2000021c
 8000f10:	20000274 	.word	0x20000274
 8000f14:	08008f78 	.word	0x08008f78
 8000f18:	08008f9c 	.word	0x08008f9c
 8000f1c:	20000230 	.word	0x20000230
 8000f20:	3dcccccd 	.word	0x3dcccccd
 8000f24:	08008fb8 	.word	0x08008fb8
 8000f28:	08008fdc 	.word	0x08008fdc

08000f2c <loop>:

void loop() {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
	if (HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN) != HAL_OK) printf("Error al leer la hora\r\n");
 8000f32:	2200      	movs	r2, #0
 8000f34:	4958      	ldr	r1, [pc, #352]	@ (8001098 <loop+0x16c>)
 8000f36:	4859      	ldr	r0, [pc, #356]	@ (800109c <loop+0x170>)
 8000f38:	f004 f847 	bl	8004fca <HAL_RTC_GetTime>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d002      	beq.n	8000f48 <loop+0x1c>
 8000f42:	4857      	ldr	r0, [pc, #348]	@ (80010a0 <loop+0x174>)
 8000f44:	f006 f898 	bl	8007078 <puts>
	if (HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN) != HAL_OK) printf("Error al leer la fecha\r\n");
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4956      	ldr	r1, [pc, #344]	@ (80010a4 <loop+0x178>)
 8000f4c:	4853      	ldr	r0, [pc, #332]	@ (800109c <loop+0x170>)
 8000f4e:	f004 f923 	bl	8005198 <HAL_RTC_GetDate>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <loop+0x32>
 8000f58:	4853      	ldr	r0, [pc, #332]	@ (80010a8 <loop+0x17c>)
 8000f5a:	f006 f88d 	bl	8007078 <puts>

	if (TSL2591_ReadChannels(&tsl, &full, &ir) == HAL_OK) {
 8000f5e:	4a53      	ldr	r2, [pc, #332]	@ (80010ac <loop+0x180>)
 8000f60:	4953      	ldr	r1, [pc, #332]	@ (80010b0 <loop+0x184>)
 8000f62:	4854      	ldr	r0, [pc, #336]	@ (80010b4 <loop+0x188>)
 8000f64:	f005 f9ee 	bl	8006344 <TSL2591_ReadChannels>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d119      	bne.n	8000fa2 <loop+0x76>
		lux = TSL2591_CalculateLux(&tsl, full, ir);
 8000f6e:	4b50      	ldr	r3, [pc, #320]	@ (80010b0 <loop+0x184>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	4a4e      	ldr	r2, [pc, #312]	@ (80010ac <loop+0x180>)
 8000f74:	8812      	ldrh	r2, [r2, #0]
 8000f76:	4619      	mov	r1, r3
 8000f78:	484e      	ldr	r0, [pc, #312]	@ (80010b4 <loop+0x188>)
 8000f7a:	f005 fa13 	bl	80063a4 <TSL2591_CalculateLux>
 8000f7e:	eef0 7a40 	vmov.f32	s15, s0
 8000f82:	4b4d      	ldr	r3, [pc, #308]	@ (80010b8 <loop+0x18c>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
		irradiance_Wm2 = TSL2591_CalculateIrradiance(lux);
 8000f88:	4b4b      	ldr	r3, [pc, #300]	@ (80010b8 <loop+0x18c>)
 8000f8a:	edd3 7a00 	vldr	s15, [r3]
 8000f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f92:	f005 fadb 	bl	800654c <TSL2591_CalculateIrradiance>
 8000f96:	eef0 7a40 	vmov.f32	s15, s0
 8000f9a:	4b48      	ldr	r3, [pc, #288]	@ (80010bc <loop+0x190>)
 8000f9c:	edc3 7a00 	vstr	s15, [r3]
 8000fa0:	e002      	b.n	8000fa8 <loop+0x7c>
	}
	else printf("Error al leer el TSL2591\r\n\r\n");
 8000fa2:	4847      	ldr	r0, [pc, #284]	@ (80010c0 <loop+0x194>)
 8000fa4:	f006 f868 	bl	8007078 <puts>

	for (int ch = 0; ch < 3; ++ch) {
 8000fa8:	2300      	movs	r3, #0
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	e04a      	b.n	8001044 <loop+0x118>
		if (INA3221_ReadVoltage(&ina, ch+1, &busVoltage_V[ch], &shuntVoltage_V[ch]) == HAL_OK) {
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	b2d9      	uxtb	r1, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4a42      	ldr	r2, [pc, #264]	@ (80010c4 <loop+0x198>)
 8000fbc:	441a      	add	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4841      	ldr	r0, [pc, #260]	@ (80010c8 <loop+0x19c>)
 8000fc4:	4403      	add	r3, r0
 8000fc6:	4841      	ldr	r0, [pc, #260]	@ (80010cc <loop+0x1a0>)
 8000fc8:	f005 f8aa 	bl	8006120 <INA3221_ReadVoltage>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d132      	bne.n	8001038 <loop+0x10c>
			current_mA[ch] = INA3221_CalculateCurrent_mA(&ina, ch+1, shuntVoltage_V[ch]);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	493b      	ldr	r1, [pc, #236]	@ (80010c8 <loop+0x19c>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	edd3 7a00 	vldr	s15, [r3]
 8000fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fea:	4611      	mov	r1, r2
 8000fec:	4837      	ldr	r0, [pc, #220]	@ (80010cc <loop+0x1a0>)
 8000fee:	f005 f901 	bl	80061f4 <INA3221_CalculateCurrent_mA>
 8000ff2:	eef0 7a40 	vmov.f32	s15, s0
 8000ff6:	4a36      	ldr	r2, [pc, #216]	@ (80010d0 <loop+0x1a4>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	edc3 7a00 	vstr	s15, [r3]
			power_mW[ch] = INA3221_CalculatePower_mW(busVoltage_V[ch], current_mA[ch]);
 8001002:	4a30      	ldr	r2, [pc, #192]	@ (80010c4 <loop+0x198>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	4a30      	ldr	r2, [pc, #192]	@ (80010d0 <loop+0x1a4>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	ed93 7a00 	vldr	s14, [r3]
 800101a:	eef0 0a47 	vmov.f32	s1, s14
 800101e:	eeb0 0a67 	vmov.f32	s0, s15
 8001022:	f005 f909 	bl	8006238 <INA3221_CalculatePower_mW>
 8001026:	eef0 7a40 	vmov.f32	s15, s0
 800102a:	4a2a      	ldr	r2, [pc, #168]	@ (80010d4 <loop+0x1a8>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4413      	add	r3, r2
 8001032:	edc3 7a00 	vstr	s15, [r3]
 8001036:	e002      	b.n	800103e <loop+0x112>
		}
		else printf("Error al leer el INA3221\r\n\r\n");
 8001038:	4827      	ldr	r0, [pc, #156]	@ (80010d8 <loop+0x1ac>)
 800103a:	f006 f81d 	bl	8007078 <puts>
	for (int ch = 0; ch < 3; ++ch) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3301      	adds	r3, #1
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b02      	cmp	r3, #2
 8001048:	ddb1      	ble.n	8000fae <loop+0x82>
	}

	for (int s = 0; s < 3; ++s) {
 800104a:	2300      	movs	r3, #0
 800104c:	603b      	str	r3, [r7, #0]
 800104e:	e012      	b.n	8001076 <loop+0x14a>
		status[s] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3 << s);
 8001050:	2208      	movs	r2, #8
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	b29b      	uxth	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001060:	f001 f94c 	bl	80022fc <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	4619      	mov	r1, r3
 8001068:	4a1c      	ldr	r2, [pc, #112]	@ (80010dc <loop+0x1b0>)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int s = 0; s < 3; ++s) {
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2b02      	cmp	r3, #2
 800107a:	dde9      	ble.n	8001050 <loop+0x124>
	}

	//printData();
	printDataCSV();
 800107c:	f000 f840 	bl	8001100 <printDataCSV>

	HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8001080:	2120      	movs	r1, #32
 8001082:	4817      	ldr	r0, [pc, #92]	@ (80010e0 <loop+0x1b4>)
 8001084:	f001 f96a 	bl	800235c <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8001088:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800108c:	f000 febe 	bl	8001e0c <HAL_Delay>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	200001f8 	.word	0x200001f8
 800109c:	200003f0 	.word	0x200003f0
 80010a0:	08008ff8 	.word	0x08008ff8
 80010a4:	2000020c 	.word	0x2000020c
 80010a8:	08009010 	.word	0x08009010
 80010ac:	20000226 	.word	0x20000226
 80010b0:	20000224 	.word	0x20000224
 80010b4:	2000021c 	.word	0x2000021c
 80010b8:	20000228 	.word	0x20000228
 80010bc:	2000022c 	.word	0x2000022c
 80010c0:	08009028 	.word	0x08009028
 80010c4:	20000244 	.word	0x20000244
 80010c8:	20000250 	.word	0x20000250
 80010cc:	20000230 	.word	0x20000230
 80010d0:	2000025c 	.word	0x2000025c
 80010d4:	20000268 	.word	0x20000268
 80010d8:	08009044 	.word	0x08009044
 80010dc:	20000210 	.word	0x20000210
 80010e0:	48000400 	.word	0x48000400

080010e4 <printHeaderCSV>:
	}

	printf("\r\n");
}

void printHeaderCSV() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	printf("timestamp,status_0, status_1,status_2,voltage_PV,current_PV,power_PV,voltage_BAT,current_BAT,power_BAT,voltage_LOAD,current_LOAD,power_LOAD,total,ir,lux,irradiance");
 80010e8:	4803      	ldr	r0, [pc, #12]	@ (80010f8 <printHeaderCSV+0x14>)
 80010ea:	f005 ff5d 	bl	8006fa8 <iprintf>

	printf("\r\n");
 80010ee:	4803      	ldr	r0, [pc, #12]	@ (80010fc <printHeaderCSV+0x18>)
 80010f0:	f005 ffc2 	bl	8007078 <puts>
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	08009154 	.word	0x08009154
 80010fc:	08009084 	.word	0x08009084

08001100 <printDataCSV>:

void printDataCSV() {
 8001100:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001104:	b087      	sub	sp, #28
 8001106:	af04      	add	r7, sp, #16
	printf("%02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 8001108:	4b34      	ldr	r3, [pc, #208]	@ (80011dc <printDataCSV+0xdc>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <printDataCSV+0xdc>)
 8001110:	785b      	ldrb	r3, [r3, #1]
 8001112:	461a      	mov	r2, r3
 8001114:	4b31      	ldr	r3, [pc, #196]	@ (80011dc <printDataCSV+0xdc>)
 8001116:	789b      	ldrb	r3, [r3, #2]
 8001118:	4831      	ldr	r0, [pc, #196]	@ (80011e0 <printDataCSV+0xe0>)
 800111a:	f005 ff45 	bl	8006fa8 <iprintf>

	printf(",%d,%d,%d", status[0], status[1], status[2]);
 800111e:	4b31      	ldr	r3, [pc, #196]	@ (80011e4 <printDataCSV+0xe4>)
 8001120:	6819      	ldr	r1, [r3, #0]
 8001122:	4b30      	ldr	r3, [pc, #192]	@ (80011e4 <printDataCSV+0xe4>)
 8001124:	685a      	ldr	r2, [r3, #4]
 8001126:	4b2f      	ldr	r3, [pc, #188]	@ (80011e4 <printDataCSV+0xe4>)
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	482f      	ldr	r0, [pc, #188]	@ (80011e8 <printDataCSV+0xe8>)
 800112c:	f005 ff3c 	bl	8006fa8 <iprintf>

	for (int ch = 0; ch < 3; ++ch) {
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	e029      	b.n	800118a <printDataCSV+0x8a>
		printf(",%.3f,%.2f,%.2f", busVoltage_V[ch], current_mA[ch], power_mW[ch]);
 8001136:	4a2d      	ldr	r2, [pc, #180]	@ (80011ec <printDataCSV+0xec>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f9d9 	bl	80004f8 <__aeabi_f2d>
 8001146:	4680      	mov	r8, r0
 8001148:	4689      	mov	r9, r1
 800114a:	4a29      	ldr	r2, [pc, #164]	@ (80011f0 <printDataCSV+0xf0>)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff f9cf 	bl	80004f8 <__aeabi_f2d>
 800115a:	4604      	mov	r4, r0
 800115c:	460d      	mov	r5, r1
 800115e:	4a25      	ldr	r2, [pc, #148]	@ (80011f4 <printDataCSV+0xf4>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f9c5 	bl	80004f8 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001176:	e9cd 4500 	strd	r4, r5, [sp]
 800117a:	4642      	mov	r2, r8
 800117c:	464b      	mov	r3, r9
 800117e:	481e      	ldr	r0, [pc, #120]	@ (80011f8 <printDataCSV+0xf8>)
 8001180:	f005 ff12 	bl	8006fa8 <iprintf>
	for (int ch = 0; ch < 3; ++ch) {
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3301      	adds	r3, #1
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b02      	cmp	r3, #2
 800118e:	ddd2      	ble.n	8001136 <printDataCSV+0x36>
	}

	printf(",%u,%u,%.2f,%.2f", full, ir, lux, irradiance_Wm2);
 8001190:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <printDataCSV+0xfc>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	461e      	mov	r6, r3
 8001196:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <printDataCSV+0x100>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	4698      	mov	r8, r3
 800119c:	4b19      	ldr	r3, [pc, #100]	@ (8001204 <printDataCSV+0x104>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f9a9 	bl	80004f8 <__aeabi_f2d>
 80011a6:	4604      	mov	r4, r0
 80011a8:	460d      	mov	r5, r1
 80011aa:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <printDataCSV+0x108>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9a2 	bl	80004f8 <__aeabi_f2d>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011bc:	e9cd 4500 	strd	r4, r5, [sp]
 80011c0:	4642      	mov	r2, r8
 80011c2:	4631      	mov	r1, r6
 80011c4:	4811      	ldr	r0, [pc, #68]	@ (800120c <printDataCSV+0x10c>)
 80011c6:	f005 feef 	bl	8006fa8 <iprintf>

	printf("\r\n");
 80011ca:	4811      	ldr	r0, [pc, #68]	@ (8001210 <printDataCSV+0x110>)
 80011cc:	f005 ff54 	bl	8007078 <puts>
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80011da:	bf00      	nop
 80011dc:	200001f8 	.word	0x200001f8
 80011e0:	080091f8 	.word	0x080091f8
 80011e4:	20000210 	.word	0x20000210
 80011e8:	08009208 	.word	0x08009208
 80011ec:	20000244 	.word	0x20000244
 80011f0:	2000025c 	.word	0x2000025c
 80011f4:	20000268 	.word	0x20000268
 80011f8:	08009214 	.word	0x08009214
 80011fc:	20000224 	.word	0x20000224
 8001200:	20000226 	.word	0x20000226
 8001204:	20000228 	.word	0x20000228
 8001208:	2000022c 	.word	0x2000022c
 800120c:	08009224 	.word	0x08009224
 8001210:	08009084 	.word	0x08009084

08001214 <I2C_bus_scan>:

void I2C_bus_scan() {
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 128; i++) {
 800121a:	2300      	movs	r3, #0
 800121c:	71fb      	strb	r3, [r7, #7]
 800121e:	e023      	b.n	8001268 <I2C_bus_scan+0x54>
		if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5) == HAL_OK) printf("%2x ", i);
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	b29b      	uxth	r3, r3
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	b299      	uxth	r1, r3
 8001228:	2305      	movs	r3, #5
 800122a:	2203      	movs	r2, #3
 800122c:	4814      	ldr	r0, [pc, #80]	@ (8001280 <I2C_bus_scan+0x6c>)
 800122e:	f001 fb79 	bl	8002924 <HAL_I2C_IsDeviceReady>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d105      	bne.n	8001244 <I2C_bus_scan+0x30>
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4619      	mov	r1, r3
 800123c:	4811      	ldr	r0, [pc, #68]	@ (8001284 <I2C_bus_scan+0x70>)
 800123e:	f005 feb3 	bl	8006fa8 <iprintf>
 8001242:	e002      	b.n	800124a <I2C_bus_scan+0x36>
		else printf("-- ");
 8001244:	4810      	ldr	r0, [pc, #64]	@ (8001288 <I2C_bus_scan+0x74>)
 8001246:	f005 feaf 	bl	8006fa8 <iprintf>

		if (i > 0 && (i + 1) % 16 == 0) printf("\r\n");
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d008      	beq.n	8001262 <I2C_bus_scan+0x4e>
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	3301      	adds	r3, #1
 8001254:	f003 030f 	and.w	r3, r3, #15
 8001258:	2b00      	cmp	r3, #0
 800125a:	d102      	bne.n	8001262 <I2C_bus_scan+0x4e>
 800125c:	480b      	ldr	r0, [pc, #44]	@ (800128c <I2C_bus_scan+0x78>)
 800125e:	f005 ff0b 	bl	8007078 <puts>
	for (uint8_t i = 0; i < 128; i++) {
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	3301      	adds	r3, #1
 8001266:	71fb      	strb	r3, [r7, #7]
 8001268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126c:	2b00      	cmp	r3, #0
 800126e:	dad7      	bge.n	8001220 <I2C_bus_scan+0xc>
	}

	printf("\r\n");
 8001270:	4806      	ldr	r0, [pc, #24]	@ (800128c <I2C_bus_scan+0x78>)
 8001272:	f005 ff01 	bl	8007078 <puts>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000274 	.word	0x20000274
 8001284:	08009238 	.word	0x08009238
 8001288:	08009240 	.word	0x08009240
 800128c:	08009084 	.word	0x08009084

08001290 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800129c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012a0:	f023 0218 	bic.w	r2, r3, #24
 80012a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4013      	ands	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012e0:	68fb      	ldr	r3, [r7, #12]
}
 80012e2:	bf00      	nop
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Overwritten function to allow printf() via UART
int _write(int file, char *ptr, int len) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	b29a      	uxth	r2, r3
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	68b9      	ldr	r1, [r7, #8]
 8001306:	4804      	ldr	r0, [pc, #16]	@ (8001318 <_write+0x28>)
 8001308:	f004 f8c6 	bl	8005498 <HAL_UART_Transmit>
    return len;
 800130c:	687b      	ldr	r3, [r7, #4]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	2000035c 	.word	0x2000035c

0800131c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001320:	f000 fcee 	bl	8001d00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001324:	f000 f812 	bl	800134c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001328:	f000 f872 	bl	8001410 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132c:	f000 f9c4 	bl	80016b8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001330:	f000 f88c 	bl	800144c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001334:	f000 f916 	bl	8001564 <MX_USART1_UART_Init>
  MX_LPUART1_UART_Init();
 8001338:	f000 f8c8 	bl	80014cc <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800133c:	f000 f95e 	bl	80015fc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  setup();
 8001340:	f7ff fda0 	bl	8000e84 <setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop();
 8001344:	f7ff fdf2 	bl	8000f2c <loop>
 8001348:	e7fc      	b.n	8001344 <main+0x28>
	...

0800134c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b09a      	sub	sp, #104	@ 0x68
 8001350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	2248      	movs	r2, #72	@ 0x48
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f005 ff6c 	bl	8007238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]
 800136e:	615a      	str	r2, [r3, #20]
 8001370:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001372:	f001 ff37 	bl	80031e4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8001376:	2010      	movs	r0, #16
 8001378:	f7ff ff8a 	bl	8001290 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800137c:	4b23      	ldr	r3, [pc, #140]	@ (800140c <SystemClock_Config+0xc0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001384:	4a21      	ldr	r2, [pc, #132]	@ (800140c <SystemClock_Config+0xc0>)
 8001386:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b1f      	ldr	r3, [pc, #124]	@ (800140c <SystemClock_Config+0xc0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001394:	603b      	str	r3, [r7, #0]
 8001396:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001398:	2327      	movs	r3, #39	@ 0x27
 800139a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800139c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013a2:	2301      	movs	r3, #1
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013ac:	2301      	movs	r3, #1
 80013ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b0:	2340      	movs	r3, #64	@ 0x40
 80013b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80013b4:	2300      	movs	r3, #0
 80013b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80013b8:	23a0      	movs	r3, #160	@ 0xa0
 80013ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013bc:	2300      	movs	r3, #0
 80013be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c0:	f107 0320 	add.w	r3, r7, #32
 80013c4:	4618      	mov	r0, r3
 80013c6:	f002 faa1 	bl	800390c <HAL_RCC_OscConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80013d0:	f000 f9c6 	bl	8001760 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80013d4:	236f      	movs	r3, #111	@ 0x6f
 80013d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80013d8:	2300      	movs	r3, #0
 80013da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2101      	movs	r1, #1
 80013f4:	4618      	mov	r0, r3
 80013f6:	f002 fdfd 	bl	8003ff4 <HAL_RCC_ClockConfig>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001400:	f000 f9ae 	bl	8001760 <Error_Handler>
  }
}
 8001404:	bf00      	nop
 8001406:	3768      	adds	r7, #104	@ 0x68
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	58000400 	.word	0x58000400

08001410 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b094      	sub	sp, #80	@ 0x50
 8001414:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001416:	463b      	mov	r3, r7
 8001418:	2250      	movs	r2, #80	@ 0x50
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f005 ff0b 	bl	8007238 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001422:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001426:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001428:	2300      	movs	r3, #0
 800142a:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800142c:	2300      	movs	r3, #0
 800142e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001430:	463b      	mov	r3, r7
 8001432:	4618      	mov	r0, r3
 8001434:	f003 fa1b 	bl	800486e <HAL_RCCEx_PeriphCLKConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 800143e:	f000 f98f 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001442:	bf00      	nop
 8001444:	3750      	adds	r7, #80	@ 0x50
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001450:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001452:	4a1c      	ldr	r2, [pc, #112]	@ (80014c4 <MX_I2C1_Init+0x78>)
 8001454:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8001456:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001458:	4a1b      	ldr	r2, [pc, #108]	@ (80014c8 <MX_I2C1_Init+0x7c>)
 800145a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001462:	4b17      	ldr	r3, [pc, #92]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001464:	2201      	movs	r2, #1
 8001466:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800146e:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001486:	480e      	ldr	r0, [pc, #56]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001488:	f000 ff82 	bl	8002390 <HAL_I2C_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001492:	f000 f965 	bl	8001760 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4809      	ldr	r0, [pc, #36]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800149a:	f001 fe0b 	bl	80030b4 <HAL_I2CEx_ConfigAnalogFilter>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014a4:	f000 f95c 	bl	8001760 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014a8:	2100      	movs	r1, #0
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <MX_I2C1_Init+0x74>)
 80014ac:	f001 fe4d 	bl	800314a <HAL_I2CEx_ConfigDigitalFilter>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014b6:	f000 f953 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000274 	.word	0x20000274
 80014c4:	40005400 	.word	0x40005400
 80014c8:	00b07cb4 	.word	0x00b07cb4

080014cc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80014d0:	4b22      	ldr	r3, [pc, #136]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014d2:	4a23      	ldr	r2, [pc, #140]	@ (8001560 <MX_LPUART1_UART_Init+0x94>)
 80014d4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80014d6:	4b21      	ldr	r3, [pc, #132]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014dc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014de:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80014e4:	4b1d      	ldr	r3, [pc, #116]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80014ea:	4b1c      	ldr	r3, [pc, #112]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014f2:	220c      	movs	r2, #12
 80014f4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014f6:	4b19      	ldr	r3, [pc, #100]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014fc:	4b17      	ldr	r3, [pc, #92]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 80014fe:	2200      	movs	r2, #0
 8001500:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001502:	4b16      	ldr	r3, [pc, #88]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 8001504:	2200      	movs	r2, #0
 8001506:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001508:	4b14      	ldr	r3, [pc, #80]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 800150a:	2200      	movs	r2, #0
 800150c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800150e:	4b13      	ldr	r3, [pc, #76]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 8001510:	2200      	movs	r2, #0
 8001512:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001514:	4811      	ldr	r0, [pc, #68]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 8001516:	f003 ff6f 	bl	80053f8 <HAL_UART_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001520:	f000 f91e 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001524:	2100      	movs	r1, #0
 8001526:	480d      	ldr	r0, [pc, #52]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 8001528:	f004 fcc4 	bl	8005eb4 <HAL_UARTEx_SetTxFifoThreshold>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001532:	f000 f915 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001536:	2100      	movs	r1, #0
 8001538:	4808      	ldr	r0, [pc, #32]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 800153a:	f004 fcf9 	bl	8005f30 <HAL_UARTEx_SetRxFifoThreshold>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001544:	f000 f90c 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001548:	4804      	ldr	r0, [pc, #16]	@ (800155c <MX_LPUART1_UART_Init+0x90>)
 800154a:	f004 fc7a 	bl	8005e42 <HAL_UARTEx_DisableFifoMode>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001554:	f000 f904 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	200002c8 	.word	0x200002c8
 8001560:	40008000 	.word	0x40008000

08001564 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001568:	4b22      	ldr	r3, [pc, #136]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 800156a:	4a23      	ldr	r2, [pc, #140]	@ (80015f8 <MX_USART1_UART_Init+0x94>)
 800156c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800156e:	4b21      	ldr	r3, [pc, #132]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 8001570:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001574:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001576:	4b1f      	ldr	r3, [pc, #124]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800157c:	4b1d      	ldr	r3, [pc, #116]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001582:	4b1c      	ldr	r3, [pc, #112]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001588:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 800158a:	220c      	movs	r2, #12
 800158c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001594:	4b17      	ldr	r3, [pc, #92]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800159a:	4b16      	ldr	r3, [pc, #88]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015a0:	4b14      	ldr	r3, [pc, #80]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015a6:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015ac:	4811      	ldr	r0, [pc, #68]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 80015ae:	f003 ff23 	bl	80053f8 <HAL_UART_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80015b8:	f000 f8d2 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015bc:	2100      	movs	r1, #0
 80015be:	480d      	ldr	r0, [pc, #52]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 80015c0:	f004 fc78 	bl	8005eb4 <HAL_UARTEx_SetTxFifoThreshold>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80015ca:	f000 f8c9 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015ce:	2100      	movs	r1, #0
 80015d0:	4808      	ldr	r0, [pc, #32]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 80015d2:	f004 fcad 	bl	8005f30 <HAL_UARTEx_SetRxFifoThreshold>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80015dc:	f000 f8c0 	bl	8001760 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80015e0:	4804      	ldr	r0, [pc, #16]	@ (80015f4 <MX_USART1_UART_Init+0x90>)
 80015e2:	f004 fc2e 	bl	8005e42 <HAL_UARTEx_DisableFifoMode>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80015ec:	f000 f8b8 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	2000035c 	.word	0x2000035c
 80015f8:	40013800 	.word	0x40013800

080015fc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001610:	2300      	movs	r3, #0
 8001612:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001614:	4b26      	ldr	r3, [pc, #152]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001616:	4a27      	ldr	r2, [pc, #156]	@ (80016b4 <MX_RTC_Init+0xb8>)
 8001618:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800161a:	4b25      	ldr	r3, [pc, #148]	@ (80016b0 <MX_RTC_Init+0xb4>)
 800161c:	2200      	movs	r2, #0
 800161e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001620:	4b23      	ldr	r3, [pc, #140]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001622:	227f      	movs	r2, #127	@ 0x7f
 8001624:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001626:	4b22      	ldr	r3, [pc, #136]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001628:	22ff      	movs	r2, #255	@ 0xff
 800162a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800162c:	4b20      	ldr	r3, [pc, #128]	@ (80016b0 <MX_RTC_Init+0xb4>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001632:	4b1f      	ldr	r3, [pc, #124]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001638:	4b1d      	ldr	r3, [pc, #116]	@ (80016b0 <MX_RTC_Init+0xb4>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800163e:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001644:	481a      	ldr	r0, [pc, #104]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001646:	f003 fb99 	bl	8004d7c <HAL_RTC_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001650:	f000 f886 	bl	8001760 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001654:	2300      	movs	r3, #0
 8001656:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001658:	2300      	movs	r3, #0
 800165a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800165c:	2300      	movs	r3, #0
 800165e:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001664:	2300      	movs	r3, #0
 8001666:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2201      	movs	r2, #1
 8001670:	4619      	mov	r1, r3
 8001672:	480f      	ldr	r0, [pc, #60]	@ (80016b0 <MX_RTC_Init+0xb4>)
 8001674:	f003 fc0a 	bl	8004e8c <HAL_RTC_SetTime>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 800167e:	f000 f86f 	bl	8001760 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001682:	2301      	movs	r3, #1
 8001684:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001686:	2301      	movs	r3, #1
 8001688:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800168a:	2301      	movs	r3, #1
 800168c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800168e:	2300      	movs	r3, #0
 8001690:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001692:	463b      	mov	r3, r7
 8001694:	2201      	movs	r2, #1
 8001696:	4619      	mov	r1, r3
 8001698:	4805      	ldr	r0, [pc, #20]	@ (80016b0 <MX_RTC_Init+0xb4>)
 800169a:	f003 fcf4 	bl	8005086 <HAL_RTC_SetDate>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_RTC_Init+0xac>
  {
    Error_Handler();
 80016a4:	f000 f85c 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016a8:	bf00      	nop
 80016aa:	3718      	adds	r7, #24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200003f0 	.word	0x200003f0
 80016b4:	40002800 	.word	0x40002800

080016b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016cc:	2004      	movs	r0, #4
 80016ce:	f7ff fdf5 	bl	80012bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d2:	2002      	movs	r0, #2
 80016d4:	f7ff fdf2 	bl	80012bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d8:	2001      	movs	r0, #1
 80016da:	f7ff fdef 	bl	80012bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016de:	2008      	movs	r0, #8
 80016e0:	f7ff fdec 	bl	80012bc <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 80016e4:	2200      	movs	r2, #0
 80016e6:	2123      	movs	r1, #35	@ 0x23
 80016e8:	481a      	ldr	r0, [pc, #104]	@ (8001754 <MX_GPIO_Init+0x9c>)
 80016ea:	f000 fe1f 	bl	800232c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80016ee:	2338      	movs	r3, #56	@ 0x38
 80016f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	1d3b      	adds	r3, r7, #4
 80016fc:	4619      	mov	r1, r3
 80016fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001702:	f000 fc8b 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001706:	2310      	movs	r3, #16
 8001708:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001712:	1d3b      	adds	r3, r7, #4
 8001714:	4619      	mov	r1, r3
 8001716:	4810      	ldr	r0, [pc, #64]	@ (8001758 <MX_GPIO_Init+0xa0>)
 8001718:	f000 fc80 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 800171c:	2323      	movs	r3, #35	@ 0x23
 800171e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	4619      	mov	r1, r3
 8001730:	4808      	ldr	r0, [pc, #32]	@ (8001754 <MX_GPIO_Init+0x9c>)
 8001732:	f000 fc73 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8001736:	2303      	movs	r3, #3
 8001738:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800173a:	2300      	movs	r3, #0
 800173c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	4619      	mov	r1, r3
 8001746:	4805      	ldr	r0, [pc, #20]	@ (800175c <MX_GPIO_Init+0xa4>)
 8001748:	f000 fc68 	bl	800201c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800174c:	bf00      	nop
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	48000400 	.word	0x48000400
 8001758:	48000800 	.word	0x48000800
 800175c:	48000c00 	.word	0x48000c00

08001760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001764:	b672      	cpsid	i
}
 8001766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <Error_Handler+0x8>

0800176c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001778:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800177c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <LL_AHB2_GRP1_EnableClock>:
{
 800178e:	b480      	push	{r7}
 8001790:	b085      	sub	sp, #20
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001796:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800179a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800179c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80017a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4013      	ands	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017b2:	68fb      	ldr	r3, [r7, #12]
}
 80017b4:	bf00      	nop
 80017b6:	3714      	adds	r7, #20
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80017c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80017ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4013      	ands	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017e4:	68fb      	ldr	r3, [r7, #12]
}
 80017e6:	bf00      	nop
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b085      	sub	sp, #20
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80017fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001800:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4313      	orrs	r3, r2
 8001808:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800180a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800180e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4013      	ands	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001816:	68fb      	ldr	r3, [r7, #12]
}
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800182c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001830:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001832:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4313      	orrs	r3, r2
 800183a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800183c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001840:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4013      	ands	r3, r2
 8001846:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001848:	68fb      	ldr	r3, [r7, #12]
}
 800184a:	bf00      	nop
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185a:	bf00      	nop
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b09c      	sub	sp, #112	@ 0x70
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800187c:	f107 030c 	add.w	r3, r7, #12
 8001880:	2250      	movs	r2, #80	@ 0x50
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f005 fcd7 	bl	8007238 <memset>
  if(hi2c->Instance==I2C1)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a17      	ldr	r2, [pc, #92]	@ (80018ec <HAL_I2C_MspInit+0x88>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d126      	bne.n	80018e2 <HAL_I2C_MspInit+0x7e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001894:	2304      	movs	r3, #4
 8001896:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001898:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800189c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800189e:	f107 030c 	add.w	r3, r7, #12
 80018a2:	4618      	mov	r0, r3
 80018a4:	f002 ffe3 	bl	800486e <HAL_RCCEx_PeriphCLKConfig>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80018ae:	f7ff ff57 	bl	8001760 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b2:	2002      	movs	r0, #2
 80018b4:	f7ff ff6b 	bl	800178e <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018b8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018be:	2312      	movs	r3, #18
 80018c0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c6:	2300      	movs	r3, #0
 80018c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018ca:	2304      	movs	r3, #4
 80018cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ce:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80018d2:	4619      	mov	r1, r3
 80018d4:	4806      	ldr	r0, [pc, #24]	@ (80018f0 <HAL_I2C_MspInit+0x8c>)
 80018d6:	f000 fba1 	bl	800201c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018da:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80018de:	f7ff ff6f 	bl	80017c0 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018e2:	bf00      	nop
 80018e4:	3770      	adds	r7, #112	@ 0x70
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40005400 	.word	0x40005400
 80018f0:	48000400 	.word	0x48000400

080018f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b09c      	sub	sp, #112	@ 0x70
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800190c:	f107 030c 	add.w	r3, r7, #12
 8001910:	2250      	movs	r2, #80	@ 0x50
 8001912:	2100      	movs	r1, #0
 8001914:	4618      	mov	r0, r3
 8001916:	f005 fc8f 	bl	8007238 <memset>
  if(huart->Instance==LPUART1)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a2b      	ldr	r2, [pc, #172]	@ (80019cc <HAL_UART_MspInit+0xd8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d124      	bne.n	800196e <HAL_UART_MspInit+0x7a>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001924:	2302      	movs	r3, #2
 8001926:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001928:	2300      	movs	r3, #0
 800192a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	4618      	mov	r0, r3
 8001932:	f002 ff9c 	bl	800486e <HAL_RCCEx_PeriphCLKConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800193c:	f7ff ff10 	bl	8001760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff ff56 	bl	80017f2 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001946:	2004      	movs	r0, #4
 8001948:	f7ff ff21 	bl	800178e <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800194c:	2303      	movs	r3, #3
 800194e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001950:	2302      	movs	r3, #2
 8001952:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800195c:	2308      	movs	r3, #8
 800195e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001960:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001964:	4619      	mov	r1, r3
 8001966:	481a      	ldr	r0, [pc, #104]	@ (80019d0 <HAL_UART_MspInit+0xdc>)
 8001968:	f000 fb58 	bl	800201c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 800196c:	e029      	b.n	80019c2 <HAL_UART_MspInit+0xce>
  else if(huart->Instance==USART1)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a18      	ldr	r2, [pc, #96]	@ (80019d4 <HAL_UART_MspInit+0xe0>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d124      	bne.n	80019c2 <HAL_UART_MspInit+0xce>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001978:	2301      	movs	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	4618      	mov	r0, r3
 8001986:	f002 ff72 	bl	800486e <HAL_RCCEx_PeriphCLKConfig>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <HAL_UART_MspInit+0xa0>
      Error_Handler();
 8001990:	f7ff fee6 	bl	8001760 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001994:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001998:	f7ff ff44 	bl	8001824 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800199c:	2002      	movs	r0, #2
 800199e:	f7ff fef6 	bl	800178e <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80019a2:	23c0      	movs	r3, #192	@ 0xc0
 80019a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a6:	2302      	movs	r3, #2
 80019a8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019b2:	2307      	movs	r3, #7
 80019b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019ba:	4619      	mov	r1, r3
 80019bc:	4806      	ldr	r0, [pc, #24]	@ (80019d8 <HAL_UART_MspInit+0xe4>)
 80019be:	f000 fb2d 	bl	800201c <HAL_GPIO_Init>
}
 80019c2:	bf00      	nop
 80019c4:	3770      	adds	r7, #112	@ 0x70
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40008000 	.word	0x40008000
 80019d0:	48000800 	.word	0x48000800
 80019d4:	40013800 	.word	0x40013800
 80019d8:	48000400 	.word	0x48000400

080019dc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b096      	sub	sp, #88	@ 0x58
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e4:	f107 0308 	add.w	r3, r7, #8
 80019e8:	2250      	movs	r2, #80	@ 0x50
 80019ea:	2100      	movs	r1, #0
 80019ec:	4618      	mov	r0, r3
 80019ee:	f005 fc23 	bl	8007238 <memset>
  if(hrtc->Instance==RTC)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a30 <HAL_RTC_MspInit+0x54>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d115      	bne.n	8001a28 <HAL_RTC_MspInit+0x4c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a00:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a06:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a08:	f107 0308 	add.w	r3, r7, #8
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f002 ff2e 	bl	800486e <HAL_RCCEx_PeriphCLKConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001a18:	f7ff fea2 	bl	8001760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a1c:	f7ff fea6 	bl	800176c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001a20:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001a24:	f7ff fecc 	bl	80017c0 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001a28:	bf00      	nop
 8001a2a:	3758      	adds	r7, #88	@ 0x58
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40002800 	.word	0x40002800

08001a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <NMI_Handler+0x4>

08001a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <HardFault_Handler+0x4>

08001a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <MemManage_Handler+0x4>

08001a4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <BusFault_Handler+0x4>

08001a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <UsageFault_Handler+0x4>

08001a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8a:	f000 f993 	bl	8001db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0
  return 1;
 8001a96:	2301      	movs	r3, #1
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <_kill>:

int _kill(int pid, int sig)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
 8001aaa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001aac:	f005 fc16 	bl	80072dc <__errno>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2216      	movs	r2, #22
 8001ab4:	601a      	str	r2, [r3, #0]
  return -1;
 8001ab6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <_exit>:

void _exit (int status)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aca:	f04f 31ff 	mov.w	r1, #4294967295
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ffe7 	bl	8001aa2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <_exit+0x12>

08001ad8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	e00a      	b.n	8001b00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aea:	f3af 8000 	nop.w
 8001aee:	4601      	mov	r1, r0
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	1c5a      	adds	r2, r3, #1
 8001af4:	60ba      	str	r2, [r7, #8]
 8001af6:	b2ca      	uxtb	r2, r1
 8001af8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	3301      	adds	r3, #1
 8001afe:	617b      	str	r3, [r7, #20]
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dbf0      	blt.n	8001aea <_read+0x12>
  }

  return len;
 8001b08:	687b      	ldr	r3, [r7, #4]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b3a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <_isatty>:

int _isatty(int file)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b52:	2301      	movs	r3, #1
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
	...

08001b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b84:	4a14      	ldr	r2, [pc, #80]	@ (8001bd8 <_sbrk+0x5c>)
 8001b86:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <_sbrk+0x60>)
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b90:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <_sbrk+0x64>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d102      	bne.n	8001b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b98:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <_sbrk+0x64>)
 8001b9a:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <_sbrk+0x68>)
 8001b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9e:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <_sbrk+0x64>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d207      	bcs.n	8001bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bac:	f005 fb96 	bl	80072dc <__errno>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	220c      	movs	r2, #12
 8001bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bba:	e009      	b.n	8001bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bbc:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <_sbrk+0x64>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bc2:	4b07      	ldr	r3, [pc, #28]	@ (8001be0 <_sbrk+0x64>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	4a05      	ldr	r2, [pc, #20]	@ (8001be0 <_sbrk+0x64>)
 8001bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bce:	68fb      	ldr	r3, [r7, #12]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20030000 	.word	0x20030000
 8001bdc:	00000400 	.word	0x00000400
 8001be0:	20000414 	.word	0x20000414
 8001be4:	20000568 	.word	0x20000568

08001be8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001bec:	4b24      	ldr	r3, [pc, #144]	@ (8001c80 <SystemInit+0x98>)
 8001bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf2:	4a23      	ldr	r2, [pc, #140]	@ (8001c80 <SystemInit+0x98>)
 8001bf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001bfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001c0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c10:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001c14:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001c16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c20:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <SystemInit+0x9c>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001c26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c32:	f023 0305 	bic.w	r3, r3, #5
 8001c36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001c3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c46:	f023 0301 	bic.w	r3, r3, #1
 8001c4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001c4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c52:	4a0d      	ldr	r2, [pc, #52]	@ (8001c88 <SystemInit+0xa0>)
 8001c54:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001c56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c88 <SystemInit+0xa0>)
 8001c5c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c6c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001c6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c72:	2200      	movs	r2, #0
 8001c74:	619a      	str	r2, [r3, #24]
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00
 8001c84:	faf6fefb 	.word	0xfaf6fefb
 8001c88:	22041000 	.word	0x22041000

08001c8c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001c8c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c8e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c90:	3304      	adds	r3, #4

08001c92 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c92:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c94:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001c96:	d3f9      	bcc.n	8001c8c <CopyDataInit>
  bx lr
 8001c98:	4770      	bx	lr

08001c9a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001c9a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001c9c:	3004      	adds	r0, #4

08001c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001c9e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001ca0:	d3fb      	bcc.n	8001c9a <FillZerobss>
  bx lr
 8001ca2:	4770      	bx	lr

08001ca4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ca4:	480c      	ldr	r0, [pc, #48]	@ (8001cd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ca6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ca8:	f7ff ff9e 	bl	8001be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001cac:	480b      	ldr	r0, [pc, #44]	@ (8001cdc <LoopForever+0x6>)
 8001cae:	490c      	ldr	r1, [pc, #48]	@ (8001ce0 <LoopForever+0xa>)
 8001cb0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ce4 <LoopForever+0xe>)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f7ff ffed 	bl	8001c92 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001cb8:	480b      	ldr	r0, [pc, #44]	@ (8001ce8 <LoopForever+0x12>)
 8001cba:	490c      	ldr	r1, [pc, #48]	@ (8001cec <LoopForever+0x16>)
 8001cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8001cf0 <LoopForever+0x1a>)
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f7ff ffe7 	bl	8001c92 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001cc4:	480b      	ldr	r0, [pc, #44]	@ (8001cf4 <LoopForever+0x1e>)
 8001cc6:	490c      	ldr	r1, [pc, #48]	@ (8001cf8 <LoopForever+0x22>)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f7ff ffe8 	bl	8001c9e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cce:	f005 fb0b 	bl	80072e8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001cd2:	f7ff fb23 	bl	800131c <main>

08001cd6 <LoopForever>:

LoopForever:
  b LoopForever
 8001cd6:	e7fe      	b.n	8001cd6 <LoopForever>
  ldr   r0, =_estack
 8001cd8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001cdc:	20000008 	.word	0x20000008
 8001ce0:	200001dc 	.word	0x200001dc
 8001ce4:	080096bc 	.word	0x080096bc
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001ce8:	20030000 	.word	0x20030000
 8001cec:	20030000 	.word	0x20030000
 8001cf0:	08009890 	.word	0x08009890
  INIT_BSS _sbss, _ebss
 8001cf4:	200001dc 	.word	0x200001dc
 8001cf8:	20000568 	.word	0x20000568

08001cfc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cfc:	e7fe      	b.n	8001cfc <ADC1_IRQHandler>
	...

08001d00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <HAL_Init+0x3c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d3c <HAL_Init+0x3c>)
 8001d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d14:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d16:	2003      	movs	r0, #3
 8001d18:	f000 f94e 	bl	8001fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f000 f80f 	bl	8001d40 <HAL_InitTick>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	71fb      	strb	r3, [r7, #7]
 8001d2c:	e001      	b.n	8001d32 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d2e:	f7ff fd92 	bl	8001856 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d32:	79fb      	ldrb	r3, [r7, #7]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	58004000 	.word	0x58004000

08001d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001d4c:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_InitTick+0x6c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d024      	beq.n	8001d9e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d54:	f002 fafa 	bl	800434c <HAL_RCC_GetHCLKFreq>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <HAL_InitTick+0x6c>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d64:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 f948 	bl	8002002 <HAL_SYSTICK_Config>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d10f      	bne.n	8001d98 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b0f      	cmp	r3, #15
 8001d7c:	d809      	bhi.n	8001d92 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	6879      	ldr	r1, [r7, #4]
 8001d82:	f04f 30ff 	mov.w	r0, #4294967295
 8001d86:	f000 f922 	bl	8001fce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d8a:	4a09      	ldr	r2, [pc, #36]	@ (8001db0 <HAL_InitTick+0x70>)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6013      	str	r3, [r2, #0]
 8001d90:	e007      	b.n	8001da2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	73fb      	strb	r3, [r7, #15]
 8001d96:	e004      	b.n	8001da2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	73fb      	strb	r3, [r7, #15]
 8001d9c:	e001      	b.n	8001da2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000010 	.word	0x20000010
 8001db0:	2000000c 	.word	0x2000000c

08001db4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_IncTick+0x20>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc6:	6013      	str	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000010 	.word	0x20000010
 8001dd8:	20000418 	.word	0x20000418

08001ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return uwTick;
 8001de0:	4b03      	ldr	r3, [pc, #12]	@ (8001df0 <HAL_GetTick+0x14>)
 8001de2:	681b      	ldr	r3, [r3, #0]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20000418 	.word	0x20000418

08001df4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001df8:	4b03      	ldr	r3, [pc, #12]	@ (8001e08 <HAL_GetTickPrio+0x14>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	2000000c 	.word	0x2000000c

08001e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e14:	f7ff ffe2 	bl	8001ddc <HAL_GetTick>
 8001e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e24:	d005      	beq.n	8001e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <HAL_Delay+0x44>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4413      	add	r3, r2
 8001e30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e32:	bf00      	nop
 8001e34:	f7ff ffd2 	bl	8001ddc <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d8f7      	bhi.n	8001e34 <HAL_Delay+0x28>
  {
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000010 	.word	0x20000010

08001e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e70:	4013      	ands	r3, r2
 8001e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e86:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	60d3      	str	r3, [r2, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea0:	4b04      	ldr	r3, [pc, #16]	@ (8001eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	0a1b      	lsrs	r3, r3, #8
 8001ea6:	f003 0307 	and.w	r3, r3, #7
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	@ (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	@ (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	@ 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	@ 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f84:	d301      	bcc.n	8001f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f86:	2301      	movs	r3, #1
 8001f88:	e00f      	b.n	8001faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb4 <SysTick_Config+0x40>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f92:	210f      	movs	r1, #15
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295
 8001f98:	f7ff ff8e 	bl	8001eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <SysTick_Config+0x40>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa2:	4b04      	ldr	r3, [pc, #16]	@ (8001fb4 <SysTick_Config+0x40>)
 8001fa4:	2207      	movs	r2, #7
 8001fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	e000e010 	.word	0xe000e010

08001fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff47 	bl	8001e54 <__NVIC_SetPriorityGrouping>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b086      	sub	sp, #24
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fdc:	f7ff ff5e 	bl	8001e9c <__NVIC_GetPriorityGrouping>
 8001fe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	f7ff ff90 	bl	8001f0c <NVIC_EncodePriority>
 8001fec:	4602      	mov	r2, r0
 8001fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff5f 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ffb2 	bl	8001f74 <SysTick_Config>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800201c:	b480      	push	{r7}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202a:	e14c      	b.n	80022c6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2101      	movs	r1, #1
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	fa01 f303 	lsl.w	r3, r1, r3
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 813e 	beq.w	80022c0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	2b01      	cmp	r3, #1
 800204e:	d005      	beq.n	800205c <HAL_GPIO_Init+0x40>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 0303 	and.w	r3, r3, #3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d130      	bne.n	80020be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2203      	movs	r2, #3
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68da      	ldr	r2, [r3, #12]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002092:	2201      	movs	r2, #1
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	091b      	lsrs	r3, r3, #4
 80020a8:	f003 0201 	and.w	r2, r3, #1
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d017      	beq.n	80020fa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	2203      	movs	r2, #3
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4013      	ands	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d123      	bne.n	800214e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	08da      	lsrs	r2, r3, #3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3208      	adds	r2, #8
 800210e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002112:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	220f      	movs	r2, #15
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43db      	mvns	r3, r3
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	4013      	ands	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	691a      	ldr	r2, [r3, #16]
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	08da      	lsrs	r2, r3, #3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3208      	adds	r2, #8
 8002148:	6939      	ldr	r1, [r7, #16]
 800214a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	2203      	movs	r2, #3
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 0203 	and.w	r2, r3, #3
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4313      	orrs	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8098 	beq.w	80022c0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002190:	4a54      	ldr	r2, [pc, #336]	@ (80022e4 <HAL_GPIO_Init+0x2c8>)
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	089b      	lsrs	r3, r3, #2
 8002196:	3302      	adds	r3, #2
 8002198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	220f      	movs	r2, #15
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021ba:	d019      	beq.n	80021f0 <HAL_GPIO_Init+0x1d4>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a4a      	ldr	r2, [pc, #296]	@ (80022e8 <HAL_GPIO_Init+0x2cc>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d013      	beq.n	80021ec <HAL_GPIO_Init+0x1d0>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a49      	ldr	r2, [pc, #292]	@ (80022ec <HAL_GPIO_Init+0x2d0>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d00d      	beq.n	80021e8 <HAL_GPIO_Init+0x1cc>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a48      	ldr	r2, [pc, #288]	@ (80022f0 <HAL_GPIO_Init+0x2d4>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d007      	beq.n	80021e4 <HAL_GPIO_Init+0x1c8>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a47      	ldr	r2, [pc, #284]	@ (80022f4 <HAL_GPIO_Init+0x2d8>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d101      	bne.n	80021e0 <HAL_GPIO_Init+0x1c4>
 80021dc:	2304      	movs	r3, #4
 80021de:	e008      	b.n	80021f2 <HAL_GPIO_Init+0x1d6>
 80021e0:	2307      	movs	r3, #7
 80021e2:	e006      	b.n	80021f2 <HAL_GPIO_Init+0x1d6>
 80021e4:	2303      	movs	r3, #3
 80021e6:	e004      	b.n	80021f2 <HAL_GPIO_Init+0x1d6>
 80021e8:	2302      	movs	r3, #2
 80021ea:	e002      	b.n	80021f2 <HAL_GPIO_Init+0x1d6>
 80021ec:	2301      	movs	r3, #1
 80021ee:	e000      	b.n	80021f2 <HAL_GPIO_Init+0x1d6>
 80021f0:	2300      	movs	r3, #0
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	f002 0203 	and.w	r2, r2, #3
 80021f8:	0092      	lsls	r2, r2, #2
 80021fa:	4093      	lsls	r3, r2
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002202:	4938      	ldr	r1, [pc, #224]	@ (80022e4 <HAL_GPIO_Init+0x2c8>)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	089b      	lsrs	r3, r3, #2
 8002208:	3302      	adds	r3, #2
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002210:	4b39      	ldr	r3, [pc, #228]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	43db      	mvns	r3, r3
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	4013      	ands	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002234:	4a30      	ldr	r2, [pc, #192]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800223a:	4b2f      	ldr	r3, [pc, #188]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	43db      	mvns	r3, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4013      	ands	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800225e:	4a26      	ldr	r2, [pc, #152]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002264:	4b24      	ldr	r3, [pc, #144]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 8002266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800226a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800228a:	4a1b      	ldr	r2, [pc, #108]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8002292:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 8002294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002298:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	43db      	mvns	r3, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022b8:	4a0f      	ldr	r2, [pc, #60]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	3301      	adds	r3, #1
 80022c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	fa22 f303 	lsr.w	r3, r2, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f47f aeab 	bne.w	800202c <HAL_GPIO_Init+0x10>
  }
}
 80022d6:	bf00      	nop
 80022d8:	bf00      	nop
 80022da:	371c      	adds	r7, #28
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	40010000 	.word	0x40010000
 80022e8:	48000400 	.word	0x48000400
 80022ec:	48000800 	.word	0x48000800
 80022f0:	48000c00 	.word	0x48000c00
 80022f4:	48001000 	.word	0x48001000
 80022f8:	58000800 	.word	0x58000800

080022fc <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691a      	ldr	r2, [r3, #16]
 800230c:	887b      	ldrh	r3, [r7, #2]
 800230e:	4013      	ands	r3, r2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d002      	beq.n	800231a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002314:	2301      	movs	r3, #1
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	e001      	b.n	800231e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800231e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	460b      	mov	r3, r1
 8002336:	807b      	strh	r3, [r7, #2]
 8002338:	4613      	mov	r3, r2
 800233a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800233c:	787b      	ldrb	r3, [r7, #1]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002342:	887a      	ldrh	r2, [r7, #2]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002348:	e002      	b.n	8002350 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800234a:	887a      	ldrh	r2, [r7, #2]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800236e:	887a      	ldrh	r2, [r7, #2]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4013      	ands	r3, r2
 8002374:	041a      	lsls	r2, r3, #16
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	43d9      	mvns	r1, r3
 800237a:	887b      	ldrh	r3, [r7, #2]
 800237c:	400b      	ands	r3, r1
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	619a      	str	r2, [r3, #24]
}
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e08d      	b.n	80024be <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d106      	bne.n	80023bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7ff fa54 	bl	8001864 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2224      	movs	r2, #36	@ 0x24
 80023c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f022 0201 	bic.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d107      	bne.n	800240a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	e006      	b.n	8002418 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002416:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	2b02      	cmp	r3, #2
 800241e:	d108      	bne.n	8002432 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	e007      	b.n	8002442 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002440:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002450:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002454:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002464:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69d9      	ldr	r1, [r3, #28]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a1a      	ldr	r2, [r3, #32]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f042 0201 	orr.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2220      	movs	r2, #32
 80024aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af02      	add	r7, sp, #8
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	4608      	mov	r0, r1
 80024d2:	4611      	mov	r1, r2
 80024d4:	461a      	mov	r2, r3
 80024d6:	4603      	mov	r3, r0
 80024d8:	817b      	strh	r3, [r7, #10]
 80024da:	460b      	mov	r3, r1
 80024dc:	813b      	strh	r3, [r7, #8]
 80024de:	4613      	mov	r3, r2
 80024e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b20      	cmp	r3, #32
 80024ec:	f040 80f9 	bne.w	80026e2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d002      	beq.n	80024fc <HAL_I2C_Mem_Write+0x34>
 80024f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d105      	bne.n	8002508 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002502:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0ed      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800250e:	2b01      	cmp	r3, #1
 8002510:	d101      	bne.n	8002516 <HAL_I2C_Mem_Write+0x4e>
 8002512:	2302      	movs	r3, #2
 8002514:	e0e6      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800251e:	f7ff fc5d 	bl	8001ddc <HAL_GetTick>
 8002522:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2319      	movs	r3, #25
 800252a:	2201      	movs	r2, #1
 800252c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 fbc9 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e0d1      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2221      	movs	r2, #33	@ 0x21
 8002544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2240      	movs	r2, #64	@ 0x40
 800254c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2200      	movs	r2, #0
 8002554:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a3a      	ldr	r2, [r7, #32]
 800255a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002560:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002568:	88f8      	ldrh	r0, [r7, #6]
 800256a:	893a      	ldrh	r2, [r7, #8]
 800256c:	8979      	ldrh	r1, [r7, #10]
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	9301      	str	r3, [sp, #4]
 8002572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	4603      	mov	r3, r0
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f000 fad9 	bl	8002b30 <I2C_RequestMemoryWrite>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e0a9      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002594:	b29b      	uxth	r3, r3
 8002596:	2bff      	cmp	r3, #255	@ 0xff
 8002598:	d90e      	bls.n	80025b8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	22ff      	movs	r2, #255	@ 0xff
 800259e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	8979      	ldrh	r1, [r7, #10]
 80025a8:	2300      	movs	r3, #0
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f000 fd4d 	bl	8003050 <I2C_TransferConfig>
 80025b6:	e00f      	b.n	80025d8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025bc:	b29a      	uxth	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	8979      	ldrh	r1, [r7, #10]
 80025ca:	2300      	movs	r3, #0
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 fd3c 	bl	8003050 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 fbcc 	bl	8002d7a <I2C_WaitOnTXISFlagUntilTimeout>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e07b      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f0:	781a      	ldrb	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002606:	b29b      	uxth	r3, r3
 8002608:	3b01      	subs	r3, #1
 800260a:	b29a      	uxth	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002614:	3b01      	subs	r3, #1
 8002616:	b29a      	uxth	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002620:	b29b      	uxth	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d034      	beq.n	8002690 <HAL_I2C_Mem_Write+0x1c8>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800262a:	2b00      	cmp	r3, #0
 800262c:	d130      	bne.n	8002690 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002634:	2200      	movs	r2, #0
 8002636:	2180      	movs	r1, #128	@ 0x80
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 fb45 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e04d      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800264c:	b29b      	uxth	r3, r3
 800264e:	2bff      	cmp	r3, #255	@ 0xff
 8002650:	d90e      	bls.n	8002670 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	22ff      	movs	r2, #255	@ 0xff
 8002656:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265c:	b2da      	uxtb	r2, r3
 800265e:	8979      	ldrh	r1, [r7, #10]
 8002660:	2300      	movs	r3, #0
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 fcf1 	bl	8003050 <I2C_TransferConfig>
 800266e:	e00f      	b.n	8002690 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267e:	b2da      	uxtb	r2, r3
 8002680:	8979      	ldrh	r1, [r7, #10]
 8002682:	2300      	movs	r3, #0
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	f000 fce0 	bl	8003050 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002694:	b29b      	uxth	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d19e      	bne.n	80025d8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 fbb2 	bl	8002e08 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e01a      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2220      	movs	r2, #32
 80026b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6859      	ldr	r1, [r3, #4]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b0a      	ldr	r3, [pc, #40]	@ (80026ec <HAL_I2C_Mem_Write+0x224>)
 80026c2:	400b      	ands	r3, r1
 80026c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2220      	movs	r2, #32
 80026ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026de:	2300      	movs	r3, #0
 80026e0:	e000      	b.n	80026e4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80026e2:	2302      	movs	r3, #2
  }
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	fe00e800 	.word	0xfe00e800

080026f0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b088      	sub	sp, #32
 80026f4:	af02      	add	r7, sp, #8
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	4608      	mov	r0, r1
 80026fa:	4611      	mov	r1, r2
 80026fc:	461a      	mov	r2, r3
 80026fe:	4603      	mov	r3, r0
 8002700:	817b      	strh	r3, [r7, #10]
 8002702:	460b      	mov	r3, r1
 8002704:	813b      	strh	r3, [r7, #8]
 8002706:	4613      	mov	r3, r2
 8002708:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b20      	cmp	r3, #32
 8002714:	f040 80fd 	bne.w	8002912 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002718:	6a3b      	ldr	r3, [r7, #32]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <HAL_I2C_Mem_Read+0x34>
 800271e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002720:	2b00      	cmp	r3, #0
 8002722:	d105      	bne.n	8002730 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800272a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0f1      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002736:	2b01      	cmp	r3, #1
 8002738:	d101      	bne.n	800273e <HAL_I2C_Mem_Read+0x4e>
 800273a:	2302      	movs	r3, #2
 800273c:	e0ea      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2201      	movs	r2, #1
 8002742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002746:	f7ff fb49 	bl	8001ddc <HAL_GetTick>
 800274a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	2319      	movs	r3, #25
 8002752:	2201      	movs	r2, #1
 8002754:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f000 fab5 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0d5      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2222      	movs	r2, #34	@ 0x22
 800276c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2240      	movs	r2, #64	@ 0x40
 8002774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a3a      	ldr	r2, [r7, #32]
 8002782:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002788:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002790:	88f8      	ldrh	r0, [r7, #6]
 8002792:	893a      	ldrh	r2, [r7, #8]
 8002794:	8979      	ldrh	r1, [r7, #10]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	9301      	str	r3, [sp, #4]
 800279a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	4603      	mov	r3, r0
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 fa19 	bl	8002bd8 <I2C_RequestMemoryRead>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e0ad      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027bc:	b29b      	uxth	r3, r3
 80027be:	2bff      	cmp	r3, #255	@ 0xff
 80027c0:	d90e      	bls.n	80027e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	22ff      	movs	r2, #255	@ 0xff
 80027c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	8979      	ldrh	r1, [r7, #10]
 80027d0:	4b52      	ldr	r3, [pc, #328]	@ (800291c <HAL_I2C_Mem_Read+0x22c>)
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 fc39 	bl	8003050 <I2C_TransferConfig>
 80027de:	e00f      	b.n	8002800 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ee:	b2da      	uxtb	r2, r3
 80027f0:	8979      	ldrh	r1, [r7, #10]
 80027f2:	4b4a      	ldr	r3, [pc, #296]	@ (800291c <HAL_I2C_Mem_Read+0x22c>)
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fc28 	bl	8003050 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002806:	2200      	movs	r2, #0
 8002808:	2104      	movs	r1, #4
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f000 fa5c 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e07c      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002824:	b2d2      	uxtb	r2, r2
 8002826:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282c:	1c5a      	adds	r2, r3, #1
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002836:	3b01      	subs	r3, #1
 8002838:	b29a      	uxth	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002842:	b29b      	uxth	r3, r3
 8002844:	3b01      	subs	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d034      	beq.n	80028c0 <HAL_I2C_Mem_Read+0x1d0>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800285a:	2b00      	cmp	r3, #0
 800285c:	d130      	bne.n	80028c0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002864:	2200      	movs	r2, #0
 8002866:	2180      	movs	r1, #128	@ 0x80
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f000 fa2d 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e04d      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800287c:	b29b      	uxth	r3, r3
 800287e:	2bff      	cmp	r3, #255	@ 0xff
 8002880:	d90e      	bls.n	80028a0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	22ff      	movs	r2, #255	@ 0xff
 8002886:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288c:	b2da      	uxtb	r2, r3
 800288e:	8979      	ldrh	r1, [r7, #10]
 8002890:	2300      	movs	r3, #0
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 fbd9 	bl	8003050 <I2C_TransferConfig>
 800289e:	e00f      	b.n	80028c0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	8979      	ldrh	r1, [r7, #10]
 80028b2:	2300      	movs	r3, #0
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 fbc8 	bl	8003050 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d19a      	bne.n	8002800 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 fa9a 	bl	8002e08 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e01a      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2220      	movs	r2, #32
 80028e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6859      	ldr	r1, [r3, #4]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <HAL_I2C_Mem_Read+0x230>)
 80028f2:	400b      	ands	r3, r1
 80028f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	e000      	b.n	8002914 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002912:	2302      	movs	r3, #2
  }
}
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	80002400 	.word	0x80002400
 8002920:	fe00e800 	.word	0xfe00e800

08002924 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b08a      	sub	sp, #40	@ 0x28
 8002928:	af02      	add	r7, sp, #8
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	603b      	str	r3, [r7, #0]
 8002930:	460b      	mov	r3, r1
 8002932:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8002938:	2300      	movs	r3, #0
 800293a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b20      	cmp	r3, #32
 8002946:	f040 80ed 	bne.w	8002b24 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002958:	d101      	bne.n	800295e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800295a:	2302      	movs	r3, #2
 800295c:	e0e3      	b.n	8002b26 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002964:	2b01      	cmp	r3, #1
 8002966:	d101      	bne.n	800296c <HAL_I2C_IsDeviceReady+0x48>
 8002968:	2302      	movs	r3, #2
 800296a:	e0dc      	b.n	8002b26 <HAL_I2C_IsDeviceReady+0x202>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2224      	movs	r2, #36	@ 0x24
 8002978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d107      	bne.n	800299a <HAL_I2C_IsDeviceReady+0x76>
 800298a:	897b      	ldrh	r3, [r7, #10]
 800298c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002990:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002994:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002998:	e006      	b.n	80029a8 <HAL_I2C_IsDeviceReady+0x84>
 800299a:	897b      	ldrh	r3, [r7, #10]
 800299c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029a4:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80029a8:	68fa      	ldr	r2, [r7, #12]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80029ae:	f7ff fa15 	bl	8001ddc <HAL_GetTick>
 80029b2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	f003 0320 	and.w	r3, r3, #32
 80029be:	2b20      	cmp	r3, #32
 80029c0:	bf0c      	ite	eq
 80029c2:	2301      	moveq	r3, #1
 80029c4:	2300      	movne	r3, #0
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	f003 0310 	and.w	r3, r3, #16
 80029d4:	2b10      	cmp	r3, #16
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80029e0:	e034      	b.n	8002a4c <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e8:	d01a      	beq.n	8002a20 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029ea:	f7ff f9f7 	bl	8001ddc <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d302      	bcc.n	8002a00 <HAL_I2C_IsDeviceReady+0xdc>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d10f      	bne.n	8002a20 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2220      	movs	r2, #32
 8002a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	f043 0220 	orr.w	r2, r3, #32
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e082      	b.n	8002b26 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f003 0320 	and.w	r3, r3, #32
 8002a2a:	2b20      	cmp	r3, #32
 8002a2c:	bf0c      	ite	eq
 8002a2e:	2301      	moveq	r3, #1
 8002a30:	2300      	movne	r3, #0
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	f003 0310 	and.w	r3, r3, #16
 8002a40:	2b10      	cmp	r3, #16
 8002a42:	bf0c      	ite	eq
 8002a44:	2301      	moveq	r3, #1
 8002a46:	2300      	movne	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002a4c:	7fbb      	ldrb	r3, [r7, #30]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d102      	bne.n	8002a58 <HAL_I2C_IsDeviceReady+0x134>
 8002a52:	7f7b      	ldrb	r3, [r7, #29]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0c4      	beq.n	80029e2 <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	f003 0310 	and.w	r3, r3, #16
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	d027      	beq.n	8002ab6 <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2120      	movs	r1, #32
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f929 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00e      	beq.n	8002a9a <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d107      	bne.n	8002a94 <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2220      	movs	r2, #32
 8002a8a:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a92:	e026      	b.n	8002ae2 <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	77fb      	strb	r3, [r7, #31]
 8002a98:	e023      	b.n	8002ae2 <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2220      	movs	r2, #32
 8002aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	e037      	b.n	8002b26 <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2210      	movs	r2, #16
 8002abc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2120      	movs	r1, #32
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f000 f8fd 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	77fb      	strb	r3, [r7, #31]
 8002ad8:	e003      	b.n	8002ae2 <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d904      	bls.n	8002afa <HAL_I2C_IsDeviceReady+0x1d6>
 8002af0:	7ffb      	ldrb	r3, [r7, #31]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d101      	bne.n	8002afa <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 8002af6:	2300      	movs	r3, #0
 8002af8:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	f63f af3f 	bhi.w	8002982 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2220      	movs	r2, #32
 8002b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b10:	f043 0220 	orr.w	r2, r3, #32
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8002b24:	2302      	movs	r3, #2
  }
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3720      	adds	r7, #32
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af02      	add	r7, sp, #8
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	4608      	mov	r0, r1
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	4603      	mov	r3, r0
 8002b40:	817b      	strh	r3, [r7, #10]
 8002b42:	460b      	mov	r3, r1
 8002b44:	813b      	strh	r3, [r7, #8]
 8002b46:	4613      	mov	r3, r2
 8002b48:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002b4a:	88fb      	ldrh	r3, [r7, #6]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	8979      	ldrh	r1, [r7, #10]
 8002b50:	4b20      	ldr	r3, [pc, #128]	@ (8002bd4 <I2C_RequestMemoryWrite+0xa4>)
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 fa79 	bl	8003050 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	69b9      	ldr	r1, [r7, #24]
 8002b62:	68f8      	ldr	r0, [r7, #12]
 8002b64:	f000 f909 	bl	8002d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e02c      	b.n	8002bcc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b72:	88fb      	ldrh	r3, [r7, #6]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d105      	bne.n	8002b84 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b78:	893b      	ldrh	r3, [r7, #8]
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b82:	e015      	b.n	8002bb0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b84:	893b      	ldrh	r3, [r7, #8]
 8002b86:	0a1b      	lsrs	r3, r3, #8
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	b2da      	uxtb	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b92:	69fa      	ldr	r2, [r7, #28]
 8002b94:	69b9      	ldr	r1, [r7, #24]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 f8ef 	bl	8002d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e012      	b.n	8002bcc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ba6:	893b      	ldrh	r3, [r7, #8]
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2180      	movs	r1, #128	@ 0x80
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f884 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	80002000 	.word	0x80002000

08002bd8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af02      	add	r7, sp, #8
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	4608      	mov	r0, r1
 8002be2:	4611      	mov	r1, r2
 8002be4:	461a      	mov	r2, r3
 8002be6:	4603      	mov	r3, r0
 8002be8:	817b      	strh	r3, [r7, #10]
 8002bea:	460b      	mov	r3, r1
 8002bec:	813b      	strh	r3, [r7, #8]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	8979      	ldrh	r1, [r7, #10]
 8002bf8:	4b20      	ldr	r3, [pc, #128]	@ (8002c7c <I2C_RequestMemoryRead+0xa4>)
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fa26 	bl	8003050 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c04:	69fa      	ldr	r2, [r7, #28]
 8002c06:	69b9      	ldr	r1, [r7, #24]
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 f8b6 	bl	8002d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e02c      	b.n	8002c72 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c18:	88fb      	ldrh	r3, [r7, #6]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d105      	bne.n	8002c2a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c1e:	893b      	ldrh	r3, [r7, #8]
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c28:	e015      	b.n	8002c56 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c2a:	893b      	ldrh	r3, [r7, #8]
 8002c2c:	0a1b      	lsrs	r3, r3, #8
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c38:	69fa      	ldr	r2, [r7, #28]
 8002c3a:	69b9      	ldr	r1, [r7, #24]
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 f89c 	bl	8002d7a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e012      	b.n	8002c72 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c4c:	893b      	ldrh	r3, [r7, #8]
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2140      	movs	r1, #64	@ 0x40
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 f831 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	80002000 	.word	0x80002000

08002c80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d103      	bne.n	8002c9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d007      	beq.n	8002cbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699a      	ldr	r2, [r3, #24]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 0201 	orr.w	r2, r2, #1
 8002cba:	619a      	str	r2, [r3, #24]
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cd8:	e03b      	b.n	8002d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	6839      	ldr	r1, [r7, #0]
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 f8d6 	bl	8002e90 <I2C_IsErrorOccurred>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e041      	b.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d02d      	beq.n	8002d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf6:	f7ff f871 	bl	8001ddc <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d302      	bcc.n	8002d0c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d122      	bne.n	8002d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	699a      	ldr	r2, [r3, #24]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	4013      	ands	r3, r2
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	461a      	mov	r2, r3
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d113      	bne.n	8002d52 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2e:	f043 0220 	orr.w	r2, r3, #32
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e00f      	b.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	699a      	ldr	r2, [r3, #24]
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	bf0c      	ite	eq
 8002d62:	2301      	moveq	r3, #1
 8002d64:	2300      	movne	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	461a      	mov	r2, r3
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d0b4      	beq.n	8002cda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b084      	sub	sp, #16
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d86:	e033      	b.n	8002df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	68b9      	ldr	r1, [r7, #8]
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 f87f 	bl	8002e90 <I2C_IsErrorOccurred>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e031      	b.n	8002e00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da2:	d025      	beq.n	8002df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da4:	f7ff f81a 	bl	8001ddc <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d302      	bcc.n	8002dba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d11a      	bne.n	8002df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d013      	beq.n	8002df0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dcc:	f043 0220 	orr.w	r2, r3, #32
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e007      	b.n	8002e00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d1c4      	bne.n	8002d88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e14:	e02f      	b.n	8002e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68b9      	ldr	r1, [r7, #8]
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 f838 	bl	8002e90 <I2C_IsErrorOccurred>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e02d      	b.n	8002e86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e2a:	f7fe ffd7 	bl	8001ddc <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d302      	bcc.n	8002e40 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d11a      	bne.n	8002e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f003 0320 	and.w	r3, r3, #32
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	d013      	beq.n	8002e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e52:	f043 0220 	orr.w	r2, r3, #32
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2220      	movs	r2, #32
 8002e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e007      	b.n	8002e86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	f003 0320 	and.w	r3, r3, #32
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	d1c8      	bne.n	8002e16 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	@ 0x28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f003 0310 	and.w	r3, r3, #16
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d068      	beq.n	8002f8e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ec4:	e049      	b.n	8002f5a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ecc:	d045      	beq.n	8002f5a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ece:	f7fe ff85 	bl	8001ddc <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d302      	bcc.n	8002ee4 <I2C_IsErrorOccurred+0x54>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d13a      	bne.n	8002f5a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ef6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f06:	d121      	bne.n	8002f4c <I2C_IsErrorOccurred+0xbc>
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f0e:	d01d      	beq.n	8002f4c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d01a      	beq.n	8002f4c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f24:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002f26:	f7fe ff59 	bl	8001ddc <HAL_GetTick>
 8002f2a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f2c:	e00e      	b.n	8002f4c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002f2e:	f7fe ff55 	bl	8001ddc <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b19      	cmp	r3, #25
 8002f3a:	d907      	bls.n	8002f4c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002f3c:	6a3b      	ldr	r3, [r7, #32]
 8002f3e:	f043 0320 	orr.w	r3, r3, #32
 8002f42:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002f4a:	e006      	b.n	8002f5a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	f003 0320 	and.w	r3, r3, #32
 8002f56:	2b20      	cmp	r3, #32
 8002f58:	d1e9      	bne.n	8002f2e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	f003 0320 	and.w	r3, r3, #32
 8002f64:	2b20      	cmp	r3, #32
 8002f66:	d003      	beq.n	8002f70 <I2C_IsErrorOccurred+0xe0>
 8002f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d0aa      	beq.n	8002ec6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002f70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d103      	bne.n	8002f80 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f80:	6a3b      	ldr	r3, [r7, #32]
 8002f82:	f043 0304 	orr.w	r3, r3, #4
 8002f86:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	f043 0301 	orr.w	r3, r3, #1
 8002fa6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00b      	beq.n	8002fda <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	f043 0308 	orr.w	r3, r3, #8
 8002fc8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00b      	beq.n	8002ffc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002fe4:	6a3b      	ldr	r3, [r7, #32]
 8002fe6:	f043 0302 	orr.w	r3, r3, #2
 8002fea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ff4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01c      	beq.n	800303e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f7ff fe3b 	bl	8002c80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6859      	ldr	r1, [r3, #4]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	4b0d      	ldr	r3, [pc, #52]	@ (800304c <I2C_IsErrorOccurred+0x1bc>)
 8003016:	400b      	ands	r3, r1
 8003018:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800301e:	6a3b      	ldr	r3, [r7, #32]
 8003020:	431a      	orrs	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800303e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003042:	4618      	mov	r0, r3
 8003044:	3728      	adds	r7, #40	@ 0x28
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	fe00e800 	.word	0xfe00e800

08003050 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003050:	b480      	push	{r7}
 8003052:	b087      	sub	sp, #28
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	607b      	str	r3, [r7, #4]
 800305a:	460b      	mov	r3, r1
 800305c:	817b      	strh	r3, [r7, #10]
 800305e:	4613      	mov	r3, r2
 8003060:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003062:	897b      	ldrh	r3, [r7, #10]
 8003064:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003068:	7a7b      	ldrb	r3, [r7, #9]
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003070:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003076:	6a3b      	ldr	r3, [r7, #32]
 8003078:	4313      	orrs	r3, r2
 800307a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800307e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	0d5b      	lsrs	r3, r3, #21
 800308a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800308e:	4b08      	ldr	r3, [pc, #32]	@ (80030b0 <I2C_TransferConfig+0x60>)
 8003090:	430b      	orrs	r3, r1
 8003092:	43db      	mvns	r3, r3
 8003094:	ea02 0103 	and.w	r1, r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	430a      	orrs	r2, r1
 80030a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80030a2:	bf00      	nop
 80030a4:	371c      	adds	r7, #28
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	03ff63ff 	.word	0x03ff63ff

080030b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b20      	cmp	r3, #32
 80030c8:	d138      	bne.n	800313c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d101      	bne.n	80030d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80030d4:	2302      	movs	r3, #2
 80030d6:	e032      	b.n	800313e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2224      	movs	r2, #36	@ 0x24
 80030e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0201 	bic.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003106:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6819      	ldr	r1, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0201 	orr.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003138:	2300      	movs	r3, #0
 800313a:	e000      	b.n	800313e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800313c:	2302      	movs	r3, #2
  }
}
 800313e:	4618      	mov	r0, r3
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800314a:	b480      	push	{r7}
 800314c:	b085      	sub	sp, #20
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
 8003152:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b20      	cmp	r3, #32
 800315e:	d139      	bne.n	80031d4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800316a:	2302      	movs	r3, #2
 800316c:	e033      	b.n	80031d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2224      	movs	r2, #36	@ 0x24
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0201 	bic.w	r2, r2, #1
 800318c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800319c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 0201 	orr.w	r2, r2, #1
 80031be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	e000      	b.n	80031d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80031d4:	2302      	movs	r3, #2
  }
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031e8:	4b05      	ldr	r3, [pc, #20]	@ (8003200 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a04      	ldr	r2, [pc, #16]	@ (8003200 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80031ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031f2:	6013      	str	r3, [r2, #0]
}
 80031f4:	bf00      	nop
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	58000400 	.word	0x58000400

08003204 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003208:	4b04      	ldr	r3, [pc, #16]	@ (800321c <HAL_PWREx_GetVoltageRange+0x18>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003210:	4618      	mov	r0, r3
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	58000400 	.word	0x58000400

08003220 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003224:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800322e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003232:	d101      	bne.n	8003238 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003234:	2301      	movs	r3, #1
 8003236:	e000      	b.n	800323a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <LL_RCC_HSE_Enable>:
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003248:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003252:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003256:	6013      	str	r3, [r2, #0]
}
 8003258:	bf00      	nop
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <LL_RCC_HSE_Disable>:
{
 8003262:	b480      	push	{r7}
 8003264:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003266:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003270:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003274:	6013      	str	r3, [r2, #0]
}
 8003276:	bf00      	nop
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <LL_RCC_HSE_IsReady>:
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003292:	d101      	bne.n	8003298 <LL_RCC_HSE_IsReady+0x18>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <LL_RCC_HSE_IsReady+0x1a>
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <LL_RCC_HSI_Enable>:
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80032a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b6:	6013      	str	r3, [r2, #0]
}
 80032b8:	bf00      	nop
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <LL_RCC_HSI_Disable>:
{
 80032c2:	b480      	push	{r7}
 80032c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80032c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032d4:	6013      	str	r3, [r2, #0]
}
 80032d6:	bf00      	nop
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <LL_RCC_HSI_IsReady>:
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80032e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032f2:	d101      	bne.n	80032f8 <LL_RCC_HSI_IsReady+0x18>
 80032f4:	2301      	movs	r3, #1
 80032f6:	e000      	b.n	80032fa <LL_RCC_HSI_IsReady+0x1a>
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800330c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	061b      	lsls	r3, r3, #24
 800331a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800331e:	4313      	orrs	r3, r2
 8003320:	604b      	str	r3, [r1, #4]
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <LL_RCC_HSI48_Enable>:
{
 800332e:	b480      	push	{r7}
 8003330:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003336:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800333a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8003346:	bf00      	nop
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <LL_RCC_HSI48_Disable>:
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003358:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800335c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003360:	f023 0301 	bic.w	r3, r3, #1
 8003364:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <LL_RCC_HSI48_IsReady>:
{
 8003372:	b480      	push	{r7}
 8003374:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8003376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800337a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b02      	cmp	r3, #2
 8003384:	d101      	bne.n	800338a <LL_RCC_HSI48_IsReady+0x18>
 8003386:	2301      	movs	r3, #1
 8003388:	e000      	b.n	800338c <LL_RCC_HSI48_IsReady+0x1a>
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <LL_RCC_LSE_Enable>:
{
 8003396:	b480      	push	{r7}
 8003398:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800339a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800339e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033a6:	f043 0301 	orr.w	r3, r3, #1
 80033aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80033ae:	bf00      	nop
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <LL_RCC_LSE_Disable>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80033bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80033d0:	bf00      	nop
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <LL_RCC_LSE_EnableBypass>:
{
 80033da:	b480      	push	{r7}
 80033dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80033de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033ea:	f043 0304 	orr.w	r3, r3, #4
 80033ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80033f2:	bf00      	nop
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <LL_RCC_LSE_DisableBypass>:
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003408:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800340c:	f023 0304 	bic.w	r3, r3, #4
 8003410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003414:	bf00      	nop
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <LL_RCC_LSE_IsReady>:
{
 800341e:	b480      	push	{r7}
 8003420:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b02      	cmp	r3, #2
 8003430:	d101      	bne.n	8003436 <LL_RCC_LSE_IsReady+0x18>
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <LL_RCC_LSE_IsReady+0x1a>
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <LL_RCC_LSI1_Enable>:
{
 8003442:	b480      	push	{r7}
 8003444:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800344a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800344e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003452:	f043 0301 	orr.w	r3, r3, #1
 8003456:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800345a:	bf00      	nop
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <LL_RCC_LSI1_Disable>:
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800346c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003470:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003474:	f023 0301 	bic.w	r3, r3, #1
 8003478:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800347c:	bf00      	nop
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <LL_RCC_LSI1_IsReady>:
{
 8003486:	b480      	push	{r7}
 8003488:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800348a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800348e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b02      	cmp	r3, #2
 8003498:	d101      	bne.n	800349e <LL_RCC_LSI1_IsReady+0x18>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <LL_RCC_LSI1_IsReady+0x1a>
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <LL_RCC_LSI2_Enable>:
{
 80034aa:	b480      	push	{r7}
 80034ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80034ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034ba:	f043 0304 	orr.w	r3, r3, #4
 80034be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80034c2:	bf00      	nop
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <LL_RCC_LSI2_Disable>:
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80034d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034dc:	f023 0304 	bic.w	r3, r3, #4
 80034e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <LL_RCC_LSI2_IsReady>:
{
 80034ee:	b480      	push	{r7}
 80034f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80034f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034fa:	f003 0308 	and.w	r3, r3, #8
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d101      	bne.n	8003506 <LL_RCC_LSI2_IsReady+0x18>
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <LL_RCC_LSI2_IsReady+0x1a>
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <LL_RCC_LSI2_SetTrimming>:
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800351a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800351e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003522:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	021b      	lsls	r3, r3, #8
 800352a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <LL_RCC_MSI_Enable>:
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800354e:	f043 0301 	orr.w	r3, r3, #1
 8003552:	6013      	str	r3, [r2, #0]
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <LL_RCC_MSI_Disable>:
{
 800355e:	b480      	push	{r7}
 8003560:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	6013      	str	r3, [r2, #0]
}
 8003572:	bf00      	nop
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <LL_RCC_MSI_IsReady>:
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b02      	cmp	r3, #2
 800358c:	d101      	bne.n	8003592 <LL_RCC_MSI_IsReady+0x16>
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <LL_RCC_MSI_IsReady+0x18>
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <LL_RCC_MSI_SetRange>:
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80035a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	600b      	str	r3, [r1, #0]
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <LL_RCC_MSI_GetRange>:
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80035cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035d6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2bb0      	cmp	r3, #176	@ 0xb0
 80035dc:	d901      	bls.n	80035e2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80035de:	23b0      	movs	r3, #176	@ 0xb0
 80035e0:	607b      	str	r3, [r7, #4]
  return msiRange;
 80035e2:	687b      	ldr	r3, [r7, #4]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <LL_RCC_MSI_SetCalibTrimming>:
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80035f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800360a:	4313      	orrs	r3, r2
 800360c:	604b      	str	r3, [r1, #4]
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <LL_RCC_SetSysClkSource>:
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f023 0203 	bic.w	r2, r3, #3
 800362c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4313      	orrs	r3, r2
 8003634:	608b      	str	r3, [r1, #8]
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <LL_RCC_GetSysClkSource>:
{
 8003642:	b480      	push	{r7}
 8003644:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 030c 	and.w	r3, r3, #12
}
 8003650:	4618      	mov	r0, r3
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <LL_RCC_SetAHBPrescaler>:
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003662:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800366c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4313      	orrs	r3, r2
 8003674:	608b      	str	r3, [r1, #8]
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <LL_C2_RCC_SetAHBPrescaler>:
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800368a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800368e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003692:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003696:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <LL_RCC_SetAHB4Prescaler>:
{
 80036ae:	b480      	push	{r7}
 80036b0:	b083      	sub	sp, #12
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80036b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80036be:	f023 020f 	bic.w	r2, r3, #15
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	091b      	lsrs	r3, r3, #4
 80036c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <LL_RCC_SetAPB1Prescaler>:
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80036e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	608b      	str	r3, [r1, #8]
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <LL_RCC_SetAPB2Prescaler>:
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800370c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003716:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4313      	orrs	r3, r2
 800371e:	608b      	str	r3, [r1, #8]
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <LL_RCC_GetAHBPrescaler>:
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003730:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800373a:	4618      	mov	r0, r3
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <LL_RCC_GetAHB4Prescaler>:
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003748:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800374c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003756:	4618      	mov	r0, r3
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <LL_RCC_GetAPB1Prescaler>:
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800376e:	4618      	mov	r0, r3
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <LL_RCC_GetAPB2Prescaler>:
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800377c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8003786:	4618      	mov	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003794:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800379e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037a2:	6013      	str	r3, [r2, #0]
}
 80037a4:	bf00      	nop
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80037ae:	b480      	push	{r7}
 80037b0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80037b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037c0:	6013      	str	r3, [r2, #0]
}
 80037c2:	bf00      	nop
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80037d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037de:	d101      	bne.n	80037e4 <LL_RCC_PLL_IsReady+0x18>
 80037e0:	2301      	movs	r3, #1
 80037e2:	e000      	b.n	80037e6 <LL_RCC_PLL_IsReady+0x1a>
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80037f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003800:	4618      	mov	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr

0800380a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800380a:	b480      	push	{r7}
 800380c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800380e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8003818:	4618      	mov	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003822:	b480      	push	{r7}
 8003824:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003826:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003830:	4618      	mov	r0, r3
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr

0800383a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800383a:	b480      	push	{r7}
 800383c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800383e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	f003 0303 	and.w	r3, r3, #3
}
 8003848:	4618      	mov	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003852:	b480      	push	{r7}
 8003854:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003864:	d101      	bne.n	800386a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8003876:	b480      	push	{r7}
 8003878:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800387a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800387e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003886:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800388a:	d101      	bne.n	8003890 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800388c:	2301      	movs	r3, #1
 800388e:	e000      	b.n	8003892 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80038a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80038a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038b0:	d101      	bne.n	80038b6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80038c2:	b480      	push	{r7}
 80038c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80038c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038d4:	d101      	bne.n	80038da <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80038e6:	b480      	push	{r7}
 80038e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80038ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038f8:	d101      	bne.n	80038fe <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80038fa:	2301      	movs	r3, #1
 80038fc:	e000      	b.n	8003900 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
	...

0800390c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800390c:	b590      	push	{r4, r7, lr}
 800390e:	b08d      	sub	sp, #52	@ 0x34
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e363      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0320 	and.w	r3, r3, #32
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 808d 	beq.w	8003a46 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800392c:	f7ff fe89 	bl	8003642 <LL_RCC_GetSysClkSource>
 8003930:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003932:	f7ff ff82 	bl	800383a <LL_RCC_PLL_GetMainSource>
 8003936:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <HAL_RCC_OscConfig+0x3e>
 800393e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003940:	2b0c      	cmp	r3, #12
 8003942:	d147      	bne.n	80039d4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8003944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003946:	2b01      	cmp	r3, #1
 8003948:	d144      	bne.n	80039d4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e347      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800395a:	f7ff fe34 	bl	80035c6 <LL_RCC_MSI_GetRange>
 800395e:	4603      	mov	r3, r0
 8003960:	429c      	cmp	r4, r3
 8003962:	d914      	bls.n	800398e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	4618      	mov	r0, r3
 800396a:	f000 fd2f 	bl	80043cc <RCC_SetFlashLatencyFromMSIRange>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e336      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff fe0e 	bl	800359e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fe32 	bl	80035f0 <LL_RCC_MSI_SetCalibTrimming>
 800398c:	e013      	b.n	80039b6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fe03 	bl	800359e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fe27 	bl	80035f0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 fd10 	bl	80043cc <RCC_SetFlashLatencyFromMSIRange>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e317      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80039b6:	f000 fcc9 	bl	800434c <HAL_RCC_GetHCLKFreq>
 80039ba:	4603      	mov	r3, r0
 80039bc:	4aa4      	ldr	r2, [pc, #656]	@ (8003c50 <HAL_RCC_OscConfig+0x344>)
 80039be:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039c0:	4ba4      	ldr	r3, [pc, #656]	@ (8003c54 <HAL_RCC_OscConfig+0x348>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fe f9bb 	bl	8001d40 <HAL_InitTick>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d039      	beq.n	8003a44 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e308      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d01e      	beq.n	8003a1a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039dc:	f7ff fdb0 	bl	8003540 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039e0:	f7fe f9fc 	bl	8001ddc <HAL_GetTick>
 80039e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039e8:	f7fe f9f8 	bl	8001ddc <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e2f5      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80039fa:	f7ff fdbf 	bl	800357c <LL_RCC_MSI_IsReady>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f1      	beq.n	80039e8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff fdc8 	bl	800359e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff fdec 	bl	80035f0 <LL_RCC_MSI_SetCalibTrimming>
 8003a18:	e015      	b.n	8003a46 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a1a:	f7ff fda0 	bl	800355e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a1e:	f7fe f9dd 	bl	8001ddc <HAL_GetTick>
 8003a22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a26:	f7fe f9d9 	bl	8001ddc <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e2d6      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003a38:	f7ff fda0 	bl	800357c <LL_RCC_MSI_IsReady>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f1      	bne.n	8003a26 <HAL_RCC_OscConfig+0x11a>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003a44:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d047      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a52:	f7ff fdf6 	bl	8003642 <LL_RCC_GetSysClkSource>
 8003a56:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a58:	f7ff feef 	bl	800383a <LL_RCC_PLL_GetMainSource>
 8003a5c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
 8003a60:	2b08      	cmp	r3, #8
 8003a62:	d005      	beq.n	8003a70 <HAL_RCC_OscConfig+0x164>
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	2b0c      	cmp	r3, #12
 8003a68:	d108      	bne.n	8003a7c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	2b03      	cmp	r3, #3
 8003a6e:	d105      	bne.n	8003a7c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d134      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e2b4      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a84:	d102      	bne.n	8003a8c <HAL_RCC_OscConfig+0x180>
 8003a86:	f7ff fbdd 	bl	8003244 <LL_RCC_HSE_Enable>
 8003a8a:	e001      	b.n	8003a90 <HAL_RCC_OscConfig+0x184>
 8003a8c:	f7ff fbe9 	bl	8003262 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d012      	beq.n	8003abe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a98:	f7fe f9a0 	bl	8001ddc <HAL_GetTick>
 8003a9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa0:	f7fe f99c 	bl	8001ddc <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b64      	cmp	r3, #100	@ 0x64
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e299      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8003ab2:	f7ff fbe5 	bl	8003280 <LL_RCC_HSE_IsReady>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0f1      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x194>
 8003abc:	e011      	b.n	8003ae2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abe:	f7fe f98d 	bl	8001ddc <HAL_GetTick>
 8003ac2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac6:	f7fe f989 	bl	8001ddc <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b64      	cmp	r3, #100	@ 0x64
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e286      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003ad8:	f7ff fbd2 	bl	8003280 <LL_RCC_HSE_IsReady>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f1      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d04c      	beq.n	8003b88 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aee:	f7ff fda8 	bl	8003642 <LL_RCC_GetSysClkSource>
 8003af2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003af4:	f7ff fea1 	bl	800383a <LL_RCC_PLL_GetMainSource>
 8003af8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d005      	beq.n	8003b0c <HAL_RCC_OscConfig+0x200>
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d10e      	bne.n	8003b24 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d10b      	bne.n	8003b24 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e266      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff fbf1 	bl	8003304 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003b22:	e031      	b.n	8003b88 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d019      	beq.n	8003b60 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b2c:	f7ff fbba 	bl	80032a4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b30:	f7fe f954 	bl	8001ddc <HAL_GetTick>
 8003b34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b38:	f7fe f950 	bl	8001ddc <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e24d      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8003b4a:	f7ff fbc9 	bl	80032e0 <LL_RCC_HSI_IsReady>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f1      	beq.n	8003b38 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff fbd3 	bl	8003304 <LL_RCC_HSI_SetCalibTrimming>
 8003b5e:	e013      	b.n	8003b88 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b60:	f7ff fbaf 	bl	80032c2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b64:	f7fe f93a 	bl	8001ddc <HAL_GetTick>
 8003b68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b6c:	f7fe f936 	bl	8001ddc <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e233      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003b7e:	f7ff fbaf 	bl	80032e0 <LL_RCC_HSI_IsReady>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1f1      	bne.n	8003b6c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0308 	and.w	r3, r3, #8
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d106      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 80a3 	beq.w	8003ce8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d076      	beq.n	8003c98 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d046      	beq.n	8003c44 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8003bb6:	f7ff fc66 	bl	8003486 <LL_RCC_LSI1_IsReady>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d113      	bne.n	8003be8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8003bc0:	f7ff fc3f 	bl	8003442 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003bc4:	f7fe f90a 	bl	8001ddc <HAL_GetTick>
 8003bc8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003bca:	e008      	b.n	8003bde <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003bcc:	f7fe f906 	bl	8001ddc <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e203      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003bde:	f7ff fc52 	bl	8003486 <LL_RCC_LSI1_IsReady>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0f1      	beq.n	8003bcc <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8003be8:	f7ff fc5f 	bl	80034aa <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bec:	f7fe f8f6 	bl	8001ddc <HAL_GetTick>
 8003bf0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003bf4:	f7fe f8f2 	bl	8001ddc <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e1ef      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003c06:	f7ff fc72 	bl	80034ee <LL_RCC_LSI2_IsReady>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0f1      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7ff fc7c 	bl	8003512 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8003c1a:	f7ff fc23 	bl	8003464 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1e:	f7fe f8dd 	bl	8001ddc <HAL_GetTick>
 8003c22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003c24:	e008      	b.n	8003c38 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003c26:	f7fe f8d9 	bl	8001ddc <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e1d6      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003c38:	f7ff fc25 	bl	8003486 <LL_RCC_LSI1_IsReady>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1f1      	bne.n	8003c26 <HAL_RCC_OscConfig+0x31a>
 8003c42:	e051      	b.n	8003ce8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8003c44:	f7ff fbfd 	bl	8003442 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c48:	f7fe f8c8 	bl	8001ddc <HAL_GetTick>
 8003c4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003c4e:	e00c      	b.n	8003c6a <HAL_RCC_OscConfig+0x35e>
 8003c50:	20000008 	.word	0x20000008
 8003c54:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003c58:	f7fe f8c0 	bl	8001ddc <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e1bd      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003c6a:	f7ff fc0c 	bl	8003486 <LL_RCC_LSI1_IsReady>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d0f1      	beq.n	8003c58 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8003c74:	f7ff fc2a 	bl	80034cc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003c7a:	f7fe f8af 	bl	8001ddc <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e1ac      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003c8c:	f7ff fc2f 	bl	80034ee <LL_RCC_LSI2_IsReady>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f1      	bne.n	8003c7a <HAL_RCC_OscConfig+0x36e>
 8003c96:	e027      	b.n	8003ce8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8003c98:	f7ff fc18 	bl	80034cc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9c:	f7fe f89e 	bl	8001ddc <HAL_GetTick>
 8003ca0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003ca4:	f7fe f89a 	bl	8001ddc <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b03      	cmp	r3, #3
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e197      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003cb6:	f7ff fc1a 	bl	80034ee <LL_RCC_LSI2_IsReady>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1f1      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8003cc0:	f7ff fbd0 	bl	8003464 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc4:	f7fe f88a 	bl	8001ddc <HAL_GetTick>
 8003cc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003ccc:	f7fe f886 	bl	8001ddc <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e183      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003cde:	f7ff fbd2 	bl	8003486 <LL_RCC_LSI1_IsReady>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f1      	bne.n	8003ccc <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d05b      	beq.n	8003dac <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cf4:	4ba7      	ldr	r3, [pc, #668]	@ (8003f94 <HAL_RCC_OscConfig+0x688>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d114      	bne.n	8003d2a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003d00:	f7ff fa70 	bl	80031e4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d04:	f7fe f86a 	bl	8001ddc <HAL_GetTick>
 8003d08:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d0c:	f7fe f866 	bl	8001ddc <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e163      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d1e:	4b9d      	ldr	r3, [pc, #628]	@ (8003f94 <HAL_RCC_OscConfig+0x688>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d102      	bne.n	8003d38 <HAL_RCC_OscConfig+0x42c>
 8003d32:	f7ff fb30 	bl	8003396 <LL_RCC_LSE_Enable>
 8003d36:	e00c      	b.n	8003d52 <HAL_RCC_OscConfig+0x446>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	2b05      	cmp	r3, #5
 8003d3e:	d104      	bne.n	8003d4a <HAL_RCC_OscConfig+0x43e>
 8003d40:	f7ff fb4b 	bl	80033da <LL_RCC_LSE_EnableBypass>
 8003d44:	f7ff fb27 	bl	8003396 <LL_RCC_LSE_Enable>
 8003d48:	e003      	b.n	8003d52 <HAL_RCC_OscConfig+0x446>
 8003d4a:	f7ff fb35 	bl	80033b8 <LL_RCC_LSE_Disable>
 8003d4e:	f7ff fb55 	bl	80033fc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d014      	beq.n	8003d84 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5a:	f7fe f83f 	bl	8001ddc <HAL_GetTick>
 8003d5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003d60:	e00a      	b.n	8003d78 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d62:	f7fe f83b 	bl	8001ddc <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e136      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003d78:	f7ff fb51 	bl	800341e <LL_RCC_LSE_IsReady>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0ef      	beq.n	8003d62 <HAL_RCC_OscConfig+0x456>
 8003d82:	e013      	b.n	8003dac <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d84:	f7fe f82a 	bl	8001ddc <HAL_GetTick>
 8003d88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003d8a:	e00a      	b.n	8003da2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d8c:	f7fe f826 	bl	8001ddc <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e121      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003da2:	f7ff fb3c 	bl	800341e <LL_RCC_LSE_IsReady>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1ef      	bne.n	8003d8c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d02c      	beq.n	8003e12 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d014      	beq.n	8003dea <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003dc0:	f7ff fab5 	bl	800332e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc4:	f7fe f80a 	bl	8001ddc <HAL_GetTick>
 8003dc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dcc:	f7fe f806 	bl	8001ddc <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e103      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003dde:	f7ff fac8 	bl	8003372 <LL_RCC_HSI48_IsReady>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0f1      	beq.n	8003dcc <HAL_RCC_OscConfig+0x4c0>
 8003de8:	e013      	b.n	8003e12 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003dea:	f7ff fab1 	bl	8003350 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dee:	f7fd fff5 	bl	8001ddc <HAL_GetTick>
 8003df2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003df4:	e008      	b.n	8003e08 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003df6:	f7fd fff1 	bl	8001ddc <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e0ee      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003e08:	f7ff fab3 	bl	8003372 <LL_RCC_HSI48_IsReady>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f1      	bne.n	8003df6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f000 80e4 	beq.w	8003fe4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e1c:	f7ff fc11 	bl	8003642 <LL_RCC_GetSysClkSource>
 8003e20:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003e22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	f040 80b4 	bne.w	8003f9c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0203 	and.w	r2, r3, #3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d123      	bne.n	8003e8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d11c      	bne.n	8003e8a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	0a1b      	lsrs	r3, r3, #8
 8003e54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d114      	bne.n	8003e8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d10d      	bne.n	8003e8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d106      	bne.n	8003e8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d05d      	beq.n	8003f46 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	2b0c      	cmp	r3, #12
 8003e8e:	d058      	beq.n	8003f42 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e0a1      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ea2:	f7ff fc84 	bl	80037ae <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ea6:	f7fd ff99 	bl	8001ddc <HAL_GetTick>
 8003eaa:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eae:	f7fd ff95 	bl	8001ddc <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e092      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1ef      	bne.n	8003eae <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ece:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	4b30      	ldr	r3, [pc, #192]	@ (8003f98 <HAL_RCC_OscConfig+0x68c>)
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ee0:	4311      	orrs	r1, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ee6:	0212      	lsls	r2, r2, #8
 8003ee8:	4311      	orrs	r1, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003eee:	4311      	orrs	r1, r2
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ef4:	4311      	orrs	r1, r2
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003efa:	430a      	orrs	r2, r1
 8003efc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f04:	f7ff fc44 	bl	8003790 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f18:	f7fd ff60 	bl	8001ddc <HAL_GetTick>
 8003f1c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f20:	f7fd ff5c 	bl	8001ddc <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e059      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ef      	beq.n	8003f20 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f40:	e050      	b.n	8003fe4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e04f      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d147      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f54:	f7ff fc1c 	bl	8003790 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f68:	f7fd ff38 	bl	8001ddc <HAL_GetTick>
 8003f6c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f70:	f7fd ff34 	bl	8001ddc <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e031      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ef      	beq.n	8003f70 <HAL_RCC_OscConfig+0x664>
 8003f90:	e028      	b.n	8003fe4 <HAL_RCC_OscConfig+0x6d8>
 8003f92:	bf00      	nop
 8003f94:	58000400 	.word	0x58000400
 8003f98:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b0c      	cmp	r3, #12
 8003fa0:	d01e      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa2:	f7ff fc04 	bl	80037ae <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa6:	f7fd ff19 	bl	8001ddc <HAL_GetTick>
 8003faa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fae:	f7fd ff15 	bl	8001ddc <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e012      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1ef      	bne.n	8003fae <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fd2:	68da      	ldr	r2, [r3, #12]
 8003fd4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fd8:	4b05      	ldr	r3, [pc, #20]	@ (8003ff0 <HAL_RCC_OscConfig+0x6e4>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	60cb      	str	r3, [r1, #12]
 8003fde:	e001      	b.n	8003fe4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3734      	adds	r7, #52	@ 0x34
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd90      	pop	{r4, r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	eefefffc 	.word	0xeefefffc

08003ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e12d      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b98      	ldr	r3, [pc, #608]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d91b      	bls.n	800404e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b95      	ldr	r3, [pc, #596]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 0207 	bic.w	r2, r3, #7
 800401e:	4993      	ldr	r1, [pc, #588]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	4313      	orrs	r3, r2
 8004024:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004026:	f7fd fed9 	bl	8001ddc <HAL_GetTick>
 800402a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800402c:	e008      	b.n	8004040 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800402e:	f7fd fed5 	bl	8001ddc <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e111      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004040:	4b8a      	ldr	r3, [pc, #552]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d1ef      	bne.n	800402e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d016      	beq.n	8004088 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff fafb 	bl	800365a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004064:	f7fd feba 	bl	8001ddc <HAL_GetTick>
 8004068:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800406a:	e008      	b.n	800407e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800406c:	f7fd feb6 	bl	8001ddc <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d901      	bls.n	800407e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e0f2      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800407e:	f7ff fbe8 	bl	8003852 <LL_RCC_IsActiveFlag_HPRE>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d0f1      	beq.n	800406c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0320 	and.w	r3, r3, #32
 8004090:	2b00      	cmp	r3, #0
 8004092:	d016      	beq.n	80040c2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff faf2 	bl	8003682 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800409e:	f7fd fe9d 	bl	8001ddc <HAL_GetTick>
 80040a2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80040a6:	f7fd fe99 	bl	8001ddc <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e0d5      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80040b8:	f7ff fbdd 	bl	8003876 <LL_RCC_IsActiveFlag_C2HPRE>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f1      	beq.n	80040a6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d016      	beq.n	80040fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff faeb 	bl	80036ae <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80040d8:	f7fd fe80 	bl	8001ddc <HAL_GetTick>
 80040dc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80040e0:	f7fd fe7c 	bl	8001ddc <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e0b8      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80040f2:	f7ff fbd3 	bl	800389c <LL_RCC_IsActiveFlag_SHDHPRE>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f1      	beq.n	80040e0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	d016      	beq.n	8004136 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4618      	mov	r0, r3
 800410e:	f7ff fae5 	bl	80036dc <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004112:	f7fd fe63 	bl	8001ddc <HAL_GetTick>
 8004116:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004118:	e008      	b.n	800412c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800411a:	f7fd fe5f 	bl	8001ddc <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d901      	bls.n	800412c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e09b      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800412c:	f7ff fbc9 	bl	80038c2 <LL_RCC_IsActiveFlag_PPRE1>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0f1      	beq.n	800411a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0308 	and.w	r3, r3, #8
 800413e:	2b00      	cmp	r3, #0
 8004140:	d017      	beq.n	8004172 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fadb 	bl	8003704 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800414e:	f7fd fe45 	bl	8001ddc <HAL_GetTick>
 8004152:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004154:	e008      	b.n	8004168 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004156:	f7fd fe41 	bl	8001ddc <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e07d      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004168:	f7ff fbbd 	bl	80038e6 <LL_RCC_IsActiveFlag_PPRE2>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f1      	beq.n	8004156 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b00      	cmp	r3, #0
 800417c:	d043      	beq.n	8004206 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b02      	cmp	r3, #2
 8004184:	d106      	bne.n	8004194 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004186:	f7ff f87b 	bl	8003280 <LL_RCC_HSE_IsReady>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d11e      	bne.n	80041ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e067      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	2b03      	cmp	r3, #3
 800419a:	d106      	bne.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800419c:	f7ff fb16 	bl	80037cc <LL_RCC_PLL_IsReady>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d113      	bne.n	80041ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e05c      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80041b2:	f7ff f9e3 	bl	800357c <LL_RCC_MSI_IsReady>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d108      	bne.n	80041ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e051      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80041c0:	f7ff f88e 	bl	80032e0 <LL_RCC_HSI_IsReady>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e04a      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff fa21 	bl	800361a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041d8:	f7fd fe00 	bl	8001ddc <HAL_GetTick>
 80041dc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041de:	e00a      	b.n	80041f6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e0:	f7fd fdfc 	bl	8001ddc <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e036      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041f6:	f7ff fa24 	bl	8003642 <LL_RCC_GetSysClkSource>
 80041fa:	4602      	mov	r2, r0
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	429a      	cmp	r2, r3
 8004204:	d1ec      	bne.n	80041e0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004206:	4b19      	ldr	r3, [pc, #100]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0307 	and.w	r3, r3, #7
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d21b      	bcs.n	800424c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004214:	4b15      	ldr	r3, [pc, #84]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f023 0207 	bic.w	r2, r3, #7
 800421c:	4913      	ldr	r1, [pc, #76]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	4313      	orrs	r3, r2
 8004222:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004224:	f7fd fdda 	bl	8001ddc <HAL_GetTick>
 8004228:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800422a:	e008      	b.n	800423e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800422c:	f7fd fdd6 	bl	8001ddc <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e012      	b.n	8004264 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800423e:	4b0b      	ldr	r3, [pc, #44]	@ (800426c <HAL_RCC_ClockConfig+0x278>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	429a      	cmp	r2, r3
 800424a:	d1ef      	bne.n	800422c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800424c:	f000 f87e 	bl	800434c <HAL_RCC_GetHCLKFreq>
 8004250:	4603      	mov	r3, r0
 8004252:	4a07      	ldr	r2, [pc, #28]	@ (8004270 <HAL_RCC_ClockConfig+0x27c>)
 8004254:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004256:	f7fd fdcd 	bl	8001df4 <HAL_GetTickPrio>
 800425a:	4603      	mov	r3, r0
 800425c:	4618      	mov	r0, r3
 800425e:	f7fd fd6f 	bl	8001d40 <HAL_InitTick>
 8004262:	4603      	mov	r3, r0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	58004000 	.word	0x58004000
 8004270:	20000008 	.word	0x20000008

08004274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004274:	b590      	push	{r4, r7, lr}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800427a:	f7ff f9e2 	bl	8003642 <LL_RCC_GetSysClkSource>
 800427e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10a      	bne.n	800429c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004286:	f7ff f99e 	bl	80035c6 <LL_RCC_MSI_GetRange>
 800428a:	4603      	mov	r3, r0
 800428c:	091b      	lsrs	r3, r3, #4
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	4a2b      	ldr	r2, [pc, #172]	@ (8004340 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	e04b      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d102      	bne.n	80042a8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042a2:	4b28      	ldr	r3, [pc, #160]	@ (8004344 <HAL_RCC_GetSysClockFreq+0xd0>)
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	e045      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b08      	cmp	r3, #8
 80042ac:	d10a      	bne.n	80042c4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80042ae:	f7fe ffb7 	bl	8003220 <LL_RCC_HSE_IsEnabledDiv2>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d102      	bne.n	80042be <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80042b8:	4b22      	ldr	r3, [pc, #136]	@ (8004344 <HAL_RCC_GetSysClockFreq+0xd0>)
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	e03a      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80042be:	4b22      	ldr	r3, [pc, #136]	@ (8004348 <HAL_RCC_GetSysClockFreq+0xd4>)
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	e037      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80042c4:	f7ff fab9 	bl	800383a <LL_RCC_PLL_GetMainSource>
 80042c8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d003      	beq.n	80042d8 <HAL_RCC_GetSysClockFreq+0x64>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d003      	beq.n	80042de <HAL_RCC_GetSysClockFreq+0x6a>
 80042d6:	e00d      	b.n	80042f4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80042d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <HAL_RCC_GetSysClockFreq+0xd0>)
 80042da:	60bb      	str	r3, [r7, #8]
        break;
 80042dc:	e015      	b.n	800430a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80042de:	f7fe ff9f 	bl	8003220 <LL_RCC_HSE_IsEnabledDiv2>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d102      	bne.n	80042ee <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80042e8:	4b16      	ldr	r3, [pc, #88]	@ (8004344 <HAL_RCC_GetSysClockFreq+0xd0>)
 80042ea:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80042ec:	e00d      	b.n	800430a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80042ee:	4b16      	ldr	r3, [pc, #88]	@ (8004348 <HAL_RCC_GetSysClockFreq+0xd4>)
 80042f0:	60bb      	str	r3, [r7, #8]
        break;
 80042f2:	e00a      	b.n	800430a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80042f4:	f7ff f967 	bl	80035c6 <LL_RCC_MSI_GetRange>
 80042f8:	4603      	mov	r3, r0
 80042fa:	091b      	lsrs	r3, r3, #4
 80042fc:	f003 030f 	and.w	r3, r3, #15
 8004300:	4a0f      	ldr	r2, [pc, #60]	@ (8004340 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004306:	60bb      	str	r3, [r7, #8]
        break;
 8004308:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800430a:	f7ff fa71 	bl	80037f0 <LL_RCC_PLL_GetN>
 800430e:	4602      	mov	r2, r0
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	fb03 f402 	mul.w	r4, r3, r2
 8004316:	f7ff fa84 	bl	8003822 <LL_RCC_PLL_GetDivider>
 800431a:	4603      	mov	r3, r0
 800431c:	091b      	lsrs	r3, r3, #4
 800431e:	3301      	adds	r3, #1
 8004320:	fbb4 f4f3 	udiv	r4, r4, r3
 8004324:	f7ff fa71 	bl	800380a <LL_RCC_PLL_GetR>
 8004328:	4603      	mov	r3, r0
 800432a:	0f5b      	lsrs	r3, r3, #29
 800432c:	3301      	adds	r3, #1
 800432e:	fbb4 f3f3 	udiv	r3, r4, r3
 8004332:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8004334:	68fb      	ldr	r3, [r7, #12]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	bd90      	pop	{r4, r7, pc}
 800433e:	bf00      	nop
 8004340:	080092d0 	.word	0x080092d0
 8004344:	00f42400 	.word	0x00f42400
 8004348:	01e84800 	.word	0x01e84800

0800434c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800434c:	b598      	push	{r3, r4, r7, lr}
 800434e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004350:	f7ff ff90 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 8004354:	4604      	mov	r4, r0
 8004356:	f7ff f9e9 	bl	800372c <LL_RCC_GetAHBPrescaler>
 800435a:	4603      	mov	r3, r0
 800435c:	091b      	lsrs	r3, r3, #4
 800435e:	f003 030f 	and.w	r3, r3, #15
 8004362:	4a03      	ldr	r2, [pc, #12]	@ (8004370 <HAL_RCC_GetHCLKFreq+0x24>)
 8004364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004368:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800436c:	4618      	mov	r0, r3
 800436e:	bd98      	pop	{r3, r4, r7, pc}
 8004370:	08009270 	.word	0x08009270

08004374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004374:	b598      	push	{r3, r4, r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004378:	f7ff ffe8 	bl	800434c <HAL_RCC_GetHCLKFreq>
 800437c:	4604      	mov	r4, r0
 800437e:	f7ff f9ef 	bl	8003760 <LL_RCC_GetAPB1Prescaler>
 8004382:	4603      	mov	r3, r0
 8004384:	0a1b      	lsrs	r3, r3, #8
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	4a04      	ldr	r2, [pc, #16]	@ (800439c <HAL_RCC_GetPCLK1Freq+0x28>)
 800438c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004390:	f003 031f 	and.w	r3, r3, #31
 8004394:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004398:	4618      	mov	r0, r3
 800439a:	bd98      	pop	{r3, r4, r7, pc}
 800439c:	080092b0 	.word	0x080092b0

080043a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043a0:	b598      	push	{r3, r4, r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80043a4:	f7ff ffd2 	bl	800434c <HAL_RCC_GetHCLKFreq>
 80043a8:	4604      	mov	r4, r0
 80043aa:	f7ff f9e5 	bl	8003778 <LL_RCC_GetAPB2Prescaler>
 80043ae:	4603      	mov	r3, r0
 80043b0:	0adb      	lsrs	r3, r3, #11
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	4a04      	ldr	r2, [pc, #16]	@ (80043c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043bc:	f003 031f 	and.w	r3, r3, #31
 80043c0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	bd98      	pop	{r3, r4, r7, pc}
 80043c8:	080092b0 	.word	0x080092b0

080043cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80043cc:	b590      	push	{r4, r7, lr}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2bb0      	cmp	r3, #176	@ 0xb0
 80043d8:	d903      	bls.n	80043e2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80043da:	4b15      	ldr	r3, [pc, #84]	@ (8004430 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80043dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	e007      	b.n	80043f2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	091b      	lsrs	r3, r3, #4
 80043e6:	f003 030f 	and.w	r3, r3, #15
 80043ea:	4a11      	ldr	r2, [pc, #68]	@ (8004430 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80043ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80043f2:	f7ff f9a7 	bl	8003744 <LL_RCC_GetAHB4Prescaler>
 80043f6:	4603      	mov	r3, r0
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	4a0d      	ldr	r2, [pc, #52]	@ (8004434 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	fbb2 f3f3 	udiv	r3, r2, r3
 800440a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	4a0a      	ldr	r2, [pc, #40]	@ (8004438 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8004410:	fba2 2303 	umull	r2, r3, r2, r3
 8004414:	0c9c      	lsrs	r4, r3, #18
 8004416:	f7fe fef5 	bl	8003204 <HAL_PWREx_GetVoltageRange>
 800441a:	4603      	mov	r3, r0
 800441c:	4619      	mov	r1, r3
 800441e:	4620      	mov	r0, r4
 8004420:	f000 f80c 	bl	800443c <RCC_SetFlashLatency>
 8004424:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	bd90      	pop	{r4, r7, pc}
 800442e:	bf00      	nop
 8004430:	080092d0 	.word	0x080092d0
 8004434:	08009270 	.word	0x08009270
 8004438:	431bde83 	.word	0x431bde83

0800443c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800443c:	b590      	push	{r4, r7, lr}
 800443e:	b093      	sub	sp, #76	@ 0x4c
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004446:	4b37      	ldr	r3, [pc, #220]	@ (8004524 <RCC_SetFlashLatency+0xe8>)
 8004448:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800444c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800444e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8004452:	4a35      	ldr	r2, [pc, #212]	@ (8004528 <RCC_SetFlashLatency+0xec>)
 8004454:	f107 031c 	add.w	r3, r7, #28
 8004458:	ca07      	ldmia	r2, {r0, r1, r2}
 800445a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800445e:	4b33      	ldr	r3, [pc, #204]	@ (800452c <RCC_SetFlashLatency+0xf0>)
 8004460:	f107 040c 	add.w	r4, r7, #12
 8004464:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004466:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800446a:	2300      	movs	r3, #0
 800446c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004474:	d11a      	bne.n	80044ac <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004476:	2300      	movs	r3, #0
 8004478:	643b      	str	r3, [r7, #64]	@ 0x40
 800447a:	e013      	b.n	80044a4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800447c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	3348      	adds	r3, #72	@ 0x48
 8004482:	443b      	add	r3, r7
 8004484:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	429a      	cmp	r2, r3
 800448c:	d807      	bhi.n	800449e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800448e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	3348      	adds	r3, #72	@ 0x48
 8004494:	443b      	add	r3, r7
 8004496:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800449a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800449c:	e020      	b.n	80044e0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800449e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044a0:	3301      	adds	r3, #1
 80044a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d9e8      	bls.n	800447c <RCC_SetFlashLatency+0x40>
 80044aa:	e019      	b.n	80044e0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80044ac:	2300      	movs	r3, #0
 80044ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044b0:	e013      	b.n	80044da <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80044b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	3348      	adds	r3, #72	@ 0x48
 80044b8:	443b      	add	r3, r7
 80044ba:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d807      	bhi.n	80044d4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80044c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	3348      	adds	r3, #72	@ 0x48
 80044ca:	443b      	add	r3, r7
 80044cc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80044d0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80044d2:	e005      	b.n	80044e0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80044d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044d6:	3301      	adds	r3, #1
 80044d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d9e8      	bls.n	80044b2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80044e0:	4b13      	ldr	r3, [pc, #76]	@ (8004530 <RCC_SetFlashLatency+0xf4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f023 0207 	bic.w	r2, r3, #7
 80044e8:	4911      	ldr	r1, [pc, #68]	@ (8004530 <RCC_SetFlashLatency+0xf4>)
 80044ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ec:	4313      	orrs	r3, r2
 80044ee:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80044f0:	f7fd fc74 	bl	8001ddc <HAL_GetTick>
 80044f4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80044f6:	e008      	b.n	800450a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80044f8:	f7fd fc70 	bl	8001ddc <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e007      	b.n	800451a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800450a:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <RCC_SetFlashLatency+0xf4>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004514:	429a      	cmp	r2, r3
 8004516:	d1ef      	bne.n	80044f8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	374c      	adds	r7, #76	@ 0x4c
 800451e:	46bd      	mov	sp, r7
 8004520:	bd90      	pop	{r4, r7, pc}
 8004522:	bf00      	nop
 8004524:	08009244 	.word	0x08009244
 8004528:	08009254 	.word	0x08009254
 800452c:	08009260 	.word	0x08009260
 8004530:	58004000 	.word	0x58004000

08004534 <LL_RCC_LSE_IsEnabled>:
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800453c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b01      	cmp	r3, #1
 8004546:	d101      	bne.n	800454c <LL_RCC_LSE_IsEnabled+0x18>
 8004548:	2301      	movs	r3, #1
 800454a:	e000      	b.n	800454e <LL_RCC_LSE_IsEnabled+0x1a>
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <LL_RCC_LSE_IsReady>:
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800455c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b02      	cmp	r3, #2
 800456a:	d101      	bne.n	8004570 <LL_RCC_LSE_IsReady+0x18>
 800456c:	2301      	movs	r3, #1
 800456e:	e000      	b.n	8004572 <LL_RCC_LSE_IsReady+0x1a>
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <LL_RCC_SetRFWKPClockSource>:
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800458c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004590:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <LL_RCC_SetSMPSClockSource>:
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80045b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	f023 0203 	bic.w	r2, r3, #3
 80045ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <LL_RCC_SetSMPSPrescaler>:
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80045d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <LL_RCC_SetUSARTClockSource>:
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004600:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004608:	f023 0203 	bic.w	r2, r3, #3
 800460c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4313      	orrs	r3, r2
 8004614:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <LL_RCC_SetLPUARTClockSource>:
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800462c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004634:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004638:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4313      	orrs	r3, r2
 8004640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <LL_RCC_SetI2CClockSource>:
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004658:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800465c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	091b      	lsrs	r3, r3, #4
 8004664:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8004668:	43db      	mvns	r3, r3
 800466a:	401a      	ands	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8004674:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004678:	4313      	orrs	r3, r2
 800467a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <LL_RCC_SetLPTIMClockSource>:
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004696:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	0c1b      	lsrs	r3, r3, #16
 800469e:	041b      	lsls	r3, r3, #16
 80046a0:	43db      	mvns	r3, r3
 80046a2:	401a      	ands	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	041b      	lsls	r3, r3, #16
 80046a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80046ac:	4313      	orrs	r3, r2
 80046ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <LL_RCC_SetSAIClockSource>:
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80046c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <LL_RCC_SetRNGClockSource>:
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80046f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046fa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80046fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr

08004716 <LL_RCC_SetCLK48ClockSource>:
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800471e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004726:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800472a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4313      	orrs	r3, r2
 8004732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <LL_RCC_SetUSBClockSource>:
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ffe3 	bl	8004716 <LL_RCC_SetCLK48ClockSource>
}
 8004750:	bf00      	nop
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <LL_RCC_SetADCClockSource>:
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004768:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800476c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4313      	orrs	r3, r2
 8004774:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <LL_RCC_SetRTCClockSource>:
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800478c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004798:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <LL_RCC_GetRTCClockSource>:
{
 80047b0:	b480      	push	{r7}
 80047b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80047b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <LL_RCC_ForceBackupDomainReset>:
{
 80047ca:	b480      	push	{r7}
 80047cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80047ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80047da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80047e2:	bf00      	nop
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <LL_RCC_ReleaseBackupDomainReset>:
{
 80047ec:	b480      	push	{r7}
 80047ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80047f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80047fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004800:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004804:	bf00      	nop
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <LL_RCC_PLLSAI1_Enable>:
{
 800480e:	b480      	push	{r7}
 8004810:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004812:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800481c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004820:	6013      	str	r3, [r2, #0]
}
 8004822:	bf00      	nop
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <LL_RCC_PLLSAI1_Disable>:
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800483a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800483e:	6013      	str	r3, [r2, #0]
}
 8004840:	bf00      	nop
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr

0800484a <LL_RCC_PLLSAI1_IsReady>:
{
 800484a:	b480      	push	{r7}
 800484c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800484e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004858:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800485c:	d101      	bne.n	8004862 <LL_RCC_PLLSAI1_IsReady+0x18>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr

0800486e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800486e:	b580      	push	{r7, lr}
 8004870:	b088      	sub	sp, #32
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004876:	2300      	movs	r3, #0
 8004878:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800487a:	2300      	movs	r3, #0
 800487c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004886:	2b00      	cmp	r3, #0
 8004888:	d034      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004892:	d021      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8004894:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004898:	d81b      	bhi.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800489a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800489e:	d01d      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80048a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048a4:	d815      	bhi.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00b      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80048aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048ae:	d110      	bne.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80048b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80048ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048be:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80048c0:	e00d      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3304      	adds	r3, #4
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 f947 	bl	8004b5a <RCCEx_PLLSAI1_ConfigNP>
 80048cc:	4603      	mov	r3, r0
 80048ce:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80048d0:	e005      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	77fb      	strb	r3, [r7, #31]
        break;
 80048d6:	e002      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80048d8:	bf00      	nop
 80048da:	e000      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80048dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048de:	7ffb      	ldrb	r3, [r7, #31]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff fee8 	bl	80046be <LL_RCC_SetSAIClockSource>
 80048ee:	e001      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048f0:	7ffb      	ldrb	r3, [r7, #31]
 80048f2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d046      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004900:	f7ff ff56 	bl	80047b0 <LL_RCC_GetRTCClockSource>
 8004904:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490a:	69ba      	ldr	r2, [r7, #24]
 800490c:	429a      	cmp	r2, r3
 800490e:	d03c      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004910:	f7fe fc68 	bl	80031e4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d105      	bne.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff ff30 	bl	8004784 <LL_RCC_SetRTCClockSource>
 8004924:	e02e      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004930:	f7ff ff4b 	bl	80047ca <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004934:	f7ff ff5a 	bl	80047ec <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	4313      	orrs	r3, r2
 8004944:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004946:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8004950:	f7ff fdf0 	bl	8004534 <LL_RCC_LSE_IsEnabled>
 8004954:	4603      	mov	r3, r0
 8004956:	2b01      	cmp	r3, #1
 8004958:	d114      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800495a:	f7fd fa3f 	bl	8001ddc <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8004960:	e00b      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004962:	f7fd fa3b 	bl	8001ddc <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004970:	4293      	cmp	r3, r2
 8004972:	d902      	bls.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	77fb      	strb	r3, [r7, #31]
              break;
 8004978:	e004      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800497a:	f7ff fded 	bl	8004558 <LL_RCC_LSE_IsReady>
 800497e:	4603      	mov	r3, r0
 8004980:	2b01      	cmp	r3, #1
 8004982:	d1ee      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8004984:	7ffb      	ldrb	r3, [r7, #31]
 8004986:	77bb      	strb	r3, [r7, #30]
 8004988:	e001      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800498a:	7ffb      	ldrb	r3, [r7, #31]
 800498c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	d004      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	4618      	mov	r0, r3
 80049a0:	f7ff fe2a 	bl	80045f8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d004      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff fe35 	bl	8004624 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0310 	and.w	r3, r3, #16
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d004      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff fe5d 	bl	800468a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d004      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff fe52 	bl	800468a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0304 	and.w	r3, r3, #4
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff fe2a 	bl	8004650 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d004      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7ff fe1f 	bl	8004650 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d022      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff fe8d 	bl	8004742 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a30:	d107      	bne.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8004a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a40:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a4a:	d10b      	bne.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3304      	adds	r3, #4
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 f8dd 	bl	8004c10 <RCCEx_PLLSAI1_ConfigNQ>
 8004a56:	4603      	mov	r3, r0
 8004a58:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004a5a:	7ffb      	ldrb	r3, [r7, #31]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8004a60:	7ffb      	ldrb	r3, [r7, #31]
 8004a62:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d02b      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a78:	d008      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a82:	d003      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d105      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7ff fe2a 	bl	80046ea <LL_RCC_SetRNGClockSource>
 8004a96:	e00a      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x240>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	f7ff fe21 	bl	80046ea <LL_RCC_SetRNGClockSource>
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f7ff fe34 	bl	8004716 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004ab6:	d107      	bne.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004ab8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ac6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d022      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f7ff fe3d 	bl	8004758 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ae6:	d107      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004af2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004af6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b00:	d10b      	bne.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3304      	adds	r3, #4
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 f8dd 	bl	8004cc6 <RCCEx_PLLSAI1_ConfigNR>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004b10:	7ffb      	ldrb	r3, [r7, #31]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8004b16:	7ffb      	ldrb	r3, [r7, #31]
 8004b18:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d004      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff fd26 	bl	800457c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d009      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7ff fd45 	bl	80045d0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7ff fd2c 	bl	80045a8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8004b50:	7fbb      	ldrb	r3, [r7, #30]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3720      	adds	r7, #32
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b62:	2300      	movs	r3, #0
 8004b64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004b66:	f7ff fe61 	bl	800482c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004b6a:	f7fd f937 	bl	8001ddc <HAL_GetTick>
 8004b6e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004b70:	e009      	b.n	8004b86 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b72:	f7fd f933 	bl	8001ddc <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d902      	bls.n	8004b86 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	73fb      	strb	r3, [r7, #15]
      break;
 8004b84:	e004      	b.n	8004b90 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004b86:	f7ff fe60 	bl	800484a <LL_RCC_PLLSAI1_IsReady>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f0      	bne.n	8004b72 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d137      	bne.n	8004c06 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004b96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	021b      	lsls	r3, r3, #8
 8004ba6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004baa:	4313      	orrs	r3, r2
 8004bac:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8004bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004bc4:	f7ff fe23 	bl	800480e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bc8:	f7fd f908 	bl	8001ddc <HAL_GetTick>
 8004bcc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004bce:	e009      	b.n	8004be4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bd0:	f7fd f904 	bl	8001ddc <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d902      	bls.n	8004be4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	73fb      	strb	r3, [r7, #15]
        break;
 8004be2:	e004      	b.n	8004bee <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004be4:	f7ff fe31 	bl	800484a <LL_RCC_PLLSAI1_IsReady>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d1f0      	bne.n	8004bd0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d108      	bne.n	8004c06 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004bf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bf8:	691a      	ldr	r2, [r3, #16]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c02:	4313      	orrs	r3, r2
 8004c04:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004c1c:	f7ff fe06 	bl	800482c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004c20:	f7fd f8dc 	bl	8001ddc <HAL_GetTick>
 8004c24:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004c26:	e009      	b.n	8004c3c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c28:	f7fd f8d8 	bl	8001ddc <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d902      	bls.n	8004c3c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	73fb      	strb	r3, [r7, #15]
      break;
 8004c3a:	e004      	b.n	8004c46 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004c3c:	f7ff fe05 	bl	800484a <LL_RCC_PLLSAI1_IsReady>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f0      	bne.n	8004c28 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d137      	bne.n	8004cbc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c60:	4313      	orrs	r3, r2
 8004c62:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8004c64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c76:	4313      	orrs	r3, r2
 8004c78:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004c7a:	f7ff fdc8 	bl	800480e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7e:	f7fd f8ad 	bl	8001ddc <HAL_GetTick>
 8004c82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004c84:	e009      	b.n	8004c9a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c86:	f7fd f8a9 	bl	8001ddc <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d902      	bls.n	8004c9a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	73fb      	strb	r3, [r7, #15]
        break;
 8004c98:	e004      	b.n	8004ca4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004c9a:	f7ff fdd6 	bl	800484a <LL_RCC_PLLSAI1_IsReady>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d1f0      	bne.n	8004c86 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d108      	bne.n	8004cbc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004caa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cae:	691a      	ldr	r2, [r3, #16]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004cd2:	f7ff fdab 	bl	800482c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004cd6:	f7fd f881 	bl	8001ddc <HAL_GetTick>
 8004cda:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004cdc:	e009      	b.n	8004cf2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cde:	f7fd f87d 	bl	8001ddc <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d902      	bls.n	8004cf2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	73fb      	strb	r3, [r7, #15]
      break;
 8004cf0:	e004      	b.n	8004cfc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004cf2:	f7ff fdaa 	bl	800484a <LL_RCC_PLLSAI1_IsReady>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1f0      	bne.n	8004cde <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d137      	bne.n	8004d72 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	021b      	lsls	r3, r3, #8
 8004d12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d16:	4313      	orrs	r3, r2
 8004d18:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8004d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004d30:	f7ff fd6d 	bl	800480e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d34:	f7fd f852 	bl	8001ddc <HAL_GetTick>
 8004d38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004d3a:	e009      	b.n	8004d50 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d3c:	f7fd f84e 	bl	8001ddc <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d902      	bls.n	8004d50 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d4e:	e004      	b.n	8004d5a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004d50:	f7ff fd7b 	bl	800484a <LL_RCC_PLLSAI1_IsReady>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d1f0      	bne.n	8004d3c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8004d5a:	7bfb      	ldrb	r3, [r7, #15]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d108      	bne.n	8004d72 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004d60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d64:	691a      	ldr	r2, [r3, #16]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e07a      	b.n	8004e84 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fc fe1a 	bl	80019dc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f003 0310 	and.w	r3, r3, #16
 8004dba:	2b10      	cmp	r3, #16
 8004dbc:	d058      	beq.n	8004e70 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	22ca      	movs	r2, #202	@ 0xca
 8004dc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2253      	movs	r2, #83	@ 0x53
 8004dcc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fa58 	bl	8005284 <RTC_EnterInitMode>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d12c      	bne.n	8004e38 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004dec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004df0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6899      	ldr	r1, [r3, #8]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	68d2      	ldr	r2, [r2, #12]
 8004e18:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6919      	ldr	r1, [r3, #16]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	041a      	lsls	r2, r3, #16
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fa60 	bl	80052f4 <RTC_ExitInitMode>
 8004e34:	4603      	mov	r3, r0
 8004e36:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d113      	bne.n	8004e66 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 0203 	bic.w	r2, r2, #3
 8004e4c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	69da      	ldr	r2, [r3, #28]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	22ff      	movs	r2, #255	@ 0xff
 8004e6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e6e:	e001      	b.n	8004e74 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004e70:	2300      	movs	r3, #0
 8004e72:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d103      	bne.n	8004e82 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8004e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e8c:	b590      	push	{r4, r7, lr}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <HAL_RTC_SetTime+0x1e>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e08b      	b.n	8004fc2 <HAL_RTC_SetTime+0x136>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2202      	movs	r2, #2
 8004eb6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d126      	bne.n	8004f0e <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d102      	bne.n	8004ed4 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fa31 	bl	8005340 <RTC_ByteToBcd2>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	785b      	ldrb	r3, [r3, #1]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fa2a 	bl	8005340 <RTC_ByteToBcd2>
 8004eec:	4603      	mov	r3, r0
 8004eee:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004ef0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	789b      	ldrb	r3, [r3, #2]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 fa22 	bl	8005340 <RTC_ByteToBcd2>
 8004efc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004efe:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	78db      	ldrb	r3, [r3, #3]
 8004f06:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	e018      	b.n	8004f40 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d102      	bne.n	8004f22 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	785b      	ldrb	r3, [r3, #1]
 8004f2c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f2e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004f34:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	78db      	ldrb	r3, [r3, #3]
 8004f3a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	22ca      	movs	r2, #202	@ 0xca
 8004f46:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2253      	movs	r2, #83	@ 0x53
 8004f4e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 f997 	bl	8005284 <RTC_EnterInitMode>
 8004f56:	4603      	mov	r3, r0
 8004f58:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004f5a:	7cfb      	ldrb	r3, [r7, #19]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d120      	bne.n	8004fa2 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004f6a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004f6e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004f7e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6899      	ldr	r1, [r3, #8]
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	430a      	orrs	r2, r1
 8004f96:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f9ab 	bl	80052f4 <RTC_ExitInitMode>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004fa2:	7cfb      	ldrb	r3, [r7, #19]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d103      	bne.n	8004fb0 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	22ff      	movs	r2, #255	@ 0xff
 8004fb6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004fc0:	7cfb      	ldrb	r3, [r7, #19]
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd90      	pop	{r4, r7, pc}

08004fca <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b086      	sub	sp, #24
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	60f8      	str	r0, [r7, #12]
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004ffc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005000:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	0c1b      	lsrs	r3, r3, #16
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800500c:	b2da      	uxtb	r2, r3
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	0a1b      	lsrs	r3, r3, #8
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800501c:	b2da      	uxtb	r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	b2db      	uxtb	r3, r3
 8005026:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800502a:	b2da      	uxtb	r2, r3
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	0d9b      	lsrs	r3, r3, #22
 8005034:	b2db      	uxtb	r3, r3
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	b2da      	uxtb	r2, r3
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d11a      	bne.n	800507c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	4618      	mov	r0, r3
 800504c:	f000 f996 	bl	800537c <RTC_Bcd2ToByte>
 8005050:	4603      	mov	r3, r0
 8005052:	461a      	mov	r2, r3
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	785b      	ldrb	r3, [r3, #1]
 800505c:	4618      	mov	r0, r3
 800505e:	f000 f98d 	bl	800537c <RTC_Bcd2ToByte>
 8005062:	4603      	mov	r3, r0
 8005064:	461a      	mov	r2, r3
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	789b      	ldrb	r3, [r3, #2]
 800506e:	4618      	mov	r0, r3
 8005070:	f000 f984 	bl	800537c <RTC_Bcd2ToByte>
 8005074:	4603      	mov	r3, r0
 8005076:	461a      	mov	r2, r3
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3718      	adds	r7, #24
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005086:	b590      	push	{r4, r7, lr}
 8005088:	b087      	sub	sp, #28
 800508a:	af00      	add	r7, sp, #0
 800508c:	60f8      	str	r0, [r7, #12]
 800508e:	60b9      	str	r1, [r7, #8]
 8005090:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005092:	2300      	movs	r3, #0
 8005094:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_RTC_SetDate+0x1e>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e075      	b.n	8005190 <HAL_RTC_SetDate+0x10a>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10e      	bne.n	80050d8 <HAL_RTC_SetDate+0x52>
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	785b      	ldrb	r3, [r3, #1]
 80050be:	f003 0310 	and.w	r3, r3, #16
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d008      	beq.n	80050d8 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	785b      	ldrb	r3, [r3, #1]
 80050ca:	f023 0310 	bic.w	r3, r3, #16
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	330a      	adds	r3, #10
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d11c      	bne.n	8005118 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	78db      	ldrb	r3, [r3, #3]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 f92c 	bl	8005340 <RTC_ByteToBcd2>
 80050e8:	4603      	mov	r3, r0
 80050ea:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	785b      	ldrb	r3, [r3, #1]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 f925 	bl	8005340 <RTC_ByteToBcd2>
 80050f6:	4603      	mov	r3, r0
 80050f8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80050fa:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	789b      	ldrb	r3, [r3, #2]
 8005100:	4618      	mov	r0, r3
 8005102:	f000 f91d 	bl	8005340 <RTC_ByteToBcd2>
 8005106:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005108:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	e00e      	b.n	8005136 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	78db      	ldrb	r3, [r3, #3]
 800511c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	785b      	ldrb	r3, [r3, #1]
 8005122:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005124:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800512a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	22ca      	movs	r2, #202	@ 0xca
 800513c:	625a      	str	r2, [r3, #36]	@ 0x24
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2253      	movs	r2, #83	@ 0x53
 8005144:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 f89c 	bl	8005284 <RTC_EnterInitMode>
 800514c:	4603      	mov	r3, r0
 800514e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005150:	7cfb      	ldrb	r3, [r7, #19]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10c      	bne.n	8005170 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005160:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005164:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 f8c4 	bl	80052f4 <RTC_ExitInitMode>
 800516c:	4603      	mov	r3, r0
 800516e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005170:	7cfb      	ldrb	r3, [r7, #19]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d103      	bne.n	800517e <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	22ff      	movs	r2, #255	@ 0xff
 8005184:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800518e:	7cfb      	ldrb	r3, [r7, #19]
}
 8005190:	4618      	mov	r0, r3
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	bd90      	pop	{r4, r7, pc}

08005198 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80051a4:	2300      	movs	r3, #0
 80051a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80051b2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80051b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	0c1b      	lsrs	r3, r3, #16
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	0a1b      	lsrs	r3, r3, #8
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	f003 031f 	and.w	r3, r3, #31
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051da:	b2da      	uxtb	r2, r3
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	0b5b      	lsrs	r3, r3, #13
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d11a      	bne.n	800522c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	78db      	ldrb	r3, [r3, #3]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 f8be 	bl	800537c <RTC_Bcd2ToByte>
 8005200:	4603      	mov	r3, r0
 8005202:	461a      	mov	r2, r3
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	785b      	ldrb	r3, [r3, #1]
 800520c:	4618      	mov	r0, r3
 800520e:	f000 f8b5 	bl	800537c <RTC_Bcd2ToByte>
 8005212:	4603      	mov	r3, r0
 8005214:	461a      	mov	r2, r3
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	789b      	ldrb	r3, [r3, #2]
 800521e:	4618      	mov	r0, r3
 8005220:	f000 f8ac 	bl	800537c <RTC_Bcd2ToByte>
 8005224:	4603      	mov	r3, r0
 8005226:	461a      	mov	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005238 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a0d      	ldr	r2, [pc, #52]	@ (8005280 <HAL_RTC_WaitForSynchro+0x48>)
 800524a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800524c:	f7fc fdc6 	bl	8001ddc <HAL_GetTick>
 8005250:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005252:	e009      	b.n	8005268 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005254:	f7fc fdc2 	bl	8001ddc <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005262:	d901      	bls.n	8005268 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e007      	b.n	8005278 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f003 0320 	and.w	r3, r3, #32
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0ee      	beq.n	8005254 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	0001ff5f 	.word	0x0001ff5f

08005284 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d123      	bne.n	80052ea <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68da      	ldr	r2, [r3, #12]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80052b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80052b2:	f7fc fd93 	bl	8001ddc <HAL_GetTick>
 80052b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80052b8:	e00d      	b.n	80052d6 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80052ba:	f7fc fd8f 	bl	8001ddc <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052c8:	d905      	bls.n	80052d6 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2204      	movs	r2, #4
 80052ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d102      	bne.n	80052ea <RTC_EnterInitMode+0x66>
 80052e4:	7bfb      	ldrb	r3, [r7, #15]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d1e7      	bne.n	80052ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800530e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 0320 	and.w	r3, r3, #32
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10b      	bne.n	8005336 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7ff ff8a 	bl	8005238 <HAL_RTC_WaitForSynchro>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d005      	beq.n	8005336 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2204      	movs	r2, #4
 800532e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005336:	7bfb      	ldrb	r3, [r7, #15]
}
 8005338:	4618      	mov	r0, r3
 800533a:	3710      	adds	r7, #16
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	4603      	mov	r3, r0
 8005348:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800534e:	e005      	b.n	800535c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	3301      	adds	r3, #1
 8005354:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005356:	79fb      	ldrb	r3, [r7, #7]
 8005358:	3b0a      	subs	r3, #10
 800535a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800535c:	79fb      	ldrb	r3, [r7, #7]
 800535e:	2b09      	cmp	r3, #9
 8005360:	d8f6      	bhi.n	8005350 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	b2db      	uxtb	r3, r3
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	b2da      	uxtb	r2, r3
 800536a:	79fb      	ldrb	r3, [r7, #7]
 800536c:	4313      	orrs	r3, r2
 800536e:	b2db      	uxtb	r3, r3
}
 8005370:	4618      	mov	r0, r3
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	4603      	mov	r3, r0
 8005384:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005386:	2300      	movs	r3, #0
 8005388:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800538a:	79fb      	ldrb	r3, [r7, #7]
 800538c:	091b      	lsrs	r3, r3, #4
 800538e:	b2db      	uxtb	r3, r3
 8005390:	461a      	mov	r2, r3
 8005392:	4613      	mov	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	4413      	add	r3, r2
 8005398:	005b      	lsls	r3, r3, #1
 800539a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	79fb      	ldrb	r3, [r7, #7]
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	4413      	add	r3, r2
 80053aa:	b2db      	uxtb	r3, r3
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <LL_RCC_GetUSARTClockSource>:
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80053c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4013      	ands	r3, r2
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <LL_RCC_GetLPUARTClockSource>:
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80053e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4013      	ands	r3, r2
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d101      	bne.n	800540a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e042      	b.n	8005490 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005410:	2b00      	cmp	r3, #0
 8005412:	d106      	bne.n	8005422 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f7fc fa69 	bl	80018f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2224      	movs	r2, #36	@ 0x24
 8005426:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0201 	bic.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 fade 	bl	8005a04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f8b3 	bl	80055b4 <UART_SetConfig>
 800544e:	4603      	mov	r3, r0
 8005450:	2b01      	cmp	r3, #1
 8005452:	d101      	bne.n	8005458 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e01b      	b.n	8005490 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005466:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005476:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0201 	orr.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fb5d 	bl	8005b48 <UART_CheckIdleState>
 800548e:	4603      	mov	r3, r0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b08a      	sub	sp, #40	@ 0x28
 800549c:	af02      	add	r7, sp, #8
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	4613      	mov	r3, r2
 80054a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	d17b      	bne.n	80055aa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d002      	beq.n	80054be <HAL_UART_Transmit+0x26>
 80054b8:	88fb      	ldrh	r3, [r7, #6]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e074      	b.n	80055ac <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2221      	movs	r2, #33	@ 0x21
 80054ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054d2:	f7fc fc83 	bl	8001ddc <HAL_GetTick>
 80054d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	88fa      	ldrh	r2, [r7, #6]
 80054dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	88fa      	ldrh	r2, [r7, #6]
 80054e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f0:	d108      	bne.n	8005504 <HAL_UART_Transmit+0x6c>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d104      	bne.n	8005504 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054fa:	2300      	movs	r3, #0
 80054fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	61bb      	str	r3, [r7, #24]
 8005502:	e003      	b.n	800550c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005508:	2300      	movs	r3, #0
 800550a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800550c:	e030      	b.n	8005570 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2200      	movs	r2, #0
 8005516:	2180      	movs	r1, #128	@ 0x80
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 fbbf 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2220      	movs	r2, #32
 8005528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e03d      	b.n	80055ac <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10b      	bne.n	800554e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	881b      	ldrh	r3, [r3, #0]
 800553a:	461a      	mov	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005544:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	3302      	adds	r3, #2
 800554a:	61bb      	str	r3, [r7, #24]
 800554c:	e007      	b.n	800555e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	781a      	ldrb	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	3301      	adds	r3, #1
 800555c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005576:	b29b      	uxth	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1c8      	bne.n	800550e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2200      	movs	r2, #0
 8005584:	2140      	movs	r1, #64	@ 0x40
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 fb88 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d005      	beq.n	800559e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2220      	movs	r2, #32
 8005596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e006      	b.n	80055ac <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80055a6:	2300      	movs	r3, #0
 80055a8:	e000      	b.n	80055ac <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80055aa:	2302      	movs	r3, #2
  }
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3720      	adds	r7, #32
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055b8:	b08c      	sub	sp, #48	@ 0x30
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055be:	2300      	movs	r3, #0
 80055c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	689a      	ldr	r2, [r3, #8]
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	431a      	orrs	r2, r3
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	431a      	orrs	r2, r3
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	69db      	ldr	r3, [r3, #28]
 80055d8:	4313      	orrs	r3, r2
 80055da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	4baf      	ldr	r3, [pc, #700]	@ (80058a0 <UART_SetConfig+0x2ec>)
 80055e4:	4013      	ands	r3, r2
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	6812      	ldr	r2, [r2, #0]
 80055ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055ec:	430b      	orrs	r3, r1
 80055ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	68da      	ldr	r2, [r3, #12]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4aa4      	ldr	r2, [pc, #656]	@ (80058a4 <UART_SetConfig+0x2f0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d004      	beq.n	8005620 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800561c:	4313      	orrs	r3, r2
 800561e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800562a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	6812      	ldr	r2, [r2, #0]
 8005632:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005634:	430b      	orrs	r3, r1
 8005636:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563e:	f023 010f 	bic.w	r1, r3, #15
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a95      	ldr	r2, [pc, #596]	@ (80058a8 <UART_SetConfig+0x2f4>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d125      	bne.n	80056a4 <UART_SetConfig+0xf0>
 8005658:	2003      	movs	r0, #3
 800565a:	f7ff fead 	bl	80053b8 <LL_RCC_GetUSARTClockSource>
 800565e:	4603      	mov	r3, r0
 8005660:	2b03      	cmp	r3, #3
 8005662:	d81b      	bhi.n	800569c <UART_SetConfig+0xe8>
 8005664:	a201      	add	r2, pc, #4	@ (adr r2, 800566c <UART_SetConfig+0xb8>)
 8005666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566a:	bf00      	nop
 800566c:	0800567d 	.word	0x0800567d
 8005670:	0800568d 	.word	0x0800568d
 8005674:	08005685 	.word	0x08005685
 8005678:	08005695 	.word	0x08005695
 800567c:	2301      	movs	r3, #1
 800567e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005682:	e042      	b.n	800570a <UART_SetConfig+0x156>
 8005684:	2302      	movs	r3, #2
 8005686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568a:	e03e      	b.n	800570a <UART_SetConfig+0x156>
 800568c:	2304      	movs	r3, #4
 800568e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005692:	e03a      	b.n	800570a <UART_SetConfig+0x156>
 8005694:	2308      	movs	r3, #8
 8005696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800569a:	e036      	b.n	800570a <UART_SetConfig+0x156>
 800569c:	2310      	movs	r3, #16
 800569e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056a2:	e032      	b.n	800570a <UART_SetConfig+0x156>
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a7e      	ldr	r2, [pc, #504]	@ (80058a4 <UART_SetConfig+0x2f0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d12a      	bne.n	8005704 <UART_SetConfig+0x150>
 80056ae:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80056b2:	f7ff fe91 	bl	80053d8 <LL_RCC_GetLPUARTClockSource>
 80056b6:	4603      	mov	r3, r0
 80056b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056bc:	d01a      	beq.n	80056f4 <UART_SetConfig+0x140>
 80056be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056c2:	d81b      	bhi.n	80056fc <UART_SetConfig+0x148>
 80056c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056c8:	d00c      	beq.n	80056e4 <UART_SetConfig+0x130>
 80056ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056ce:	d815      	bhi.n	80056fc <UART_SetConfig+0x148>
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d003      	beq.n	80056dc <UART_SetConfig+0x128>
 80056d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056d8:	d008      	beq.n	80056ec <UART_SetConfig+0x138>
 80056da:	e00f      	b.n	80056fc <UART_SetConfig+0x148>
 80056dc:	2300      	movs	r3, #0
 80056de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056e2:	e012      	b.n	800570a <UART_SetConfig+0x156>
 80056e4:	2302      	movs	r3, #2
 80056e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ea:	e00e      	b.n	800570a <UART_SetConfig+0x156>
 80056ec:	2304      	movs	r3, #4
 80056ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056f2:	e00a      	b.n	800570a <UART_SetConfig+0x156>
 80056f4:	2308      	movs	r3, #8
 80056f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056fa:	e006      	b.n	800570a <UART_SetConfig+0x156>
 80056fc:	2310      	movs	r3, #16
 80056fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005702:	e002      	b.n	800570a <UART_SetConfig+0x156>
 8005704:	2310      	movs	r3, #16
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a65      	ldr	r2, [pc, #404]	@ (80058a4 <UART_SetConfig+0x2f0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	f040 8097 	bne.w	8005844 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005716:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800571a:	2b08      	cmp	r3, #8
 800571c:	d823      	bhi.n	8005766 <UART_SetConfig+0x1b2>
 800571e:	a201      	add	r2, pc, #4	@ (adr r2, 8005724 <UART_SetConfig+0x170>)
 8005720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005724:	08005749 	.word	0x08005749
 8005728:	08005767 	.word	0x08005767
 800572c:	08005751 	.word	0x08005751
 8005730:	08005767 	.word	0x08005767
 8005734:	08005757 	.word	0x08005757
 8005738:	08005767 	.word	0x08005767
 800573c:	08005767 	.word	0x08005767
 8005740:	08005767 	.word	0x08005767
 8005744:	0800575f 	.word	0x0800575f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005748:	f7fe fe14 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 800574c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800574e:	e010      	b.n	8005772 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005750:	4b56      	ldr	r3, [pc, #344]	@ (80058ac <UART_SetConfig+0x2f8>)
 8005752:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005754:	e00d      	b.n	8005772 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005756:	f7fe fd8d 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 800575a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800575c:	e009      	b.n	8005772 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800575e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005762:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005764:	e005      	b.n	8005772 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8005766:	2300      	movs	r3, #0
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005770:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 812b 	beq.w	80059d0 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577e:	4a4c      	ldr	r2, [pc, #304]	@ (80058b0 <UART_SetConfig+0x2fc>)
 8005780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005784:	461a      	mov	r2, r3
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	fbb3 f3f2 	udiv	r3, r3, r2
 800578c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	4413      	add	r3, r2
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	429a      	cmp	r2, r3
 800579c:	d305      	bcc.n	80057aa <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d903      	bls.n	80057b2 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80057b0:	e10e      	b.n	80059d0 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	2200      	movs	r2, #0
 80057b6:	60bb      	str	r3, [r7, #8]
 80057b8:	60fa      	str	r2, [r7, #12]
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057be:	4a3c      	ldr	r2, [pc, #240]	@ (80058b0 <UART_SetConfig+0x2fc>)
 80057c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	2200      	movs	r2, #0
 80057c8:	603b      	str	r3, [r7, #0]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057d4:	f7fb f9c0 	bl	8000b58 <__aeabi_uldivmod>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4610      	mov	r0, r2
 80057de:	4619      	mov	r1, r3
 80057e0:	f04f 0200 	mov.w	r2, #0
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	020b      	lsls	r3, r1, #8
 80057ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057ee:	0202      	lsls	r2, r0, #8
 80057f0:	6979      	ldr	r1, [r7, #20]
 80057f2:	6849      	ldr	r1, [r1, #4]
 80057f4:	0849      	lsrs	r1, r1, #1
 80057f6:	2000      	movs	r0, #0
 80057f8:	460c      	mov	r4, r1
 80057fa:	4605      	mov	r5, r0
 80057fc:	eb12 0804 	adds.w	r8, r2, r4
 8005800:	eb43 0905 	adc.w	r9, r3, r5
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	469a      	mov	sl, r3
 800580c:	4693      	mov	fp, r2
 800580e:	4652      	mov	r2, sl
 8005810:	465b      	mov	r3, fp
 8005812:	4640      	mov	r0, r8
 8005814:	4649      	mov	r1, r9
 8005816:	f7fb f99f 	bl	8000b58 <__aeabi_uldivmod>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4613      	mov	r3, r2
 8005820:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005828:	d308      	bcc.n	800583c <UART_SetConfig+0x288>
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005830:	d204      	bcs.n	800583c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6a3a      	ldr	r2, [r7, #32]
 8005838:	60da      	str	r2, [r3, #12]
 800583a:	e0c9      	b.n	80059d0 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005842:	e0c5      	b.n	80059d0 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800584c:	d16d      	bne.n	800592a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800584e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005852:	3b01      	subs	r3, #1
 8005854:	2b07      	cmp	r3, #7
 8005856:	d82d      	bhi.n	80058b4 <UART_SetConfig+0x300>
 8005858:	a201      	add	r2, pc, #4	@ (adr r2, 8005860 <UART_SetConfig+0x2ac>)
 800585a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585e:	bf00      	nop
 8005860:	08005881 	.word	0x08005881
 8005864:	08005889 	.word	0x08005889
 8005868:	080058b5 	.word	0x080058b5
 800586c:	0800588f 	.word	0x0800588f
 8005870:	080058b5 	.word	0x080058b5
 8005874:	080058b5 	.word	0x080058b5
 8005878:	080058b5 	.word	0x080058b5
 800587c:	08005897 	.word	0x08005897
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005880:	f7fe fd8e 	bl	80043a0 <HAL_RCC_GetPCLK2Freq>
 8005884:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005886:	e01b      	b.n	80058c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005888:	4b08      	ldr	r3, [pc, #32]	@ (80058ac <UART_SetConfig+0x2f8>)
 800588a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800588c:	e018      	b.n	80058c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800588e:	f7fe fcf1 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 8005892:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005894:	e014      	b.n	80058c0 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800589c:	e010      	b.n	80058c0 <UART_SetConfig+0x30c>
 800589e:	bf00      	nop
 80058a0:	cfff69f3 	.word	0xcfff69f3
 80058a4:	40008000 	.word	0x40008000
 80058a8:	40013800 	.word	0x40013800
 80058ac:	00f42400 	.word	0x00f42400
 80058b0:	08009310 	.word	0x08009310
      default:
        pclk = 0U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80058be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f000 8084 	beq.w	80059d0 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058cc:	4a4b      	ldr	r2, [pc, #300]	@ (80059fc <UART_SetConfig+0x448>)
 80058ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058d2:	461a      	mov	r2, r3
 80058d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80058da:	005a      	lsls	r2, r3, #1
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	085b      	lsrs	r3, r3, #1
 80058e2:	441a      	add	r2, r3
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ec:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	2b0f      	cmp	r3, #15
 80058f2:	d916      	bls.n	8005922 <UART_SetConfig+0x36e>
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058fa:	d212      	bcs.n	8005922 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	b29b      	uxth	r3, r3
 8005900:	f023 030f 	bic.w	r3, r3, #15
 8005904:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	085b      	lsrs	r3, r3, #1
 800590a:	b29b      	uxth	r3, r3
 800590c:	f003 0307 	and.w	r3, r3, #7
 8005910:	b29a      	uxth	r2, r3
 8005912:	8bfb      	ldrh	r3, [r7, #30]
 8005914:	4313      	orrs	r3, r2
 8005916:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	8bfa      	ldrh	r2, [r7, #30]
 800591e:	60da      	str	r2, [r3, #12]
 8005920:	e056      	b.n	80059d0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005928:	e052      	b.n	80059d0 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800592a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800592e:	3b01      	subs	r3, #1
 8005930:	2b07      	cmp	r3, #7
 8005932:	d822      	bhi.n	800597a <UART_SetConfig+0x3c6>
 8005934:	a201      	add	r2, pc, #4	@ (adr r2, 800593c <UART_SetConfig+0x388>)
 8005936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593a:	bf00      	nop
 800593c:	0800595d 	.word	0x0800595d
 8005940:	08005965 	.word	0x08005965
 8005944:	0800597b 	.word	0x0800597b
 8005948:	0800596b 	.word	0x0800596b
 800594c:	0800597b 	.word	0x0800597b
 8005950:	0800597b 	.word	0x0800597b
 8005954:	0800597b 	.word	0x0800597b
 8005958:	08005973 	.word	0x08005973
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800595c:	f7fe fd20 	bl	80043a0 <HAL_RCC_GetPCLK2Freq>
 8005960:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005962:	e010      	b.n	8005986 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005964:	4b26      	ldr	r3, [pc, #152]	@ (8005a00 <UART_SetConfig+0x44c>)
 8005966:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005968:	e00d      	b.n	8005986 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800596a:	f7fe fc83 	bl	8004274 <HAL_RCC_GetSysClockFreq>
 800596e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005970:	e009      	b.n	8005986 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005976:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005978:	e005      	b.n	8005986 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800597a:	2300      	movs	r3, #0
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005984:	bf00      	nop
    }

    if (pclk != 0U)
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	2b00      	cmp	r3, #0
 800598a:	d021      	beq.n	80059d0 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005990:	4a1a      	ldr	r2, [pc, #104]	@ (80059fc <UART_SetConfig+0x448>)
 8005992:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005996:	461a      	mov	r2, r3
 8005998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599a:	fbb3 f2f2 	udiv	r2, r3, r2
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	085b      	lsrs	r3, r3, #1
 80059a4:	441a      	add	r2, r3
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	2b0f      	cmp	r3, #15
 80059b4:	d909      	bls.n	80059ca <UART_SetConfig+0x416>
 80059b6:	6a3b      	ldr	r3, [r7, #32]
 80059b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059bc:	d205      	bcs.n	80059ca <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059be:	6a3b      	ldr	r3, [r7, #32]
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	60da      	str	r2, [r3, #12]
 80059c8:	e002      	b.n	80059d0 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2201      	movs	r2, #1
 80059dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2200      	movs	r2, #0
 80059e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2200      	movs	r2, #0
 80059ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80059ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3730      	adds	r7, #48	@ 0x30
 80059f4:	46bd      	mov	sp, r7
 80059f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059fa:	bf00      	nop
 80059fc:	08009310 	.word	0x08009310
 8005a00:	00f42400 	.word	0x00f42400

08005a04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a10:	f003 0308 	and.w	r3, r3, #8
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00a      	beq.n	8005a72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a76:	f003 0304 	and.w	r3, r3, #4
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aba:	f003 0320 	and.w	r3, r3, #32
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d01a      	beq.n	8005b1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b02:	d10a      	bne.n	8005b1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00a      	beq.n	8005b3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b098      	sub	sp, #96	@ 0x60
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b58:	f7fc f940 	bl	8001ddc <HAL_GetTick>
 8005b5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0308 	and.w	r3, r3, #8
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d12f      	bne.n	8005bcc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b74:	2200      	movs	r2, #0
 8005b76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f88e 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d022      	beq.n	8005bcc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ba4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ba6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005baa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bac:	e841 2300 	strex	r3, r2, [r1]
 8005bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1e6      	bne.n	8005b86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e063      	b.n	8005c94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0304 	and.w	r3, r3, #4
 8005bd6:	2b04      	cmp	r3, #4
 8005bd8:	d149      	bne.n	8005c6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bda:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005be2:	2200      	movs	r2, #0
 8005be4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f857 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d03c      	beq.n	8005c6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	e853 3f00 	ldrex	r3, [r3]
 8005c00:	623b      	str	r3, [r7, #32]
   return(result);
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	461a      	mov	r2, r3
 8005c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c12:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c1a:	e841 2300 	strex	r3, r2, [r1]
 8005c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1e6      	bne.n	8005bf4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	3308      	adds	r3, #8
 8005c2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	e853 3f00 	ldrex	r3, [r3]
 8005c34:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f023 0301 	bic.w	r3, r3, #1
 8005c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3308      	adds	r3, #8
 8005c44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c46:	61fa      	str	r2, [r7, #28]
 8005c48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4a:	69b9      	ldr	r1, [r7, #24]
 8005c4c:	69fa      	ldr	r2, [r7, #28]
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	617b      	str	r3, [r7, #20]
   return(result);
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1e5      	bne.n	8005c26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e012      	b.n	8005c94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3758      	adds	r7, #88	@ 0x58
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	603b      	str	r3, [r7, #0]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cac:	e04f      	b.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb4:	d04b      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cb6:	f7fc f891 	bl	8001ddc <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	69ba      	ldr	r2, [r7, #24]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d302      	bcc.n	8005ccc <UART_WaitOnFlagUntilTimeout+0x30>
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e04e      	b.n	8005d6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0304 	and.w	r3, r3, #4
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d037      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b80      	cmp	r3, #128	@ 0x80
 8005ce2:	d034      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	2b40      	cmp	r3, #64	@ 0x40
 8005ce8:	d031      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d110      	bne.n	8005d1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2208      	movs	r2, #8
 8005cfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f838 	bl	8005d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2208      	movs	r2, #8
 8005d0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e029      	b.n	8005d6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d28:	d111      	bne.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f000 f81e 	bl	8005d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e00f      	b.n	8005d6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	69da      	ldr	r2, [r3, #28]
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	4013      	ands	r3, r2
 8005d58:	68ba      	ldr	r2, [r7, #8]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	bf0c      	ite	eq
 8005d5e:	2301      	moveq	r3, #1
 8005d60:	2300      	movne	r3, #0
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	461a      	mov	r2, r3
 8005d66:	79fb      	ldrb	r3, [r7, #7]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d0a0      	beq.n	8005cae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}

08005d76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b095      	sub	sp, #84	@ 0x54
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	461a      	mov	r2, r3
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005da2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e6      	bne.n	8005d7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	e853 3f00 	ldrex	r3, [r3]
 8005dbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dc6:	f023 0301 	bic.w	r3, r3, #1
 8005dca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	3308      	adds	r3, #8
 8005dd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ddc:	e841 2300 	strex	r3, r2, [r1]
 8005de0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1e3      	bne.n	8005db0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d118      	bne.n	8005e22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f023 0310 	bic.w	r3, r3, #16
 8005e04:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e0e:	61bb      	str	r3, [r7, #24]
 8005e10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	6979      	ldr	r1, [r7, #20]
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	e841 2300 	strex	r3, r2, [r1]
 8005e1a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1e6      	bne.n	8005df0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2220      	movs	r2, #32
 8005e26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005e36:	bf00      	nop
 8005e38:	3754      	adds	r7, #84	@ 0x54
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr

08005e42 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b085      	sub	sp, #20
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d101      	bne.n	8005e58 <HAL_UARTEx_DisableFifoMode+0x16>
 8005e54:	2302      	movs	r3, #2
 8005e56:	e027      	b.n	8005ea8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2224      	movs	r2, #36	@ 0x24
 8005e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f022 0201 	bic.w	r2, r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005e86:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3714      	adds	r7, #20
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d101      	bne.n	8005ecc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ec8:	2302      	movs	r3, #2
 8005eca:	e02d      	b.n	8005f28 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2224      	movs	r2, #36	@ 0x24
 8005ed8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0201 	bic.w	r2, r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	430a      	orrs	r2, r1
 8005f06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f84f 	bl	8005fac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d101      	bne.n	8005f48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f44:	2302      	movs	r3, #2
 8005f46:	e02d      	b.n	8005fa4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2224      	movs	r2, #36	@ 0x24
 8005f54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 0201 	bic.w	r2, r2, #1
 8005f6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	430a      	orrs	r2, r1
 8005f82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 f811 	bl	8005fac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d108      	bne.n	8005fce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005fcc:	e031      	b.n	8006032 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005fce:	2308      	movs	r3, #8
 8005fd0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	0e5b      	lsrs	r3, r3, #25
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	0f5b      	lsrs	r3, r3, #29
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	f003 0307 	and.w	r3, r3, #7
 8005ff4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ff6:	7bbb      	ldrb	r3, [r7, #14]
 8005ff8:	7b3a      	ldrb	r2, [r7, #12]
 8005ffa:	4911      	ldr	r1, [pc, #68]	@ (8006040 <UARTEx_SetNbDataToProcess+0x94>)
 8005ffc:	5c8a      	ldrb	r2, [r1, r2]
 8005ffe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006002:	7b3a      	ldrb	r2, [r7, #12]
 8006004:	490f      	ldr	r1, [pc, #60]	@ (8006044 <UARTEx_SetNbDataToProcess+0x98>)
 8006006:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006008:	fb93 f3f2 	sdiv	r3, r3, r2
 800600c:	b29a      	uxth	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006014:	7bfb      	ldrb	r3, [r7, #15]
 8006016:	7b7a      	ldrb	r2, [r7, #13]
 8006018:	4909      	ldr	r1, [pc, #36]	@ (8006040 <UARTEx_SetNbDataToProcess+0x94>)
 800601a:	5c8a      	ldrb	r2, [r1, r2]
 800601c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006020:	7b7a      	ldrb	r2, [r7, #13]
 8006022:	4908      	ldr	r1, [pc, #32]	@ (8006044 <UARTEx_SetNbDataToProcess+0x98>)
 8006024:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006026:	fb93 f3f2 	sdiv	r3, r3, r2
 800602a:	b29a      	uxth	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006032:	bf00      	nop
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	08009328 	.word	0x08009328
 8006044:	08009330 	.word	0x08009330

08006048 <writeRegister>:
 *      Author: pzaragoza
 */

#include "INA3221.h"

static HAL_StatusTypeDef writeRegister(INA3221_t *dev, uint8_t reg, uint16_t value) {
 8006048:	b580      	push	{r7, lr}
 800604a:	b088      	sub	sp, #32
 800604c:	af04      	add	r7, sp, #16
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	70fb      	strb	r3, [r7, #3]
 8006054:	4613      	mov	r3, r2
 8006056:	803b      	strh	r3, [r7, #0]
    uint8_t data[2];
    data[0] = (value >> 8) & 0xFF;
 8006058:	883b      	ldrh	r3, [r7, #0]
 800605a:	0a1b      	lsrs	r3, r3, #8
 800605c:	b29b      	uxth	r3, r3
 800605e:	b2db      	uxtb	r3, r3
 8006060:	733b      	strb	r3, [r7, #12]
    data[1] = value & 0xFF;
 8006062:	883b      	ldrh	r3, [r7, #0]
 8006064:	b2db      	uxtb	r3, r3
 8006066:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Mem_Write(dev->hi2c,
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6818      	ldr	r0, [r3, #0]
 800606c:	78fb      	ldrb	r3, [r7, #3]
 800606e:	b29a      	uxth	r2, r3
 8006070:	f04f 33ff 	mov.w	r3, #4294967295
 8006074:	9302      	str	r3, [sp, #8]
 8006076:	2302      	movs	r3, #2
 8006078:	9301      	str	r3, [sp, #4]
 800607a:	f107 030c 	add.w	r3, r7, #12
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	2301      	movs	r3, #1
 8006082:	2180      	movs	r1, #128	@ 0x80
 8006084:	f7fc fa20 	bl	80024c8 <HAL_I2C_Mem_Write>
 8006088:	4603      	mov	r3, r0
                             reg,
                             I2C_MEMADD_SIZE_8BIT,
                             data,
                             2,
                             HAL_MAX_DELAY);
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <readRegister>:

static HAL_StatusTypeDef readRegister(INA3221_t *dev, uint8_t reg, uint8_t *value) {
 8006092:	b580      	push	{r7, lr}
 8006094:	b088      	sub	sp, #32
 8006096:	af04      	add	r7, sp, #16
 8006098:	60f8      	str	r0, [r7, #12]
 800609a:	460b      	mov	r3, r1
 800609c:	607a      	str	r2, [r7, #4]
 800609e:	72fb      	strb	r3, [r7, #11]
    return HAL_I2C_Mem_Read(dev->hi2c,
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6818      	ldr	r0, [r3, #0]
 80060a4:	7afb      	ldrb	r3, [r7, #11]
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	f04f 33ff 	mov.w	r3, #4294967295
 80060ac:	9302      	str	r3, [sp, #8]
 80060ae:	2302      	movs	r3, #2
 80060b0:	9301      	str	r3, [sp, #4]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	9300      	str	r3, [sp, #0]
 80060b6:	2301      	movs	r3, #1
 80060b8:	2180      	movs	r1, #128	@ 0x80
 80060ba:	f7fc fb19 	bl	80026f0 <HAL_I2C_Mem_Read>
 80060be:	4603      	mov	r3, r0
                            reg,
                            I2C_MEMADD_SIZE_8BIT,
                            value,
                            2,
                            HAL_MAX_DELAY);
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <INA3221_Init>:

HAL_StatusTypeDef INA3221_Init(INA3221_t *dev) {
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
	uint16_t config = (1<<14) | (1<<13) | (1<<12) | (dev->averagingMode << 9) | (dev->convTimeBus << 6) | (dev->convTimeShunt << 3) | (dev->operatingMode);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	7c1b      	ldrb	r3, [r3, #16]
 80060d4:	b21b      	sxth	r3, r3
 80060d6:	025b      	lsls	r3, r3, #9
 80060d8:	b21b      	sxth	r3, r3
 80060da:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80060de:	b21a      	sxth	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	7c9b      	ldrb	r3, [r3, #18]
 80060e4:	b21b      	sxth	r3, r3
 80060e6:	019b      	lsls	r3, r3, #6
 80060e8:	b21b      	sxth	r3, r3
 80060ea:	4313      	orrs	r3, r2
 80060ec:	b21a      	sxth	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	7c5b      	ldrb	r3, [r3, #17]
 80060f2:	b21b      	sxth	r3, r3
 80060f4:	00db      	lsls	r3, r3, #3
 80060f6:	b21b      	sxth	r3, r3
 80060f8:	4313      	orrs	r3, r2
 80060fa:	b21a      	sxth	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	7cdb      	ldrb	r3, [r3, #19]
 8006100:	b21b      	sxth	r3, r3
 8006102:	4313      	orrs	r3, r2
 8006104:	b21b      	sxth	r3, r3
 8006106:	81fb      	strh	r3, [r7, #14]

    return writeRegister(dev, INA3221_REG_CONFIG, config);
 8006108:	89fb      	ldrh	r3, [r7, #14]
 800610a:	461a      	mov	r2, r3
 800610c:	2100      	movs	r1, #0
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7ff ff9a 	bl	8006048 <writeRegister>
 8006114:	4603      	mov	r3, r0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
	...

08006120 <INA3221_ReadVoltage>:

HAL_StatusTypeDef INA3221_ReadVoltage(INA3221_t *dev, uint8_t channel, float *busVoltage, float *shuntVoltage) {
 8006120:	b580      	push	{r7, lr}
 8006122:	b088      	sub	sp, #32
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	607a      	str	r2, [r7, #4]
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	460b      	mov	r3, r1
 800612e:	72fb      	strb	r3, [r7, #11]
    if (channel < 1 || channel > 3) return HAL_ERROR;
 8006130:	7afb      	ldrb	r3, [r7, #11]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <INA3221_ReadVoltage+0x1c>
 8006136:	7afb      	ldrb	r3, [r7, #11]
 8006138:	2b03      	cmp	r3, #3
 800613a:	d901      	bls.n	8006140 <INA3221_ReadVoltage+0x20>
 800613c:	2301      	movs	r3, #1
 800613e:	e051      	b.n	80061e4 <INA3221_ReadVoltage+0xc4>
    uint8_t buf1[2], buf2[2];
    HAL_StatusTypeDef status;

    uint16_t rawShunt, rawBus;

    status = readRegister(dev, INA3221_REG_SHUNT_VOLTAGE_1 + (channel - 1) * 2, buf1);
 8006140:	7afb      	ldrb	r3, [r7, #11]
 8006142:	005b      	lsls	r3, r3, #1
 8006144:	b2db      	uxtb	r3, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	b2db      	uxtb	r3, r3
 800614a:	f107 0218 	add.w	r2, r7, #24
 800614e:	4619      	mov	r1, r3
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f7ff ff9e 	bl	8006092 <readRegister>
 8006156:	4603      	mov	r3, r0
 8006158:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 800615a:	7ffb      	ldrb	r3, [r7, #31]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d001      	beq.n	8006164 <INA3221_ReadVoltage+0x44>
 8006160:	7ffb      	ldrb	r3, [r7, #31]
 8006162:	e03f      	b.n	80061e4 <INA3221_ReadVoltage+0xc4>

	status = readRegister(dev, INA3221_REG_BUS_VOLTAGE_1 + (channel - 1) * 2, buf2);
 8006164:	7afb      	ldrb	r3, [r7, #11]
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	b2db      	uxtb	r3, r3
 800616a:	f107 0214 	add.w	r2, r7, #20
 800616e:	4619      	mov	r1, r3
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f7ff ff8e 	bl	8006092 <readRegister>
 8006176:	4603      	mov	r3, r0
 8006178:	77fb      	strb	r3, [r7, #31]
	if (status != HAL_OK) return status;
 800617a:	7ffb      	ldrb	r3, [r7, #31]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <INA3221_ReadVoltage+0x64>
 8006180:	7ffb      	ldrb	r3, [r7, #31]
 8006182:	e02f      	b.n	80061e4 <INA3221_ReadVoltage+0xc4>

    rawShunt = ((uint16_t)buf1[0] << 8) | buf1[1];
 8006184:	7e3b      	ldrb	r3, [r7, #24]
 8006186:	b21b      	sxth	r3, r3
 8006188:	021b      	lsls	r3, r3, #8
 800618a:	b21a      	sxth	r2, r3
 800618c:	7e7b      	ldrb	r3, [r7, #25]
 800618e:	b21b      	sxth	r3, r3
 8006190:	4313      	orrs	r3, r2
 8006192:	b21b      	sxth	r3, r3
 8006194:	83bb      	strh	r3, [r7, #28]
    rawBus = ((uint16_t)buf2[0] << 8) | buf2[1];
 8006196:	7d3b      	ldrb	r3, [r7, #20]
 8006198:	b21b      	sxth	r3, r3
 800619a:	021b      	lsls	r3, r3, #8
 800619c:	b21a      	sxth	r2, r3
 800619e:	7d7b      	ldrb	r3, [r7, #21]
 80061a0:	b21b      	sxth	r3, r3
 80061a2:	4313      	orrs	r3, r2
 80061a4:	b21b      	sxth	r3, r3
 80061a6:	837b      	strh	r3, [r7, #26]

    *shuntVoltage = ((float)((int16_t)rawShunt >> 3)) * INA3221_SHUNT_VOLTAGE_LSB;
 80061a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80061ac:	10db      	asrs	r3, r3, #3
 80061ae:	b21b      	sxth	r3, r3
 80061b0:	ee07 3a90 	vmov	s15, r3
 80061b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061b8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80061ec <INA3221_ReadVoltage+0xcc>
 80061bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	edc3 7a00 	vstr	s15, [r3]
    *busVoltage   = ((float)(rawBus   >> 3)) * INA3221_BUS_VOLTAGE_LSB;
 80061c6:	8b7b      	ldrh	r3, [r7, #26]
 80061c8:	08db      	lsrs	r3, r3, #3
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	ee07 3a90 	vmov	s15, r3
 80061d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061d4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80061f0 <INA3221_ReadVoltage+0xd0>
 80061d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3720      	adds	r7, #32
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	3827c5ac 	.word	0x3827c5ac
 80061f0:	3c03126f 	.word	0x3c03126f

080061f4 <INA3221_CalculateCurrent_mA>:

float INA3221_CalculateCurrent_mA(INA3221_t *dev, uint8_t channel, float shuntVoltage) {
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	460b      	mov	r3, r1
 80061fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8006202:	72fb      	strb	r3, [r7, #11]
    return (shuntVoltage / dev->shuntResistance[channel - 1]) * 1000.0f;
 8006204:	7afb      	ldrb	r3, [r7, #11]
 8006206:	3b01      	subs	r3, #1
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	3304      	adds	r3, #4
 8006210:	ed93 7a00 	vldr	s14, [r3]
 8006214:	edd7 6a01 	vldr	s13, [r7, #4]
 8006218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800621c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8006234 <INA3221_CalculateCurrent_mA+0x40>
 8006220:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006224:	eeb0 0a67 	vmov.f32	s0, s15
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr
 8006232:	bf00      	nop
 8006234:	447a0000 	.word	0x447a0000

08006238 <INA3221_CalculatePower_mW>:


float INA3221_CalculatePower_mW(float busVoltage, float shuntCurrent_mA) {
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006242:	edc7 0a00 	vstr	s1, [r7]
	return busVoltage * shuntCurrent_mA;
 8006246:	ed97 7a01 	vldr	s14, [r7, #4]
 800624a:	edd7 7a00 	vldr	s15, [r7]
 800624e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8006252:	eeb0 0a67 	vmov.f32	s0, s15
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <writeRegister>:

#include "tsl2591.h"

#include <math.h>

static HAL_StatusTypeDef writeRegister(TSL2591_t *dev, uint8_t reg, uint8_t value) {
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af04      	add	r7, sp, #16
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	70fb      	strb	r3, [r7, #3]
 800626c:	4613      	mov	r3, r2
 800626e:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(dev->hi2c,
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	78fb      	ldrb	r3, [r7, #3]
 8006276:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800627a:	b2db      	uxtb	r3, r3
 800627c:	461a      	mov	r2, r3
 800627e:	f04f 33ff 	mov.w	r3, #4294967295
 8006282:	9302      	str	r3, [sp, #8]
 8006284:	2301      	movs	r3, #1
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	1cbb      	adds	r3, r7, #2
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	2301      	movs	r3, #1
 800628e:	2152      	movs	r1, #82	@ 0x52
 8006290:	f7fc f91a 	bl	80024c8 <HAL_I2C_Mem_Write>
 8006294:	4603      	mov	r3, r0
                             TSL2591_CMD_BIT | reg,
                             I2C_MEMADD_SIZE_8BIT,
                             &value,
                             1,
                             HAL_MAX_DELAY);
}
 8006296:	4618      	mov	r0, r3
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <readRegister>:

static HAL_StatusTypeDef readRegister(TSL2591_t *dev, uint8_t reg, uint8_t *data, uint8_t len) {
 800629e:	b580      	push	{r7, lr}
 80062a0:	b088      	sub	sp, #32
 80062a2:	af04      	add	r7, sp, #16
 80062a4:	60f8      	str	r0, [r7, #12]
 80062a6:	607a      	str	r2, [r7, #4]
 80062a8:	461a      	mov	r2, r3
 80062aa:	460b      	mov	r3, r1
 80062ac:	72fb      	strb	r3, [r7, #11]
 80062ae:	4613      	mov	r3, r2
 80062b0:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(dev->hi2c,
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6818      	ldr	r0, [r3, #0]
 80062b6:	7afb      	ldrb	r3, [r7, #11]
 80062b8:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	4619      	mov	r1, r3
 80062c0:	7abb      	ldrb	r3, [r7, #10]
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	f04f 32ff 	mov.w	r2, #4294967295
 80062c8:	9202      	str	r2, [sp, #8]
 80062ca:	9301      	str	r3, [sp, #4]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	2301      	movs	r3, #1
 80062d2:	460a      	mov	r2, r1
 80062d4:	2152      	movs	r1, #82	@ 0x52
 80062d6:	f7fc fa0b 	bl	80026f0 <HAL_I2C_Mem_Read>
 80062da:	4603      	mov	r3, r0
                            TSL2591_CMD_BIT | reg,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            HAL_MAX_DELAY);
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <TSL2591_Init>:

HAL_StatusTypeDef TSL2591_Init(TSL2591_t *dev) {
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    // Encender el sensor
    TSL2591_Enable(dev);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 f819 	bl	8006324 <TSL2591_Enable>
    HAL_Delay(10);
 80062f2:	200a      	movs	r0, #10
 80062f4:	f7fb fd8a 	bl	8001e0c <HAL_Delay>

    // Configurar ganancia e integracin
    uint8_t ctrl = dev->integrationTime | dev->gain;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	795a      	ldrb	r2, [r3, #5]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	791b      	ldrb	r3, [r3, #4]
 8006300:	4313      	orrs	r3, r2
 8006302:	73fb      	strb	r3, [r7, #15]
    ret = writeRegister(dev, TSL2591_CONTROL, ctrl);
 8006304:	7bfb      	ldrb	r3, [r7, #15]
 8006306:	461a      	mov	r2, r3
 8006308:	2101      	movs	r1, #1
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f7ff ffa8 	bl	8006260 <writeRegister>
 8006310:	4603      	mov	r3, r0
 8006312:	73bb      	strb	r3, [r7, #14]
    HAL_Delay(100);
 8006314:	2064      	movs	r0, #100	@ 0x64
 8006316:	f7fb fd79 	bl	8001e0c <HAL_Delay>

    return ret;
 800631a:	7bbb      	ldrb	r3, [r7, #14]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <TSL2591_Enable>:

void TSL2591_Enable(TSL2591_t *dev) {
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
    uint8_t val = TSL2591_ENABLE_PON | TSL2591_ENABLE_AEN;
 800632c:	2303      	movs	r3, #3
 800632e:	73fb      	strb	r3, [r7, #15]
    writeRegister(dev, TSL2591_ENABLE, val);
 8006330:	7bfb      	ldrb	r3, [r7, #15]
 8006332:	461a      	mov	r2, r3
 8006334:	2100      	movs	r1, #0
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7ff ff92 	bl	8006260 <writeRegister>
}
 800633c:	bf00      	nop
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <TSL2591_ReadChannels>:
void TSL2591_Disable(TSL2591_t *dev) {
    uint8_t val = 0x00;
    writeRegister(dev, TSL2591_ENABLE, val);
}

HAL_StatusTypeDef TSL2591_ReadChannels(TSL2591_t *dev, uint16_t *ch0, uint16_t *ch1) {
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
    uint8_t buf[4];
    HAL_StatusTypeDef ret;

    ret = readRegister(dev, TSL2591_CHAN0_LOW, buf, 4);
 8006350:	f107 0210 	add.w	r2, r7, #16
 8006354:	2304      	movs	r3, #4
 8006356:	2114      	movs	r1, #20
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f7ff ffa0 	bl	800629e <readRegister>
 800635e:	4603      	mov	r3, r0
 8006360:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 8006362:	7dfb      	ldrb	r3, [r7, #23]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <TSL2591_ReadChannels+0x28>
 8006368:	7dfb      	ldrb	r3, [r7, #23]
 800636a:	e016      	b.n	800639a <TSL2591_ReadChannels+0x56>

    *ch0 = (buf[1] << 8) | buf[0]; // FULL spectrum (CH0)
 800636c:	7c7b      	ldrb	r3, [r7, #17]
 800636e:	b21b      	sxth	r3, r3
 8006370:	021b      	lsls	r3, r3, #8
 8006372:	b21a      	sxth	r2, r3
 8006374:	7c3b      	ldrb	r3, [r7, #16]
 8006376:	b21b      	sxth	r3, r3
 8006378:	4313      	orrs	r3, r2
 800637a:	b21b      	sxth	r3, r3
 800637c:	b29a      	uxth	r2, r3
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	801a      	strh	r2, [r3, #0]
    *ch1 = (buf[3] << 8) | buf[2]; // IR only (CH1)
 8006382:	7cfb      	ldrb	r3, [r7, #19]
 8006384:	b21b      	sxth	r3, r3
 8006386:	021b      	lsls	r3, r3, #8
 8006388:	b21a      	sxth	r2, r3
 800638a:	7cbb      	ldrb	r3, [r7, #18]
 800638c:	b21b      	sxth	r3, r3
 800638e:	4313      	orrs	r3, r2
 8006390:	b21b      	sxth	r3, r3
 8006392:	b29a      	uxth	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
	...

080063a4 <TSL2591_CalculateLux>:

float TSL2591_CalculateLux(TSL2591_t *dev, uint16_t full, uint16_t ir) {
 80063a4:	b480      	push	{r7}
 80063a6:	b089      	sub	sp, #36	@ 0x24
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	460b      	mov	r3, r1
 80063ae:	807b      	strh	r3, [r7, #2]
 80063b0:	4613      	mov	r3, r2
 80063b2:	803b      	strh	r3, [r7, #0]
	if ((full == 0xFFFF) || (ir == 0xFFFF)) return -1.0f;  // Overflow
 80063b4:	887b      	ldrh	r3, [r7, #2]
 80063b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d004      	beq.n	80063c8 <TSL2591_CalculateLux+0x24>
 80063be:	883b      	ldrh	r3, [r7, #0]
 80063c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d101      	bne.n	80063cc <TSL2591_CalculateLux+0x28>
 80063c8:	4b54      	ldr	r3, [pc, #336]	@ (800651c <TSL2591_CalculateLux+0x178>)
 80063ca:	e09d      	b.n	8006508 <TSL2591_CalculateLux+0x164>

    float atime_ms, again;
	switch (dev->integrationTime) {
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	795b      	ldrb	r3, [r3, #5]
 80063d0:	2b05      	cmp	r3, #5
 80063d2:	d821      	bhi.n	8006418 <TSL2591_CalculateLux+0x74>
 80063d4:	a201      	add	r2, pc, #4	@ (adr r2, 80063dc <TSL2591_CalculateLux+0x38>)
 80063d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063da:	bf00      	nop
 80063dc:	080063f5 	.word	0x080063f5
 80063e0:	080063fb 	.word	0x080063fb
 80063e4:	08006401 	.word	0x08006401
 80063e8:	08006407 	.word	0x08006407
 80063ec:	0800640d 	.word	0x0800640d
 80063f0:	08006413 	.word	0x08006413
		case TSL2591_INTEGRATION_100MS: atime_ms = 100.0f; break;
 80063f4:	4b4a      	ldr	r3, [pc, #296]	@ (8006520 <TSL2591_CalculateLux+0x17c>)
 80063f6:	61fb      	str	r3, [r7, #28]
 80063f8:	e011      	b.n	800641e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_200MS: atime_ms = 200.0f; break;
 80063fa:	4b4a      	ldr	r3, [pc, #296]	@ (8006524 <TSL2591_CalculateLux+0x180>)
 80063fc:	61fb      	str	r3, [r7, #28]
 80063fe:	e00e      	b.n	800641e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_300MS: atime_ms = 300.0f; break;
 8006400:	4b49      	ldr	r3, [pc, #292]	@ (8006528 <TSL2591_CalculateLux+0x184>)
 8006402:	61fb      	str	r3, [r7, #28]
 8006404:	e00b      	b.n	800641e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_400MS: atime_ms = 400.0f; break;
 8006406:	4b49      	ldr	r3, [pc, #292]	@ (800652c <TSL2591_CalculateLux+0x188>)
 8006408:	61fb      	str	r3, [r7, #28]
 800640a:	e008      	b.n	800641e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_500MS: atime_ms = 500.0f; break;
 800640c:	4b48      	ldr	r3, [pc, #288]	@ (8006530 <TSL2591_CalculateLux+0x18c>)
 800640e:	61fb      	str	r3, [r7, #28]
 8006410:	e005      	b.n	800641e <TSL2591_CalculateLux+0x7a>
		case TSL2591_INTEGRATION_600MS: atime_ms = 600.0f; break;
 8006412:	4b48      	ldr	r3, [pc, #288]	@ (8006534 <TSL2591_CalculateLux+0x190>)
 8006414:	61fb      	str	r3, [r7, #28]
 8006416:	e002      	b.n	800641e <TSL2591_CalculateLux+0x7a>
		default: atime_ms = 100.0f; break;
 8006418:	4b41      	ldr	r3, [pc, #260]	@ (8006520 <TSL2591_CalculateLux+0x17c>)
 800641a:	61fb      	str	r3, [r7, #28]
 800641c:	bf00      	nop
	}

	switch (dev->gain) {
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	791b      	ldrb	r3, [r3, #4]
 8006422:	2b30      	cmp	r3, #48	@ 0x30
 8006424:	d014      	beq.n	8006450 <TSL2591_CalculateLux+0xac>
 8006426:	2b30      	cmp	r3, #48	@ 0x30
 8006428:	dc15      	bgt.n	8006456 <TSL2591_CalculateLux+0xb2>
 800642a:	2b20      	cmp	r3, #32
 800642c:	d00d      	beq.n	800644a <TSL2591_CalculateLux+0xa6>
 800642e:	2b20      	cmp	r3, #32
 8006430:	dc11      	bgt.n	8006456 <TSL2591_CalculateLux+0xb2>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <TSL2591_CalculateLux+0x98>
 8006436:	2b10      	cmp	r3, #16
 8006438:	d004      	beq.n	8006444 <TSL2591_CalculateLux+0xa0>
 800643a:	e00c      	b.n	8006456 <TSL2591_CalculateLux+0xb2>
		case TSL2591_GAIN_LOW:  again = 1.0f; break;
 800643c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006440:	61bb      	str	r3, [r7, #24]
 8006442:	e00c      	b.n	800645e <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MED:  again = 25.0f; break;
 8006444:	4b3c      	ldr	r3, [pc, #240]	@ (8006538 <TSL2591_CalculateLux+0x194>)
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	e009      	b.n	800645e <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_HIGH: again = 428.0f; break;
 800644a:	4b3c      	ldr	r3, [pc, #240]	@ (800653c <TSL2591_CalculateLux+0x198>)
 800644c:	61bb      	str	r3, [r7, #24]
 800644e:	e006      	b.n	800645e <TSL2591_CalculateLux+0xba>
		case TSL2591_GAIN_MAX:  again = 9876.0f; break;
 8006450:	4b3b      	ldr	r3, [pc, #236]	@ (8006540 <TSL2591_CalculateLux+0x19c>)
 8006452:	61bb      	str	r3, [r7, #24]
 8006454:	e003      	b.n	800645e <TSL2591_CalculateLux+0xba>
		default: again = 1.0f; break;
 8006456:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	bf00      	nop
	}

    float cpl = (atime_ms * again) / TSL2591_LUX_DF;
 800645e:	ed97 7a07 	vldr	s14, [r7, #28]
 8006462:	edd7 7a06 	vldr	s15, [r7, #24]
 8006466:	ee27 7a27 	vmul.f32	s14, s14, s15
 800646a:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006544 <TSL2591_CalculateLux+0x1a0>
 800646e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006472:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cpl <= 0.0f || full == 0) return 0.0f;
 8006476:	edd7 7a03 	vldr	s15, [r7, #12]
 800647a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800647e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006482:	d902      	bls.n	800648a <TSL2591_CalculateLux+0xe6>
 8006484:	887b      	ldrh	r3, [r7, #2]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d102      	bne.n	8006490 <TSL2591_CalculateLux+0xec>
 800648a:	f04f 0300 	mov.w	r3, #0
 800648e:	e03b      	b.n	8006508 <TSL2591_CalculateLux+0x164>

    float lux_raw = ((float)(full - ir)) * (1.0f - ((float)ir / (float)full)) / cpl;
 8006490:	887a      	ldrh	r2, [r7, #2]
 8006492:	883b      	ldrh	r3, [r7, #0]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	ee07 3a90 	vmov	s15, r3
 800649a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800649e:	883b      	ldrh	r3, [r7, #0]
 80064a0:	ee07 3a90 	vmov	s15, r3
 80064a4:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80064a8:	887b      	ldrh	r3, [r7, #2]
 80064aa:	ee07 3a90 	vmov	s15, r3
 80064ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064b2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80064b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80064be:	ee67 6a27 	vmul.f32	s13, s14, s15
 80064c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80064c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ca:	edc7 7a05 	vstr	s15, [r7, #20]
    if (lux_raw < 0.0f) lux_raw = 0.0f;
 80064ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80064d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064da:	d502      	bpl.n	80064e2 <TSL2591_CalculateLux+0x13e>
 80064dc:	f04f 0300 	mov.w	r3, #0
 80064e0:	617b      	str	r3, [r7, #20]

    float lux_cal = (TSL2591_CALIB_A * lux_raw) + TSL2591_CALIB_B;
 80064e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80064e6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8006548 <TSL2591_CalculateLux+0x1a4>
 80064ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064ee:	edc7 7a04 	vstr	s15, [r7, #16]
    if (lux_cal < 0.0f) lux_cal = 0.0f;
 80064f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80064f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064fe:	d502      	bpl.n	8006506 <TSL2591_CalculateLux+0x162>
 8006500:	f04f 0300 	mov.w	r3, #0
 8006504:	613b      	str	r3, [r7, #16]

    return lux_cal;
 8006506:	693b      	ldr	r3, [r7, #16]
}
 8006508:	ee07 3a90 	vmov	s15, r3
 800650c:	eeb0 0a67 	vmov.f32	s0, s15
 8006510:	3724      	adds	r7, #36	@ 0x24
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	bf800000 	.word	0xbf800000
 8006520:	42c80000 	.word	0x42c80000
 8006524:	43480000 	.word	0x43480000
 8006528:	43960000 	.word	0x43960000
 800652c:	43c80000 	.word	0x43c80000
 8006530:	43fa0000 	.word	0x43fa0000
 8006534:	44160000 	.word	0x44160000
 8006538:	41c80000 	.word	0x41c80000
 800653c:	43d60000 	.word	0x43d60000
 8006540:	461a5000 	.word	0x461a5000
 8006544:	43cc0000 	.word	0x43cc0000
 8006548:	00000000 	.word	0x00000000

0800654c <TSL2591_CalculateIrradiance>:

float TSL2591_CalculateIrradiance(float lux) {
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	ed87 0a01 	vstr	s0, [r7, #4]
	return lux / TSL2591_LUM_EFF;
 8006556:	edd7 7a01 	vldr	s15, [r7, #4]
 800655a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8006574 <TSL2591_CalculateIrradiance+0x28>
 800655e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006562:	eef0 7a66 	vmov.f32	s15, s13
}
 8006566:	eeb0 0a67 	vmov.f32	s0, s15
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr
 8006574:	42ba0000 	.word	0x42ba0000

08006578 <__cvt>:
 8006578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800657c:	ec57 6b10 	vmov	r6, r7, d0
 8006580:	2f00      	cmp	r7, #0
 8006582:	460c      	mov	r4, r1
 8006584:	4619      	mov	r1, r3
 8006586:	463b      	mov	r3, r7
 8006588:	bfbb      	ittet	lt
 800658a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800658e:	461f      	movlt	r7, r3
 8006590:	2300      	movge	r3, #0
 8006592:	232d      	movlt	r3, #45	@ 0x2d
 8006594:	700b      	strb	r3, [r1, #0]
 8006596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006598:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800659c:	4691      	mov	r9, r2
 800659e:	f023 0820 	bic.w	r8, r3, #32
 80065a2:	bfbc      	itt	lt
 80065a4:	4632      	movlt	r2, r6
 80065a6:	4616      	movlt	r6, r2
 80065a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80065ac:	d005      	beq.n	80065ba <__cvt+0x42>
 80065ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80065b2:	d100      	bne.n	80065b6 <__cvt+0x3e>
 80065b4:	3401      	adds	r4, #1
 80065b6:	2102      	movs	r1, #2
 80065b8:	e000      	b.n	80065bc <__cvt+0x44>
 80065ba:	2103      	movs	r1, #3
 80065bc:	ab03      	add	r3, sp, #12
 80065be:	9301      	str	r3, [sp, #4]
 80065c0:	ab02      	add	r3, sp, #8
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	ec47 6b10 	vmov	d0, r6, r7
 80065c8:	4653      	mov	r3, sl
 80065ca:	4622      	mov	r2, r4
 80065cc:	f000 ff3c 	bl	8007448 <_dtoa_r>
 80065d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80065d4:	4605      	mov	r5, r0
 80065d6:	d119      	bne.n	800660c <__cvt+0x94>
 80065d8:	f019 0f01 	tst.w	r9, #1
 80065dc:	d00e      	beq.n	80065fc <__cvt+0x84>
 80065de:	eb00 0904 	add.w	r9, r0, r4
 80065e2:	2200      	movs	r2, #0
 80065e4:	2300      	movs	r3, #0
 80065e6:	4630      	mov	r0, r6
 80065e8:	4639      	mov	r1, r7
 80065ea:	f7fa fa45 	bl	8000a78 <__aeabi_dcmpeq>
 80065ee:	b108      	cbz	r0, 80065f4 <__cvt+0x7c>
 80065f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80065f4:	2230      	movs	r2, #48	@ 0x30
 80065f6:	9b03      	ldr	r3, [sp, #12]
 80065f8:	454b      	cmp	r3, r9
 80065fa:	d31e      	bcc.n	800663a <__cvt+0xc2>
 80065fc:	9b03      	ldr	r3, [sp, #12]
 80065fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006600:	1b5b      	subs	r3, r3, r5
 8006602:	4628      	mov	r0, r5
 8006604:	6013      	str	r3, [r2, #0]
 8006606:	b004      	add	sp, #16
 8006608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800660c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006610:	eb00 0904 	add.w	r9, r0, r4
 8006614:	d1e5      	bne.n	80065e2 <__cvt+0x6a>
 8006616:	7803      	ldrb	r3, [r0, #0]
 8006618:	2b30      	cmp	r3, #48	@ 0x30
 800661a:	d10a      	bne.n	8006632 <__cvt+0xba>
 800661c:	2200      	movs	r2, #0
 800661e:	2300      	movs	r3, #0
 8006620:	4630      	mov	r0, r6
 8006622:	4639      	mov	r1, r7
 8006624:	f7fa fa28 	bl	8000a78 <__aeabi_dcmpeq>
 8006628:	b918      	cbnz	r0, 8006632 <__cvt+0xba>
 800662a:	f1c4 0401 	rsb	r4, r4, #1
 800662e:	f8ca 4000 	str.w	r4, [sl]
 8006632:	f8da 3000 	ldr.w	r3, [sl]
 8006636:	4499      	add	r9, r3
 8006638:	e7d3      	b.n	80065e2 <__cvt+0x6a>
 800663a:	1c59      	adds	r1, r3, #1
 800663c:	9103      	str	r1, [sp, #12]
 800663e:	701a      	strb	r2, [r3, #0]
 8006640:	e7d9      	b.n	80065f6 <__cvt+0x7e>

08006642 <__exponent>:
 8006642:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006644:	2900      	cmp	r1, #0
 8006646:	bfba      	itte	lt
 8006648:	4249      	neglt	r1, r1
 800664a:	232d      	movlt	r3, #45	@ 0x2d
 800664c:	232b      	movge	r3, #43	@ 0x2b
 800664e:	2909      	cmp	r1, #9
 8006650:	7002      	strb	r2, [r0, #0]
 8006652:	7043      	strb	r3, [r0, #1]
 8006654:	dd29      	ble.n	80066aa <__exponent+0x68>
 8006656:	f10d 0307 	add.w	r3, sp, #7
 800665a:	461d      	mov	r5, r3
 800665c:	270a      	movs	r7, #10
 800665e:	461a      	mov	r2, r3
 8006660:	fbb1 f6f7 	udiv	r6, r1, r7
 8006664:	fb07 1416 	mls	r4, r7, r6, r1
 8006668:	3430      	adds	r4, #48	@ 0x30
 800666a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800666e:	460c      	mov	r4, r1
 8006670:	2c63      	cmp	r4, #99	@ 0x63
 8006672:	f103 33ff 	add.w	r3, r3, #4294967295
 8006676:	4631      	mov	r1, r6
 8006678:	dcf1      	bgt.n	800665e <__exponent+0x1c>
 800667a:	3130      	adds	r1, #48	@ 0x30
 800667c:	1e94      	subs	r4, r2, #2
 800667e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006682:	1c41      	adds	r1, r0, #1
 8006684:	4623      	mov	r3, r4
 8006686:	42ab      	cmp	r3, r5
 8006688:	d30a      	bcc.n	80066a0 <__exponent+0x5e>
 800668a:	f10d 0309 	add.w	r3, sp, #9
 800668e:	1a9b      	subs	r3, r3, r2
 8006690:	42ac      	cmp	r4, r5
 8006692:	bf88      	it	hi
 8006694:	2300      	movhi	r3, #0
 8006696:	3302      	adds	r3, #2
 8006698:	4403      	add	r3, r0
 800669a:	1a18      	subs	r0, r3, r0
 800669c:	b003      	add	sp, #12
 800669e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80066a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80066a8:	e7ed      	b.n	8006686 <__exponent+0x44>
 80066aa:	2330      	movs	r3, #48	@ 0x30
 80066ac:	3130      	adds	r1, #48	@ 0x30
 80066ae:	7083      	strb	r3, [r0, #2]
 80066b0:	70c1      	strb	r1, [r0, #3]
 80066b2:	1d03      	adds	r3, r0, #4
 80066b4:	e7f1      	b.n	800669a <__exponent+0x58>
	...

080066b8 <_printf_float>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	b08d      	sub	sp, #52	@ 0x34
 80066be:	460c      	mov	r4, r1
 80066c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80066c4:	4616      	mov	r6, r2
 80066c6:	461f      	mov	r7, r3
 80066c8:	4605      	mov	r5, r0
 80066ca:	f000 fdbd 	bl	8007248 <_localeconv_r>
 80066ce:	6803      	ldr	r3, [r0, #0]
 80066d0:	9304      	str	r3, [sp, #16]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7f9 fda4 	bl	8000220 <strlen>
 80066d8:	2300      	movs	r3, #0
 80066da:	930a      	str	r3, [sp, #40]	@ 0x28
 80066dc:	f8d8 3000 	ldr.w	r3, [r8]
 80066e0:	9005      	str	r0, [sp, #20]
 80066e2:	3307      	adds	r3, #7
 80066e4:	f023 0307 	bic.w	r3, r3, #7
 80066e8:	f103 0208 	add.w	r2, r3, #8
 80066ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80066f0:	f8d4 b000 	ldr.w	fp, [r4]
 80066f4:	f8c8 2000 	str.w	r2, [r8]
 80066f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006700:	9307      	str	r3, [sp, #28]
 8006702:	f8cd 8018 	str.w	r8, [sp, #24]
 8006706:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800670a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800670e:	4b9c      	ldr	r3, [pc, #624]	@ (8006980 <_printf_float+0x2c8>)
 8006710:	f04f 32ff 	mov.w	r2, #4294967295
 8006714:	f7fa f9e2 	bl	8000adc <__aeabi_dcmpun>
 8006718:	bb70      	cbnz	r0, 8006778 <_printf_float+0xc0>
 800671a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800671e:	4b98      	ldr	r3, [pc, #608]	@ (8006980 <_printf_float+0x2c8>)
 8006720:	f04f 32ff 	mov.w	r2, #4294967295
 8006724:	f7fa f9bc 	bl	8000aa0 <__aeabi_dcmple>
 8006728:	bb30      	cbnz	r0, 8006778 <_printf_float+0xc0>
 800672a:	2200      	movs	r2, #0
 800672c:	2300      	movs	r3, #0
 800672e:	4640      	mov	r0, r8
 8006730:	4649      	mov	r1, r9
 8006732:	f7fa f9ab 	bl	8000a8c <__aeabi_dcmplt>
 8006736:	b110      	cbz	r0, 800673e <_printf_float+0x86>
 8006738:	232d      	movs	r3, #45	@ 0x2d
 800673a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800673e:	4a91      	ldr	r2, [pc, #580]	@ (8006984 <_printf_float+0x2cc>)
 8006740:	4b91      	ldr	r3, [pc, #580]	@ (8006988 <_printf_float+0x2d0>)
 8006742:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006746:	bf8c      	ite	hi
 8006748:	4690      	movhi	r8, r2
 800674a:	4698      	movls	r8, r3
 800674c:	2303      	movs	r3, #3
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	f02b 0304 	bic.w	r3, fp, #4
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	f04f 0900 	mov.w	r9, #0
 800675a:	9700      	str	r7, [sp, #0]
 800675c:	4633      	mov	r3, r6
 800675e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006760:	4621      	mov	r1, r4
 8006762:	4628      	mov	r0, r5
 8006764:	f000 f9d2 	bl	8006b0c <_printf_common>
 8006768:	3001      	adds	r0, #1
 800676a:	f040 808d 	bne.w	8006888 <_printf_float+0x1d0>
 800676e:	f04f 30ff 	mov.w	r0, #4294967295
 8006772:	b00d      	add	sp, #52	@ 0x34
 8006774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006778:	4642      	mov	r2, r8
 800677a:	464b      	mov	r3, r9
 800677c:	4640      	mov	r0, r8
 800677e:	4649      	mov	r1, r9
 8006780:	f7fa f9ac 	bl	8000adc <__aeabi_dcmpun>
 8006784:	b140      	cbz	r0, 8006798 <_printf_float+0xe0>
 8006786:	464b      	mov	r3, r9
 8006788:	2b00      	cmp	r3, #0
 800678a:	bfbc      	itt	lt
 800678c:	232d      	movlt	r3, #45	@ 0x2d
 800678e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006792:	4a7e      	ldr	r2, [pc, #504]	@ (800698c <_printf_float+0x2d4>)
 8006794:	4b7e      	ldr	r3, [pc, #504]	@ (8006990 <_printf_float+0x2d8>)
 8006796:	e7d4      	b.n	8006742 <_printf_float+0x8a>
 8006798:	6863      	ldr	r3, [r4, #4]
 800679a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800679e:	9206      	str	r2, [sp, #24]
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	d13b      	bne.n	800681c <_printf_float+0x164>
 80067a4:	2306      	movs	r3, #6
 80067a6:	6063      	str	r3, [r4, #4]
 80067a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80067ac:	2300      	movs	r3, #0
 80067ae:	6022      	str	r2, [r4, #0]
 80067b0:	9303      	str	r3, [sp, #12]
 80067b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80067b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80067b8:	ab09      	add	r3, sp, #36	@ 0x24
 80067ba:	9300      	str	r3, [sp, #0]
 80067bc:	6861      	ldr	r1, [r4, #4]
 80067be:	ec49 8b10 	vmov	d0, r8, r9
 80067c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80067c6:	4628      	mov	r0, r5
 80067c8:	f7ff fed6 	bl	8006578 <__cvt>
 80067cc:	9b06      	ldr	r3, [sp, #24]
 80067ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80067d0:	2b47      	cmp	r3, #71	@ 0x47
 80067d2:	4680      	mov	r8, r0
 80067d4:	d129      	bne.n	800682a <_printf_float+0x172>
 80067d6:	1cc8      	adds	r0, r1, #3
 80067d8:	db02      	blt.n	80067e0 <_printf_float+0x128>
 80067da:	6863      	ldr	r3, [r4, #4]
 80067dc:	4299      	cmp	r1, r3
 80067de:	dd41      	ble.n	8006864 <_printf_float+0x1ac>
 80067e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80067e4:	fa5f fa8a 	uxtb.w	sl, sl
 80067e8:	3901      	subs	r1, #1
 80067ea:	4652      	mov	r2, sl
 80067ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80067f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80067f2:	f7ff ff26 	bl	8006642 <__exponent>
 80067f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067f8:	1813      	adds	r3, r2, r0
 80067fa:	2a01      	cmp	r2, #1
 80067fc:	4681      	mov	r9, r0
 80067fe:	6123      	str	r3, [r4, #16]
 8006800:	dc02      	bgt.n	8006808 <_printf_float+0x150>
 8006802:	6822      	ldr	r2, [r4, #0]
 8006804:	07d2      	lsls	r2, r2, #31
 8006806:	d501      	bpl.n	800680c <_printf_float+0x154>
 8006808:	3301      	adds	r3, #1
 800680a:	6123      	str	r3, [r4, #16]
 800680c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006810:	2b00      	cmp	r3, #0
 8006812:	d0a2      	beq.n	800675a <_printf_float+0xa2>
 8006814:	232d      	movs	r3, #45	@ 0x2d
 8006816:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800681a:	e79e      	b.n	800675a <_printf_float+0xa2>
 800681c:	9a06      	ldr	r2, [sp, #24]
 800681e:	2a47      	cmp	r2, #71	@ 0x47
 8006820:	d1c2      	bne.n	80067a8 <_printf_float+0xf0>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1c0      	bne.n	80067a8 <_printf_float+0xf0>
 8006826:	2301      	movs	r3, #1
 8006828:	e7bd      	b.n	80067a6 <_printf_float+0xee>
 800682a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800682e:	d9db      	bls.n	80067e8 <_printf_float+0x130>
 8006830:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006834:	d118      	bne.n	8006868 <_printf_float+0x1b0>
 8006836:	2900      	cmp	r1, #0
 8006838:	6863      	ldr	r3, [r4, #4]
 800683a:	dd0b      	ble.n	8006854 <_printf_float+0x19c>
 800683c:	6121      	str	r1, [r4, #16]
 800683e:	b913      	cbnz	r3, 8006846 <_printf_float+0x18e>
 8006840:	6822      	ldr	r2, [r4, #0]
 8006842:	07d0      	lsls	r0, r2, #31
 8006844:	d502      	bpl.n	800684c <_printf_float+0x194>
 8006846:	3301      	adds	r3, #1
 8006848:	440b      	add	r3, r1
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800684e:	f04f 0900 	mov.w	r9, #0
 8006852:	e7db      	b.n	800680c <_printf_float+0x154>
 8006854:	b913      	cbnz	r3, 800685c <_printf_float+0x1a4>
 8006856:	6822      	ldr	r2, [r4, #0]
 8006858:	07d2      	lsls	r2, r2, #31
 800685a:	d501      	bpl.n	8006860 <_printf_float+0x1a8>
 800685c:	3302      	adds	r3, #2
 800685e:	e7f4      	b.n	800684a <_printf_float+0x192>
 8006860:	2301      	movs	r3, #1
 8006862:	e7f2      	b.n	800684a <_printf_float+0x192>
 8006864:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006868:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800686a:	4299      	cmp	r1, r3
 800686c:	db05      	blt.n	800687a <_printf_float+0x1c2>
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	6121      	str	r1, [r4, #16]
 8006872:	07d8      	lsls	r0, r3, #31
 8006874:	d5ea      	bpl.n	800684c <_printf_float+0x194>
 8006876:	1c4b      	adds	r3, r1, #1
 8006878:	e7e7      	b.n	800684a <_printf_float+0x192>
 800687a:	2900      	cmp	r1, #0
 800687c:	bfd4      	ite	le
 800687e:	f1c1 0202 	rsble	r2, r1, #2
 8006882:	2201      	movgt	r2, #1
 8006884:	4413      	add	r3, r2
 8006886:	e7e0      	b.n	800684a <_printf_float+0x192>
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	055a      	lsls	r2, r3, #21
 800688c:	d407      	bmi.n	800689e <_printf_float+0x1e6>
 800688e:	6923      	ldr	r3, [r4, #16]
 8006890:	4642      	mov	r2, r8
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	d12b      	bne.n	80068f4 <_printf_float+0x23c>
 800689c:	e767      	b.n	800676e <_printf_float+0xb6>
 800689e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068a2:	f240 80dd 	bls.w	8006a60 <_printf_float+0x3a8>
 80068a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068aa:	2200      	movs	r2, #0
 80068ac:	2300      	movs	r3, #0
 80068ae:	f7fa f8e3 	bl	8000a78 <__aeabi_dcmpeq>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	d033      	beq.n	800691e <_printf_float+0x266>
 80068b6:	4a37      	ldr	r2, [pc, #220]	@ (8006994 <_printf_float+0x2dc>)
 80068b8:	2301      	movs	r3, #1
 80068ba:	4631      	mov	r1, r6
 80068bc:	4628      	mov	r0, r5
 80068be:	47b8      	blx	r7
 80068c0:	3001      	adds	r0, #1
 80068c2:	f43f af54 	beq.w	800676e <_printf_float+0xb6>
 80068c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80068ca:	4543      	cmp	r3, r8
 80068cc:	db02      	blt.n	80068d4 <_printf_float+0x21c>
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	07d8      	lsls	r0, r3, #31
 80068d2:	d50f      	bpl.n	80068f4 <_printf_float+0x23c>
 80068d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068d8:	4631      	mov	r1, r6
 80068da:	4628      	mov	r0, r5
 80068dc:	47b8      	blx	r7
 80068de:	3001      	adds	r0, #1
 80068e0:	f43f af45 	beq.w	800676e <_printf_float+0xb6>
 80068e4:	f04f 0900 	mov.w	r9, #0
 80068e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80068ec:	f104 0a1a 	add.w	sl, r4, #26
 80068f0:	45c8      	cmp	r8, r9
 80068f2:	dc09      	bgt.n	8006908 <_printf_float+0x250>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	079b      	lsls	r3, r3, #30
 80068f8:	f100 8103 	bmi.w	8006b02 <_printf_float+0x44a>
 80068fc:	68e0      	ldr	r0, [r4, #12]
 80068fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006900:	4298      	cmp	r0, r3
 8006902:	bfb8      	it	lt
 8006904:	4618      	movlt	r0, r3
 8006906:	e734      	b.n	8006772 <_printf_float+0xba>
 8006908:	2301      	movs	r3, #1
 800690a:	4652      	mov	r2, sl
 800690c:	4631      	mov	r1, r6
 800690e:	4628      	mov	r0, r5
 8006910:	47b8      	blx	r7
 8006912:	3001      	adds	r0, #1
 8006914:	f43f af2b 	beq.w	800676e <_printf_float+0xb6>
 8006918:	f109 0901 	add.w	r9, r9, #1
 800691c:	e7e8      	b.n	80068f0 <_printf_float+0x238>
 800691e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006920:	2b00      	cmp	r3, #0
 8006922:	dc39      	bgt.n	8006998 <_printf_float+0x2e0>
 8006924:	4a1b      	ldr	r2, [pc, #108]	@ (8006994 <_printf_float+0x2dc>)
 8006926:	2301      	movs	r3, #1
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f af1d 	beq.w	800676e <_printf_float+0xb6>
 8006934:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006938:	ea59 0303 	orrs.w	r3, r9, r3
 800693c:	d102      	bne.n	8006944 <_printf_float+0x28c>
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	07d9      	lsls	r1, r3, #31
 8006942:	d5d7      	bpl.n	80068f4 <_printf_float+0x23c>
 8006944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006948:	4631      	mov	r1, r6
 800694a:	4628      	mov	r0, r5
 800694c:	47b8      	blx	r7
 800694e:	3001      	adds	r0, #1
 8006950:	f43f af0d 	beq.w	800676e <_printf_float+0xb6>
 8006954:	f04f 0a00 	mov.w	sl, #0
 8006958:	f104 0b1a 	add.w	fp, r4, #26
 800695c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800695e:	425b      	negs	r3, r3
 8006960:	4553      	cmp	r3, sl
 8006962:	dc01      	bgt.n	8006968 <_printf_float+0x2b0>
 8006964:	464b      	mov	r3, r9
 8006966:	e793      	b.n	8006890 <_printf_float+0x1d8>
 8006968:	2301      	movs	r3, #1
 800696a:	465a      	mov	r2, fp
 800696c:	4631      	mov	r1, r6
 800696e:	4628      	mov	r0, r5
 8006970:	47b8      	blx	r7
 8006972:	3001      	adds	r0, #1
 8006974:	f43f aefb 	beq.w	800676e <_printf_float+0xb6>
 8006978:	f10a 0a01 	add.w	sl, sl, #1
 800697c:	e7ee      	b.n	800695c <_printf_float+0x2a4>
 800697e:	bf00      	nop
 8006980:	7fefffff 	.word	0x7fefffff
 8006984:	0800933c 	.word	0x0800933c
 8006988:	08009338 	.word	0x08009338
 800698c:	08009344 	.word	0x08009344
 8006990:	08009340 	.word	0x08009340
 8006994:	08009348 	.word	0x08009348
 8006998:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800699a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800699e:	4553      	cmp	r3, sl
 80069a0:	bfa8      	it	ge
 80069a2:	4653      	movge	r3, sl
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	4699      	mov	r9, r3
 80069a8:	dc36      	bgt.n	8006a18 <_printf_float+0x360>
 80069aa:	f04f 0b00 	mov.w	fp, #0
 80069ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069b2:	f104 021a 	add.w	r2, r4, #26
 80069b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069b8:	9306      	str	r3, [sp, #24]
 80069ba:	eba3 0309 	sub.w	r3, r3, r9
 80069be:	455b      	cmp	r3, fp
 80069c0:	dc31      	bgt.n	8006a26 <_printf_float+0x36e>
 80069c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069c4:	459a      	cmp	sl, r3
 80069c6:	dc3a      	bgt.n	8006a3e <_printf_float+0x386>
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	07da      	lsls	r2, r3, #31
 80069cc:	d437      	bmi.n	8006a3e <_printf_float+0x386>
 80069ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069d0:	ebaa 0903 	sub.w	r9, sl, r3
 80069d4:	9b06      	ldr	r3, [sp, #24]
 80069d6:	ebaa 0303 	sub.w	r3, sl, r3
 80069da:	4599      	cmp	r9, r3
 80069dc:	bfa8      	it	ge
 80069de:	4699      	movge	r9, r3
 80069e0:	f1b9 0f00 	cmp.w	r9, #0
 80069e4:	dc33      	bgt.n	8006a4e <_printf_float+0x396>
 80069e6:	f04f 0800 	mov.w	r8, #0
 80069ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069ee:	f104 0b1a 	add.w	fp, r4, #26
 80069f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f4:	ebaa 0303 	sub.w	r3, sl, r3
 80069f8:	eba3 0309 	sub.w	r3, r3, r9
 80069fc:	4543      	cmp	r3, r8
 80069fe:	f77f af79 	ble.w	80068f4 <_printf_float+0x23c>
 8006a02:	2301      	movs	r3, #1
 8006a04:	465a      	mov	r2, fp
 8006a06:	4631      	mov	r1, r6
 8006a08:	4628      	mov	r0, r5
 8006a0a:	47b8      	blx	r7
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	f43f aeae 	beq.w	800676e <_printf_float+0xb6>
 8006a12:	f108 0801 	add.w	r8, r8, #1
 8006a16:	e7ec      	b.n	80069f2 <_printf_float+0x33a>
 8006a18:	4642      	mov	r2, r8
 8006a1a:	4631      	mov	r1, r6
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	47b8      	blx	r7
 8006a20:	3001      	adds	r0, #1
 8006a22:	d1c2      	bne.n	80069aa <_printf_float+0x2f2>
 8006a24:	e6a3      	b.n	800676e <_printf_float+0xb6>
 8006a26:	2301      	movs	r3, #1
 8006a28:	4631      	mov	r1, r6
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	9206      	str	r2, [sp, #24]
 8006a2e:	47b8      	blx	r7
 8006a30:	3001      	adds	r0, #1
 8006a32:	f43f ae9c 	beq.w	800676e <_printf_float+0xb6>
 8006a36:	9a06      	ldr	r2, [sp, #24]
 8006a38:	f10b 0b01 	add.w	fp, fp, #1
 8006a3c:	e7bb      	b.n	80069b6 <_printf_float+0x2fe>
 8006a3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a42:	4631      	mov	r1, r6
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	d1c0      	bne.n	80069ce <_printf_float+0x316>
 8006a4c:	e68f      	b.n	800676e <_printf_float+0xb6>
 8006a4e:	9a06      	ldr	r2, [sp, #24]
 8006a50:	464b      	mov	r3, r9
 8006a52:	4442      	add	r2, r8
 8006a54:	4631      	mov	r1, r6
 8006a56:	4628      	mov	r0, r5
 8006a58:	47b8      	blx	r7
 8006a5a:	3001      	adds	r0, #1
 8006a5c:	d1c3      	bne.n	80069e6 <_printf_float+0x32e>
 8006a5e:	e686      	b.n	800676e <_printf_float+0xb6>
 8006a60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a64:	f1ba 0f01 	cmp.w	sl, #1
 8006a68:	dc01      	bgt.n	8006a6e <_printf_float+0x3b6>
 8006a6a:	07db      	lsls	r3, r3, #31
 8006a6c:	d536      	bpl.n	8006adc <_printf_float+0x424>
 8006a6e:	2301      	movs	r3, #1
 8006a70:	4642      	mov	r2, r8
 8006a72:	4631      	mov	r1, r6
 8006a74:	4628      	mov	r0, r5
 8006a76:	47b8      	blx	r7
 8006a78:	3001      	adds	r0, #1
 8006a7a:	f43f ae78 	beq.w	800676e <_printf_float+0xb6>
 8006a7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a82:	4631      	mov	r1, r6
 8006a84:	4628      	mov	r0, r5
 8006a86:	47b8      	blx	r7
 8006a88:	3001      	adds	r0, #1
 8006a8a:	f43f ae70 	beq.w	800676e <_printf_float+0xb6>
 8006a8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a92:	2200      	movs	r2, #0
 8006a94:	2300      	movs	r3, #0
 8006a96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a9a:	f7f9 ffed 	bl	8000a78 <__aeabi_dcmpeq>
 8006a9e:	b9c0      	cbnz	r0, 8006ad2 <_printf_float+0x41a>
 8006aa0:	4653      	mov	r3, sl
 8006aa2:	f108 0201 	add.w	r2, r8, #1
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	47b8      	blx	r7
 8006aac:	3001      	adds	r0, #1
 8006aae:	d10c      	bne.n	8006aca <_printf_float+0x412>
 8006ab0:	e65d      	b.n	800676e <_printf_float+0xb6>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	465a      	mov	r2, fp
 8006ab6:	4631      	mov	r1, r6
 8006ab8:	4628      	mov	r0, r5
 8006aba:	47b8      	blx	r7
 8006abc:	3001      	adds	r0, #1
 8006abe:	f43f ae56 	beq.w	800676e <_printf_float+0xb6>
 8006ac2:	f108 0801 	add.w	r8, r8, #1
 8006ac6:	45d0      	cmp	r8, sl
 8006ac8:	dbf3      	blt.n	8006ab2 <_printf_float+0x3fa>
 8006aca:	464b      	mov	r3, r9
 8006acc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ad0:	e6df      	b.n	8006892 <_printf_float+0x1da>
 8006ad2:	f04f 0800 	mov.w	r8, #0
 8006ad6:	f104 0b1a 	add.w	fp, r4, #26
 8006ada:	e7f4      	b.n	8006ac6 <_printf_float+0x40e>
 8006adc:	2301      	movs	r3, #1
 8006ade:	4642      	mov	r2, r8
 8006ae0:	e7e1      	b.n	8006aa6 <_printf_float+0x3ee>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	464a      	mov	r2, r9
 8006ae6:	4631      	mov	r1, r6
 8006ae8:	4628      	mov	r0, r5
 8006aea:	47b8      	blx	r7
 8006aec:	3001      	adds	r0, #1
 8006aee:	f43f ae3e 	beq.w	800676e <_printf_float+0xb6>
 8006af2:	f108 0801 	add.w	r8, r8, #1
 8006af6:	68e3      	ldr	r3, [r4, #12]
 8006af8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006afa:	1a5b      	subs	r3, r3, r1
 8006afc:	4543      	cmp	r3, r8
 8006afe:	dcf0      	bgt.n	8006ae2 <_printf_float+0x42a>
 8006b00:	e6fc      	b.n	80068fc <_printf_float+0x244>
 8006b02:	f04f 0800 	mov.w	r8, #0
 8006b06:	f104 0919 	add.w	r9, r4, #25
 8006b0a:	e7f4      	b.n	8006af6 <_printf_float+0x43e>

08006b0c <_printf_common>:
 8006b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b10:	4616      	mov	r6, r2
 8006b12:	4698      	mov	r8, r3
 8006b14:	688a      	ldr	r2, [r1, #8]
 8006b16:	690b      	ldr	r3, [r1, #16]
 8006b18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	bfb8      	it	lt
 8006b20:	4613      	movlt	r3, r2
 8006b22:	6033      	str	r3, [r6, #0]
 8006b24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b28:	4607      	mov	r7, r0
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	b10a      	cbz	r2, 8006b32 <_printf_common+0x26>
 8006b2e:	3301      	adds	r3, #1
 8006b30:	6033      	str	r3, [r6, #0]
 8006b32:	6823      	ldr	r3, [r4, #0]
 8006b34:	0699      	lsls	r1, r3, #26
 8006b36:	bf42      	ittt	mi
 8006b38:	6833      	ldrmi	r3, [r6, #0]
 8006b3a:	3302      	addmi	r3, #2
 8006b3c:	6033      	strmi	r3, [r6, #0]
 8006b3e:	6825      	ldr	r5, [r4, #0]
 8006b40:	f015 0506 	ands.w	r5, r5, #6
 8006b44:	d106      	bne.n	8006b54 <_printf_common+0x48>
 8006b46:	f104 0a19 	add.w	sl, r4, #25
 8006b4a:	68e3      	ldr	r3, [r4, #12]
 8006b4c:	6832      	ldr	r2, [r6, #0]
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	42ab      	cmp	r3, r5
 8006b52:	dc26      	bgt.n	8006ba2 <_printf_common+0x96>
 8006b54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b58:	6822      	ldr	r2, [r4, #0]
 8006b5a:	3b00      	subs	r3, #0
 8006b5c:	bf18      	it	ne
 8006b5e:	2301      	movne	r3, #1
 8006b60:	0692      	lsls	r2, r2, #26
 8006b62:	d42b      	bmi.n	8006bbc <_printf_common+0xb0>
 8006b64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b68:	4641      	mov	r1, r8
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	47c8      	blx	r9
 8006b6e:	3001      	adds	r0, #1
 8006b70:	d01e      	beq.n	8006bb0 <_printf_common+0xa4>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	6922      	ldr	r2, [r4, #16]
 8006b76:	f003 0306 	and.w	r3, r3, #6
 8006b7a:	2b04      	cmp	r3, #4
 8006b7c:	bf02      	ittt	eq
 8006b7e:	68e5      	ldreq	r5, [r4, #12]
 8006b80:	6833      	ldreq	r3, [r6, #0]
 8006b82:	1aed      	subeq	r5, r5, r3
 8006b84:	68a3      	ldr	r3, [r4, #8]
 8006b86:	bf0c      	ite	eq
 8006b88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b8c:	2500      	movne	r5, #0
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	bfc4      	itt	gt
 8006b92:	1a9b      	subgt	r3, r3, r2
 8006b94:	18ed      	addgt	r5, r5, r3
 8006b96:	2600      	movs	r6, #0
 8006b98:	341a      	adds	r4, #26
 8006b9a:	42b5      	cmp	r5, r6
 8006b9c:	d11a      	bne.n	8006bd4 <_printf_common+0xc8>
 8006b9e:	2000      	movs	r0, #0
 8006ba0:	e008      	b.n	8006bb4 <_printf_common+0xa8>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	4652      	mov	r2, sl
 8006ba6:	4641      	mov	r1, r8
 8006ba8:	4638      	mov	r0, r7
 8006baa:	47c8      	blx	r9
 8006bac:	3001      	adds	r0, #1
 8006bae:	d103      	bne.n	8006bb8 <_printf_common+0xac>
 8006bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb8:	3501      	adds	r5, #1
 8006bba:	e7c6      	b.n	8006b4a <_printf_common+0x3e>
 8006bbc:	18e1      	adds	r1, r4, r3
 8006bbe:	1c5a      	adds	r2, r3, #1
 8006bc0:	2030      	movs	r0, #48	@ 0x30
 8006bc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006bc6:	4422      	add	r2, r4
 8006bc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006bcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006bd0:	3302      	adds	r3, #2
 8006bd2:	e7c7      	b.n	8006b64 <_printf_common+0x58>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	4622      	mov	r2, r4
 8006bd8:	4641      	mov	r1, r8
 8006bda:	4638      	mov	r0, r7
 8006bdc:	47c8      	blx	r9
 8006bde:	3001      	adds	r0, #1
 8006be0:	d0e6      	beq.n	8006bb0 <_printf_common+0xa4>
 8006be2:	3601      	adds	r6, #1
 8006be4:	e7d9      	b.n	8006b9a <_printf_common+0x8e>
	...

08006be8 <_printf_i>:
 8006be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bec:	7e0f      	ldrb	r7, [r1, #24]
 8006bee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006bf0:	2f78      	cmp	r7, #120	@ 0x78
 8006bf2:	4691      	mov	r9, r2
 8006bf4:	4680      	mov	r8, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	469a      	mov	sl, r3
 8006bfa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006bfe:	d807      	bhi.n	8006c10 <_printf_i+0x28>
 8006c00:	2f62      	cmp	r7, #98	@ 0x62
 8006c02:	d80a      	bhi.n	8006c1a <_printf_i+0x32>
 8006c04:	2f00      	cmp	r7, #0
 8006c06:	f000 80d1 	beq.w	8006dac <_printf_i+0x1c4>
 8006c0a:	2f58      	cmp	r7, #88	@ 0x58
 8006c0c:	f000 80b8 	beq.w	8006d80 <_printf_i+0x198>
 8006c10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c18:	e03a      	b.n	8006c90 <_printf_i+0xa8>
 8006c1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c1e:	2b15      	cmp	r3, #21
 8006c20:	d8f6      	bhi.n	8006c10 <_printf_i+0x28>
 8006c22:	a101      	add	r1, pc, #4	@ (adr r1, 8006c28 <_printf_i+0x40>)
 8006c24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c28:	08006c81 	.word	0x08006c81
 8006c2c:	08006c95 	.word	0x08006c95
 8006c30:	08006c11 	.word	0x08006c11
 8006c34:	08006c11 	.word	0x08006c11
 8006c38:	08006c11 	.word	0x08006c11
 8006c3c:	08006c11 	.word	0x08006c11
 8006c40:	08006c95 	.word	0x08006c95
 8006c44:	08006c11 	.word	0x08006c11
 8006c48:	08006c11 	.word	0x08006c11
 8006c4c:	08006c11 	.word	0x08006c11
 8006c50:	08006c11 	.word	0x08006c11
 8006c54:	08006d93 	.word	0x08006d93
 8006c58:	08006cbf 	.word	0x08006cbf
 8006c5c:	08006d4d 	.word	0x08006d4d
 8006c60:	08006c11 	.word	0x08006c11
 8006c64:	08006c11 	.word	0x08006c11
 8006c68:	08006db5 	.word	0x08006db5
 8006c6c:	08006c11 	.word	0x08006c11
 8006c70:	08006cbf 	.word	0x08006cbf
 8006c74:	08006c11 	.word	0x08006c11
 8006c78:	08006c11 	.word	0x08006c11
 8006c7c:	08006d55 	.word	0x08006d55
 8006c80:	6833      	ldr	r3, [r6, #0]
 8006c82:	1d1a      	adds	r2, r3, #4
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6032      	str	r2, [r6, #0]
 8006c88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c90:	2301      	movs	r3, #1
 8006c92:	e09c      	b.n	8006dce <_printf_i+0x1e6>
 8006c94:	6833      	ldr	r3, [r6, #0]
 8006c96:	6820      	ldr	r0, [r4, #0]
 8006c98:	1d19      	adds	r1, r3, #4
 8006c9a:	6031      	str	r1, [r6, #0]
 8006c9c:	0606      	lsls	r6, r0, #24
 8006c9e:	d501      	bpl.n	8006ca4 <_printf_i+0xbc>
 8006ca0:	681d      	ldr	r5, [r3, #0]
 8006ca2:	e003      	b.n	8006cac <_printf_i+0xc4>
 8006ca4:	0645      	lsls	r5, r0, #25
 8006ca6:	d5fb      	bpl.n	8006ca0 <_printf_i+0xb8>
 8006ca8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006cac:	2d00      	cmp	r5, #0
 8006cae:	da03      	bge.n	8006cb8 <_printf_i+0xd0>
 8006cb0:	232d      	movs	r3, #45	@ 0x2d
 8006cb2:	426d      	negs	r5, r5
 8006cb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cb8:	4858      	ldr	r0, [pc, #352]	@ (8006e1c <_printf_i+0x234>)
 8006cba:	230a      	movs	r3, #10
 8006cbc:	e011      	b.n	8006ce2 <_printf_i+0xfa>
 8006cbe:	6821      	ldr	r1, [r4, #0]
 8006cc0:	6833      	ldr	r3, [r6, #0]
 8006cc2:	0608      	lsls	r0, r1, #24
 8006cc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006cc8:	d402      	bmi.n	8006cd0 <_printf_i+0xe8>
 8006cca:	0649      	lsls	r1, r1, #25
 8006ccc:	bf48      	it	mi
 8006cce:	b2ad      	uxthmi	r5, r5
 8006cd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006cd2:	4852      	ldr	r0, [pc, #328]	@ (8006e1c <_printf_i+0x234>)
 8006cd4:	6033      	str	r3, [r6, #0]
 8006cd6:	bf14      	ite	ne
 8006cd8:	230a      	movne	r3, #10
 8006cda:	2308      	moveq	r3, #8
 8006cdc:	2100      	movs	r1, #0
 8006cde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ce2:	6866      	ldr	r6, [r4, #4]
 8006ce4:	60a6      	str	r6, [r4, #8]
 8006ce6:	2e00      	cmp	r6, #0
 8006ce8:	db05      	blt.n	8006cf6 <_printf_i+0x10e>
 8006cea:	6821      	ldr	r1, [r4, #0]
 8006cec:	432e      	orrs	r6, r5
 8006cee:	f021 0104 	bic.w	r1, r1, #4
 8006cf2:	6021      	str	r1, [r4, #0]
 8006cf4:	d04b      	beq.n	8006d8e <_printf_i+0x1a6>
 8006cf6:	4616      	mov	r6, r2
 8006cf8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006cfc:	fb03 5711 	mls	r7, r3, r1, r5
 8006d00:	5dc7      	ldrb	r7, [r0, r7]
 8006d02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d06:	462f      	mov	r7, r5
 8006d08:	42bb      	cmp	r3, r7
 8006d0a:	460d      	mov	r5, r1
 8006d0c:	d9f4      	bls.n	8006cf8 <_printf_i+0x110>
 8006d0e:	2b08      	cmp	r3, #8
 8006d10:	d10b      	bne.n	8006d2a <_printf_i+0x142>
 8006d12:	6823      	ldr	r3, [r4, #0]
 8006d14:	07df      	lsls	r7, r3, #31
 8006d16:	d508      	bpl.n	8006d2a <_printf_i+0x142>
 8006d18:	6923      	ldr	r3, [r4, #16]
 8006d1a:	6861      	ldr	r1, [r4, #4]
 8006d1c:	4299      	cmp	r1, r3
 8006d1e:	bfde      	ittt	le
 8006d20:	2330      	movle	r3, #48	@ 0x30
 8006d22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d2a:	1b92      	subs	r2, r2, r6
 8006d2c:	6122      	str	r2, [r4, #16]
 8006d2e:	f8cd a000 	str.w	sl, [sp]
 8006d32:	464b      	mov	r3, r9
 8006d34:	aa03      	add	r2, sp, #12
 8006d36:	4621      	mov	r1, r4
 8006d38:	4640      	mov	r0, r8
 8006d3a:	f7ff fee7 	bl	8006b0c <_printf_common>
 8006d3e:	3001      	adds	r0, #1
 8006d40:	d14a      	bne.n	8006dd8 <_printf_i+0x1f0>
 8006d42:	f04f 30ff 	mov.w	r0, #4294967295
 8006d46:	b004      	add	sp, #16
 8006d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	f043 0320 	orr.w	r3, r3, #32
 8006d52:	6023      	str	r3, [r4, #0]
 8006d54:	4832      	ldr	r0, [pc, #200]	@ (8006e20 <_printf_i+0x238>)
 8006d56:	2778      	movs	r7, #120	@ 0x78
 8006d58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	6831      	ldr	r1, [r6, #0]
 8006d60:	061f      	lsls	r7, r3, #24
 8006d62:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d66:	d402      	bmi.n	8006d6e <_printf_i+0x186>
 8006d68:	065f      	lsls	r7, r3, #25
 8006d6a:	bf48      	it	mi
 8006d6c:	b2ad      	uxthmi	r5, r5
 8006d6e:	6031      	str	r1, [r6, #0]
 8006d70:	07d9      	lsls	r1, r3, #31
 8006d72:	bf44      	itt	mi
 8006d74:	f043 0320 	orrmi.w	r3, r3, #32
 8006d78:	6023      	strmi	r3, [r4, #0]
 8006d7a:	b11d      	cbz	r5, 8006d84 <_printf_i+0x19c>
 8006d7c:	2310      	movs	r3, #16
 8006d7e:	e7ad      	b.n	8006cdc <_printf_i+0xf4>
 8006d80:	4826      	ldr	r0, [pc, #152]	@ (8006e1c <_printf_i+0x234>)
 8006d82:	e7e9      	b.n	8006d58 <_printf_i+0x170>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	f023 0320 	bic.w	r3, r3, #32
 8006d8a:	6023      	str	r3, [r4, #0]
 8006d8c:	e7f6      	b.n	8006d7c <_printf_i+0x194>
 8006d8e:	4616      	mov	r6, r2
 8006d90:	e7bd      	b.n	8006d0e <_printf_i+0x126>
 8006d92:	6833      	ldr	r3, [r6, #0]
 8006d94:	6825      	ldr	r5, [r4, #0]
 8006d96:	6961      	ldr	r1, [r4, #20]
 8006d98:	1d18      	adds	r0, r3, #4
 8006d9a:	6030      	str	r0, [r6, #0]
 8006d9c:	062e      	lsls	r6, r5, #24
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	d501      	bpl.n	8006da6 <_printf_i+0x1be>
 8006da2:	6019      	str	r1, [r3, #0]
 8006da4:	e002      	b.n	8006dac <_printf_i+0x1c4>
 8006da6:	0668      	lsls	r0, r5, #25
 8006da8:	d5fb      	bpl.n	8006da2 <_printf_i+0x1ba>
 8006daa:	8019      	strh	r1, [r3, #0]
 8006dac:	2300      	movs	r3, #0
 8006dae:	6123      	str	r3, [r4, #16]
 8006db0:	4616      	mov	r6, r2
 8006db2:	e7bc      	b.n	8006d2e <_printf_i+0x146>
 8006db4:	6833      	ldr	r3, [r6, #0]
 8006db6:	1d1a      	adds	r2, r3, #4
 8006db8:	6032      	str	r2, [r6, #0]
 8006dba:	681e      	ldr	r6, [r3, #0]
 8006dbc:	6862      	ldr	r2, [r4, #4]
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	4630      	mov	r0, r6
 8006dc2:	f7f9 f9dd 	bl	8000180 <memchr>
 8006dc6:	b108      	cbz	r0, 8006dcc <_printf_i+0x1e4>
 8006dc8:	1b80      	subs	r0, r0, r6
 8006dca:	6060      	str	r0, [r4, #4]
 8006dcc:	6863      	ldr	r3, [r4, #4]
 8006dce:	6123      	str	r3, [r4, #16]
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dd6:	e7aa      	b.n	8006d2e <_printf_i+0x146>
 8006dd8:	6923      	ldr	r3, [r4, #16]
 8006dda:	4632      	mov	r2, r6
 8006ddc:	4649      	mov	r1, r9
 8006dde:	4640      	mov	r0, r8
 8006de0:	47d0      	blx	sl
 8006de2:	3001      	adds	r0, #1
 8006de4:	d0ad      	beq.n	8006d42 <_printf_i+0x15a>
 8006de6:	6823      	ldr	r3, [r4, #0]
 8006de8:	079b      	lsls	r3, r3, #30
 8006dea:	d413      	bmi.n	8006e14 <_printf_i+0x22c>
 8006dec:	68e0      	ldr	r0, [r4, #12]
 8006dee:	9b03      	ldr	r3, [sp, #12]
 8006df0:	4298      	cmp	r0, r3
 8006df2:	bfb8      	it	lt
 8006df4:	4618      	movlt	r0, r3
 8006df6:	e7a6      	b.n	8006d46 <_printf_i+0x15e>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	4632      	mov	r2, r6
 8006dfc:	4649      	mov	r1, r9
 8006dfe:	4640      	mov	r0, r8
 8006e00:	47d0      	blx	sl
 8006e02:	3001      	adds	r0, #1
 8006e04:	d09d      	beq.n	8006d42 <_printf_i+0x15a>
 8006e06:	3501      	adds	r5, #1
 8006e08:	68e3      	ldr	r3, [r4, #12]
 8006e0a:	9903      	ldr	r1, [sp, #12]
 8006e0c:	1a5b      	subs	r3, r3, r1
 8006e0e:	42ab      	cmp	r3, r5
 8006e10:	dcf2      	bgt.n	8006df8 <_printf_i+0x210>
 8006e12:	e7eb      	b.n	8006dec <_printf_i+0x204>
 8006e14:	2500      	movs	r5, #0
 8006e16:	f104 0619 	add.w	r6, r4, #25
 8006e1a:	e7f5      	b.n	8006e08 <_printf_i+0x220>
 8006e1c:	0800934a 	.word	0x0800934a
 8006e20:	0800935b 	.word	0x0800935b

08006e24 <std>:
 8006e24:	2300      	movs	r3, #0
 8006e26:	b510      	push	{r4, lr}
 8006e28:	4604      	mov	r4, r0
 8006e2a:	e9c0 3300 	strd	r3, r3, [r0]
 8006e2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e32:	6083      	str	r3, [r0, #8]
 8006e34:	8181      	strh	r1, [r0, #12]
 8006e36:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e38:	81c2      	strh	r2, [r0, #14]
 8006e3a:	6183      	str	r3, [r0, #24]
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	2208      	movs	r2, #8
 8006e40:	305c      	adds	r0, #92	@ 0x5c
 8006e42:	f000 f9f9 	bl	8007238 <memset>
 8006e46:	4b0d      	ldr	r3, [pc, #52]	@ (8006e7c <std+0x58>)
 8006e48:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e80 <std+0x5c>)
 8006e4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e84 <std+0x60>)
 8006e50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e52:	4b0d      	ldr	r3, [pc, #52]	@ (8006e88 <std+0x64>)
 8006e54:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e56:	4b0d      	ldr	r3, [pc, #52]	@ (8006e8c <std+0x68>)
 8006e58:	6224      	str	r4, [r4, #32]
 8006e5a:	429c      	cmp	r4, r3
 8006e5c:	d006      	beq.n	8006e6c <std+0x48>
 8006e5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e62:	4294      	cmp	r4, r2
 8006e64:	d002      	beq.n	8006e6c <std+0x48>
 8006e66:	33d0      	adds	r3, #208	@ 0xd0
 8006e68:	429c      	cmp	r4, r3
 8006e6a:	d105      	bne.n	8006e78 <std+0x54>
 8006e6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e74:	f000 ba5c 	b.w	8007330 <__retarget_lock_init_recursive>
 8006e78:	bd10      	pop	{r4, pc}
 8006e7a:	bf00      	nop
 8006e7c:	08007089 	.word	0x08007089
 8006e80:	080070ab 	.word	0x080070ab
 8006e84:	080070e3 	.word	0x080070e3
 8006e88:	08007107 	.word	0x08007107
 8006e8c:	2000041c 	.word	0x2000041c

08006e90 <stdio_exit_handler>:
 8006e90:	4a02      	ldr	r2, [pc, #8]	@ (8006e9c <stdio_exit_handler+0xc>)
 8006e92:	4903      	ldr	r1, [pc, #12]	@ (8006ea0 <stdio_exit_handler+0x10>)
 8006e94:	4803      	ldr	r0, [pc, #12]	@ (8006ea4 <stdio_exit_handler+0x14>)
 8006e96:	f000 b869 	b.w	8006f6c <_fwalk_sglue>
 8006e9a:	bf00      	nop
 8006e9c:	20000014 	.word	0x20000014
 8006ea0:	08008c69 	.word	0x08008c69
 8006ea4:	20000024 	.word	0x20000024

08006ea8 <cleanup_stdio>:
 8006ea8:	6841      	ldr	r1, [r0, #4]
 8006eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8006edc <cleanup_stdio+0x34>)
 8006eac:	4299      	cmp	r1, r3
 8006eae:	b510      	push	{r4, lr}
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	d001      	beq.n	8006eb8 <cleanup_stdio+0x10>
 8006eb4:	f001 fed8 	bl	8008c68 <_fflush_r>
 8006eb8:	68a1      	ldr	r1, [r4, #8]
 8006eba:	4b09      	ldr	r3, [pc, #36]	@ (8006ee0 <cleanup_stdio+0x38>)
 8006ebc:	4299      	cmp	r1, r3
 8006ebe:	d002      	beq.n	8006ec6 <cleanup_stdio+0x1e>
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f001 fed1 	bl	8008c68 <_fflush_r>
 8006ec6:	68e1      	ldr	r1, [r4, #12]
 8006ec8:	4b06      	ldr	r3, [pc, #24]	@ (8006ee4 <cleanup_stdio+0x3c>)
 8006eca:	4299      	cmp	r1, r3
 8006ecc:	d004      	beq.n	8006ed8 <cleanup_stdio+0x30>
 8006ece:	4620      	mov	r0, r4
 8006ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ed4:	f001 bec8 	b.w	8008c68 <_fflush_r>
 8006ed8:	bd10      	pop	{r4, pc}
 8006eda:	bf00      	nop
 8006edc:	2000041c 	.word	0x2000041c
 8006ee0:	20000484 	.word	0x20000484
 8006ee4:	200004ec 	.word	0x200004ec

08006ee8 <global_stdio_init.part.0>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	4b0b      	ldr	r3, [pc, #44]	@ (8006f18 <global_stdio_init.part.0+0x30>)
 8006eec:	4c0b      	ldr	r4, [pc, #44]	@ (8006f1c <global_stdio_init.part.0+0x34>)
 8006eee:	4a0c      	ldr	r2, [pc, #48]	@ (8006f20 <global_stdio_init.part.0+0x38>)
 8006ef0:	601a      	str	r2, [r3, #0]
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	2104      	movs	r1, #4
 8006ef8:	f7ff ff94 	bl	8006e24 <std>
 8006efc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f00:	2201      	movs	r2, #1
 8006f02:	2109      	movs	r1, #9
 8006f04:	f7ff ff8e 	bl	8006e24 <std>
 8006f08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f0c:	2202      	movs	r2, #2
 8006f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f12:	2112      	movs	r1, #18
 8006f14:	f7ff bf86 	b.w	8006e24 <std>
 8006f18:	20000554 	.word	0x20000554
 8006f1c:	2000041c 	.word	0x2000041c
 8006f20:	08006e91 	.word	0x08006e91

08006f24 <__sfp_lock_acquire>:
 8006f24:	4801      	ldr	r0, [pc, #4]	@ (8006f2c <__sfp_lock_acquire+0x8>)
 8006f26:	f000 ba04 	b.w	8007332 <__retarget_lock_acquire_recursive>
 8006f2a:	bf00      	nop
 8006f2c:	2000055d 	.word	0x2000055d

08006f30 <__sfp_lock_release>:
 8006f30:	4801      	ldr	r0, [pc, #4]	@ (8006f38 <__sfp_lock_release+0x8>)
 8006f32:	f000 b9ff 	b.w	8007334 <__retarget_lock_release_recursive>
 8006f36:	bf00      	nop
 8006f38:	2000055d 	.word	0x2000055d

08006f3c <__sinit>:
 8006f3c:	b510      	push	{r4, lr}
 8006f3e:	4604      	mov	r4, r0
 8006f40:	f7ff fff0 	bl	8006f24 <__sfp_lock_acquire>
 8006f44:	6a23      	ldr	r3, [r4, #32]
 8006f46:	b11b      	cbz	r3, 8006f50 <__sinit+0x14>
 8006f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f4c:	f7ff bff0 	b.w	8006f30 <__sfp_lock_release>
 8006f50:	4b04      	ldr	r3, [pc, #16]	@ (8006f64 <__sinit+0x28>)
 8006f52:	6223      	str	r3, [r4, #32]
 8006f54:	4b04      	ldr	r3, [pc, #16]	@ (8006f68 <__sinit+0x2c>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d1f5      	bne.n	8006f48 <__sinit+0xc>
 8006f5c:	f7ff ffc4 	bl	8006ee8 <global_stdio_init.part.0>
 8006f60:	e7f2      	b.n	8006f48 <__sinit+0xc>
 8006f62:	bf00      	nop
 8006f64:	08006ea9 	.word	0x08006ea9
 8006f68:	20000554 	.word	0x20000554

08006f6c <_fwalk_sglue>:
 8006f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f70:	4607      	mov	r7, r0
 8006f72:	4688      	mov	r8, r1
 8006f74:	4614      	mov	r4, r2
 8006f76:	2600      	movs	r6, #0
 8006f78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f7c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f80:	d505      	bpl.n	8006f8e <_fwalk_sglue+0x22>
 8006f82:	6824      	ldr	r4, [r4, #0]
 8006f84:	2c00      	cmp	r4, #0
 8006f86:	d1f7      	bne.n	8006f78 <_fwalk_sglue+0xc>
 8006f88:	4630      	mov	r0, r6
 8006f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f8e:	89ab      	ldrh	r3, [r5, #12]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d907      	bls.n	8006fa4 <_fwalk_sglue+0x38>
 8006f94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	d003      	beq.n	8006fa4 <_fwalk_sglue+0x38>
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	4638      	mov	r0, r7
 8006fa0:	47c0      	blx	r8
 8006fa2:	4306      	orrs	r6, r0
 8006fa4:	3568      	adds	r5, #104	@ 0x68
 8006fa6:	e7e9      	b.n	8006f7c <_fwalk_sglue+0x10>

08006fa8 <iprintf>:
 8006fa8:	b40f      	push	{r0, r1, r2, r3}
 8006faa:	b507      	push	{r0, r1, r2, lr}
 8006fac:	4906      	ldr	r1, [pc, #24]	@ (8006fc8 <iprintf+0x20>)
 8006fae:	ab04      	add	r3, sp, #16
 8006fb0:	6808      	ldr	r0, [r1, #0]
 8006fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fb6:	6881      	ldr	r1, [r0, #8]
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	f001 fcb9 	bl	8008930 <_vfiprintf_r>
 8006fbe:	b003      	add	sp, #12
 8006fc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fc4:	b004      	add	sp, #16
 8006fc6:	4770      	bx	lr
 8006fc8:	20000020 	.word	0x20000020

08006fcc <_puts_r>:
 8006fcc:	6a03      	ldr	r3, [r0, #32]
 8006fce:	b570      	push	{r4, r5, r6, lr}
 8006fd0:	6884      	ldr	r4, [r0, #8]
 8006fd2:	4605      	mov	r5, r0
 8006fd4:	460e      	mov	r6, r1
 8006fd6:	b90b      	cbnz	r3, 8006fdc <_puts_r+0x10>
 8006fd8:	f7ff ffb0 	bl	8006f3c <__sinit>
 8006fdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fde:	07db      	lsls	r3, r3, #31
 8006fe0:	d405      	bmi.n	8006fee <_puts_r+0x22>
 8006fe2:	89a3      	ldrh	r3, [r4, #12]
 8006fe4:	0598      	lsls	r0, r3, #22
 8006fe6:	d402      	bmi.n	8006fee <_puts_r+0x22>
 8006fe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fea:	f000 f9a2 	bl	8007332 <__retarget_lock_acquire_recursive>
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	0719      	lsls	r1, r3, #28
 8006ff2:	d502      	bpl.n	8006ffa <_puts_r+0x2e>
 8006ff4:	6923      	ldr	r3, [r4, #16]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d135      	bne.n	8007066 <_puts_r+0x9a>
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	f000 f8c5 	bl	800718c <__swsetup_r>
 8007002:	b380      	cbz	r0, 8007066 <_puts_r+0x9a>
 8007004:	f04f 35ff 	mov.w	r5, #4294967295
 8007008:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800700a:	07da      	lsls	r2, r3, #31
 800700c:	d405      	bmi.n	800701a <_puts_r+0x4e>
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	059b      	lsls	r3, r3, #22
 8007012:	d402      	bmi.n	800701a <_puts_r+0x4e>
 8007014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007016:	f000 f98d 	bl	8007334 <__retarget_lock_release_recursive>
 800701a:	4628      	mov	r0, r5
 800701c:	bd70      	pop	{r4, r5, r6, pc}
 800701e:	2b00      	cmp	r3, #0
 8007020:	da04      	bge.n	800702c <_puts_r+0x60>
 8007022:	69a2      	ldr	r2, [r4, #24]
 8007024:	429a      	cmp	r2, r3
 8007026:	dc17      	bgt.n	8007058 <_puts_r+0x8c>
 8007028:	290a      	cmp	r1, #10
 800702a:	d015      	beq.n	8007058 <_puts_r+0x8c>
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	1c5a      	adds	r2, r3, #1
 8007030:	6022      	str	r2, [r4, #0]
 8007032:	7019      	strb	r1, [r3, #0]
 8007034:	68a3      	ldr	r3, [r4, #8]
 8007036:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800703a:	3b01      	subs	r3, #1
 800703c:	60a3      	str	r3, [r4, #8]
 800703e:	2900      	cmp	r1, #0
 8007040:	d1ed      	bne.n	800701e <_puts_r+0x52>
 8007042:	2b00      	cmp	r3, #0
 8007044:	da11      	bge.n	800706a <_puts_r+0x9e>
 8007046:	4622      	mov	r2, r4
 8007048:	210a      	movs	r1, #10
 800704a:	4628      	mov	r0, r5
 800704c:	f000 f85f 	bl	800710e <__swbuf_r>
 8007050:	3001      	adds	r0, #1
 8007052:	d0d7      	beq.n	8007004 <_puts_r+0x38>
 8007054:	250a      	movs	r5, #10
 8007056:	e7d7      	b.n	8007008 <_puts_r+0x3c>
 8007058:	4622      	mov	r2, r4
 800705a:	4628      	mov	r0, r5
 800705c:	f000 f857 	bl	800710e <__swbuf_r>
 8007060:	3001      	adds	r0, #1
 8007062:	d1e7      	bne.n	8007034 <_puts_r+0x68>
 8007064:	e7ce      	b.n	8007004 <_puts_r+0x38>
 8007066:	3e01      	subs	r6, #1
 8007068:	e7e4      	b.n	8007034 <_puts_r+0x68>
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	1c5a      	adds	r2, r3, #1
 800706e:	6022      	str	r2, [r4, #0]
 8007070:	220a      	movs	r2, #10
 8007072:	701a      	strb	r2, [r3, #0]
 8007074:	e7ee      	b.n	8007054 <_puts_r+0x88>
	...

08007078 <puts>:
 8007078:	4b02      	ldr	r3, [pc, #8]	@ (8007084 <puts+0xc>)
 800707a:	4601      	mov	r1, r0
 800707c:	6818      	ldr	r0, [r3, #0]
 800707e:	f7ff bfa5 	b.w	8006fcc <_puts_r>
 8007082:	bf00      	nop
 8007084:	20000020 	.word	0x20000020

08007088 <__sread>:
 8007088:	b510      	push	{r4, lr}
 800708a:	460c      	mov	r4, r1
 800708c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007090:	f000 f900 	bl	8007294 <_read_r>
 8007094:	2800      	cmp	r0, #0
 8007096:	bfab      	itete	ge
 8007098:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800709a:	89a3      	ldrhlt	r3, [r4, #12]
 800709c:	181b      	addge	r3, r3, r0
 800709e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070a2:	bfac      	ite	ge
 80070a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070a6:	81a3      	strhlt	r3, [r4, #12]
 80070a8:	bd10      	pop	{r4, pc}

080070aa <__swrite>:
 80070aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ae:	461f      	mov	r7, r3
 80070b0:	898b      	ldrh	r3, [r1, #12]
 80070b2:	05db      	lsls	r3, r3, #23
 80070b4:	4605      	mov	r5, r0
 80070b6:	460c      	mov	r4, r1
 80070b8:	4616      	mov	r6, r2
 80070ba:	d505      	bpl.n	80070c8 <__swrite+0x1e>
 80070bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070c0:	2302      	movs	r3, #2
 80070c2:	2200      	movs	r2, #0
 80070c4:	f000 f8d4 	bl	8007270 <_lseek_r>
 80070c8:	89a3      	ldrh	r3, [r4, #12]
 80070ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070d2:	81a3      	strh	r3, [r4, #12]
 80070d4:	4632      	mov	r2, r6
 80070d6:	463b      	mov	r3, r7
 80070d8:	4628      	mov	r0, r5
 80070da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070de:	f000 b8eb 	b.w	80072b8 <_write_r>

080070e2 <__sseek>:
 80070e2:	b510      	push	{r4, lr}
 80070e4:	460c      	mov	r4, r1
 80070e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ea:	f000 f8c1 	bl	8007270 <_lseek_r>
 80070ee:	1c43      	adds	r3, r0, #1
 80070f0:	89a3      	ldrh	r3, [r4, #12]
 80070f2:	bf15      	itete	ne
 80070f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80070f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80070fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80070fe:	81a3      	strheq	r3, [r4, #12]
 8007100:	bf18      	it	ne
 8007102:	81a3      	strhne	r3, [r4, #12]
 8007104:	bd10      	pop	{r4, pc}

08007106 <__sclose>:
 8007106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800710a:	f000 b8a1 	b.w	8007250 <_close_r>

0800710e <__swbuf_r>:
 800710e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007110:	460e      	mov	r6, r1
 8007112:	4614      	mov	r4, r2
 8007114:	4605      	mov	r5, r0
 8007116:	b118      	cbz	r0, 8007120 <__swbuf_r+0x12>
 8007118:	6a03      	ldr	r3, [r0, #32]
 800711a:	b90b      	cbnz	r3, 8007120 <__swbuf_r+0x12>
 800711c:	f7ff ff0e 	bl	8006f3c <__sinit>
 8007120:	69a3      	ldr	r3, [r4, #24]
 8007122:	60a3      	str	r3, [r4, #8]
 8007124:	89a3      	ldrh	r3, [r4, #12]
 8007126:	071a      	lsls	r2, r3, #28
 8007128:	d501      	bpl.n	800712e <__swbuf_r+0x20>
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	b943      	cbnz	r3, 8007140 <__swbuf_r+0x32>
 800712e:	4621      	mov	r1, r4
 8007130:	4628      	mov	r0, r5
 8007132:	f000 f82b 	bl	800718c <__swsetup_r>
 8007136:	b118      	cbz	r0, 8007140 <__swbuf_r+0x32>
 8007138:	f04f 37ff 	mov.w	r7, #4294967295
 800713c:	4638      	mov	r0, r7
 800713e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007140:	6823      	ldr	r3, [r4, #0]
 8007142:	6922      	ldr	r2, [r4, #16]
 8007144:	1a98      	subs	r0, r3, r2
 8007146:	6963      	ldr	r3, [r4, #20]
 8007148:	b2f6      	uxtb	r6, r6
 800714a:	4283      	cmp	r3, r0
 800714c:	4637      	mov	r7, r6
 800714e:	dc05      	bgt.n	800715c <__swbuf_r+0x4e>
 8007150:	4621      	mov	r1, r4
 8007152:	4628      	mov	r0, r5
 8007154:	f001 fd88 	bl	8008c68 <_fflush_r>
 8007158:	2800      	cmp	r0, #0
 800715a:	d1ed      	bne.n	8007138 <__swbuf_r+0x2a>
 800715c:	68a3      	ldr	r3, [r4, #8]
 800715e:	3b01      	subs	r3, #1
 8007160:	60a3      	str	r3, [r4, #8]
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	1c5a      	adds	r2, r3, #1
 8007166:	6022      	str	r2, [r4, #0]
 8007168:	701e      	strb	r6, [r3, #0]
 800716a:	6962      	ldr	r2, [r4, #20]
 800716c:	1c43      	adds	r3, r0, #1
 800716e:	429a      	cmp	r2, r3
 8007170:	d004      	beq.n	800717c <__swbuf_r+0x6e>
 8007172:	89a3      	ldrh	r3, [r4, #12]
 8007174:	07db      	lsls	r3, r3, #31
 8007176:	d5e1      	bpl.n	800713c <__swbuf_r+0x2e>
 8007178:	2e0a      	cmp	r6, #10
 800717a:	d1df      	bne.n	800713c <__swbuf_r+0x2e>
 800717c:	4621      	mov	r1, r4
 800717e:	4628      	mov	r0, r5
 8007180:	f001 fd72 	bl	8008c68 <_fflush_r>
 8007184:	2800      	cmp	r0, #0
 8007186:	d0d9      	beq.n	800713c <__swbuf_r+0x2e>
 8007188:	e7d6      	b.n	8007138 <__swbuf_r+0x2a>
	...

0800718c <__swsetup_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	4b29      	ldr	r3, [pc, #164]	@ (8007234 <__swsetup_r+0xa8>)
 8007190:	4605      	mov	r5, r0
 8007192:	6818      	ldr	r0, [r3, #0]
 8007194:	460c      	mov	r4, r1
 8007196:	b118      	cbz	r0, 80071a0 <__swsetup_r+0x14>
 8007198:	6a03      	ldr	r3, [r0, #32]
 800719a:	b90b      	cbnz	r3, 80071a0 <__swsetup_r+0x14>
 800719c:	f7ff fece 	bl	8006f3c <__sinit>
 80071a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071a4:	0719      	lsls	r1, r3, #28
 80071a6:	d422      	bmi.n	80071ee <__swsetup_r+0x62>
 80071a8:	06da      	lsls	r2, r3, #27
 80071aa:	d407      	bmi.n	80071bc <__swsetup_r+0x30>
 80071ac:	2209      	movs	r2, #9
 80071ae:	602a      	str	r2, [r5, #0]
 80071b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071b4:	81a3      	strh	r3, [r4, #12]
 80071b6:	f04f 30ff 	mov.w	r0, #4294967295
 80071ba:	e033      	b.n	8007224 <__swsetup_r+0x98>
 80071bc:	0758      	lsls	r0, r3, #29
 80071be:	d512      	bpl.n	80071e6 <__swsetup_r+0x5a>
 80071c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071c2:	b141      	cbz	r1, 80071d6 <__swsetup_r+0x4a>
 80071c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071c8:	4299      	cmp	r1, r3
 80071ca:	d002      	beq.n	80071d2 <__swsetup_r+0x46>
 80071cc:	4628      	mov	r0, r5
 80071ce:	f000 ff0b 	bl	8007fe8 <_free_r>
 80071d2:	2300      	movs	r3, #0
 80071d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80071d6:	89a3      	ldrh	r3, [r4, #12]
 80071d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80071dc:	81a3      	strh	r3, [r4, #12]
 80071de:	2300      	movs	r3, #0
 80071e0:	6063      	str	r3, [r4, #4]
 80071e2:	6923      	ldr	r3, [r4, #16]
 80071e4:	6023      	str	r3, [r4, #0]
 80071e6:	89a3      	ldrh	r3, [r4, #12]
 80071e8:	f043 0308 	orr.w	r3, r3, #8
 80071ec:	81a3      	strh	r3, [r4, #12]
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	b94b      	cbnz	r3, 8007206 <__swsetup_r+0x7a>
 80071f2:	89a3      	ldrh	r3, [r4, #12]
 80071f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80071f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071fc:	d003      	beq.n	8007206 <__swsetup_r+0x7a>
 80071fe:	4621      	mov	r1, r4
 8007200:	4628      	mov	r0, r5
 8007202:	f001 fd7f 	bl	8008d04 <__smakebuf_r>
 8007206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800720a:	f013 0201 	ands.w	r2, r3, #1
 800720e:	d00a      	beq.n	8007226 <__swsetup_r+0x9a>
 8007210:	2200      	movs	r2, #0
 8007212:	60a2      	str	r2, [r4, #8]
 8007214:	6962      	ldr	r2, [r4, #20]
 8007216:	4252      	negs	r2, r2
 8007218:	61a2      	str	r2, [r4, #24]
 800721a:	6922      	ldr	r2, [r4, #16]
 800721c:	b942      	cbnz	r2, 8007230 <__swsetup_r+0xa4>
 800721e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007222:	d1c5      	bne.n	80071b0 <__swsetup_r+0x24>
 8007224:	bd38      	pop	{r3, r4, r5, pc}
 8007226:	0799      	lsls	r1, r3, #30
 8007228:	bf58      	it	pl
 800722a:	6962      	ldrpl	r2, [r4, #20]
 800722c:	60a2      	str	r2, [r4, #8]
 800722e:	e7f4      	b.n	800721a <__swsetup_r+0x8e>
 8007230:	2000      	movs	r0, #0
 8007232:	e7f7      	b.n	8007224 <__swsetup_r+0x98>
 8007234:	20000020 	.word	0x20000020

08007238 <memset>:
 8007238:	4402      	add	r2, r0
 800723a:	4603      	mov	r3, r0
 800723c:	4293      	cmp	r3, r2
 800723e:	d100      	bne.n	8007242 <memset+0xa>
 8007240:	4770      	bx	lr
 8007242:	f803 1b01 	strb.w	r1, [r3], #1
 8007246:	e7f9      	b.n	800723c <memset+0x4>

08007248 <_localeconv_r>:
 8007248:	4800      	ldr	r0, [pc, #0]	@ (800724c <_localeconv_r+0x4>)
 800724a:	4770      	bx	lr
 800724c:	20000160 	.word	0x20000160

08007250 <_close_r>:
 8007250:	b538      	push	{r3, r4, r5, lr}
 8007252:	4d06      	ldr	r5, [pc, #24]	@ (800726c <_close_r+0x1c>)
 8007254:	2300      	movs	r3, #0
 8007256:	4604      	mov	r4, r0
 8007258:	4608      	mov	r0, r1
 800725a:	602b      	str	r3, [r5, #0]
 800725c:	f7fa fc59 	bl	8001b12 <_close>
 8007260:	1c43      	adds	r3, r0, #1
 8007262:	d102      	bne.n	800726a <_close_r+0x1a>
 8007264:	682b      	ldr	r3, [r5, #0]
 8007266:	b103      	cbz	r3, 800726a <_close_r+0x1a>
 8007268:	6023      	str	r3, [r4, #0]
 800726a:	bd38      	pop	{r3, r4, r5, pc}
 800726c:	20000558 	.word	0x20000558

08007270 <_lseek_r>:
 8007270:	b538      	push	{r3, r4, r5, lr}
 8007272:	4d07      	ldr	r5, [pc, #28]	@ (8007290 <_lseek_r+0x20>)
 8007274:	4604      	mov	r4, r0
 8007276:	4608      	mov	r0, r1
 8007278:	4611      	mov	r1, r2
 800727a:	2200      	movs	r2, #0
 800727c:	602a      	str	r2, [r5, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	f7fa fc6e 	bl	8001b60 <_lseek>
 8007284:	1c43      	adds	r3, r0, #1
 8007286:	d102      	bne.n	800728e <_lseek_r+0x1e>
 8007288:	682b      	ldr	r3, [r5, #0]
 800728a:	b103      	cbz	r3, 800728e <_lseek_r+0x1e>
 800728c:	6023      	str	r3, [r4, #0]
 800728e:	bd38      	pop	{r3, r4, r5, pc}
 8007290:	20000558 	.word	0x20000558

08007294 <_read_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4d07      	ldr	r5, [pc, #28]	@ (80072b4 <_read_r+0x20>)
 8007298:	4604      	mov	r4, r0
 800729a:	4608      	mov	r0, r1
 800729c:	4611      	mov	r1, r2
 800729e:	2200      	movs	r2, #0
 80072a0:	602a      	str	r2, [r5, #0]
 80072a2:	461a      	mov	r2, r3
 80072a4:	f7fa fc18 	bl	8001ad8 <_read>
 80072a8:	1c43      	adds	r3, r0, #1
 80072aa:	d102      	bne.n	80072b2 <_read_r+0x1e>
 80072ac:	682b      	ldr	r3, [r5, #0]
 80072ae:	b103      	cbz	r3, 80072b2 <_read_r+0x1e>
 80072b0:	6023      	str	r3, [r4, #0]
 80072b2:	bd38      	pop	{r3, r4, r5, pc}
 80072b4:	20000558 	.word	0x20000558

080072b8 <_write_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	4d07      	ldr	r5, [pc, #28]	@ (80072d8 <_write_r+0x20>)
 80072bc:	4604      	mov	r4, r0
 80072be:	4608      	mov	r0, r1
 80072c0:	4611      	mov	r1, r2
 80072c2:	2200      	movs	r2, #0
 80072c4:	602a      	str	r2, [r5, #0]
 80072c6:	461a      	mov	r2, r3
 80072c8:	f7fa f812 	bl	80012f0 <_write>
 80072cc:	1c43      	adds	r3, r0, #1
 80072ce:	d102      	bne.n	80072d6 <_write_r+0x1e>
 80072d0:	682b      	ldr	r3, [r5, #0]
 80072d2:	b103      	cbz	r3, 80072d6 <_write_r+0x1e>
 80072d4:	6023      	str	r3, [r4, #0]
 80072d6:	bd38      	pop	{r3, r4, r5, pc}
 80072d8:	20000558 	.word	0x20000558

080072dc <__errno>:
 80072dc:	4b01      	ldr	r3, [pc, #4]	@ (80072e4 <__errno+0x8>)
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	20000020 	.word	0x20000020

080072e8 <__libc_init_array>:
 80072e8:	b570      	push	{r4, r5, r6, lr}
 80072ea:	4d0d      	ldr	r5, [pc, #52]	@ (8007320 <__libc_init_array+0x38>)
 80072ec:	4c0d      	ldr	r4, [pc, #52]	@ (8007324 <__libc_init_array+0x3c>)
 80072ee:	1b64      	subs	r4, r4, r5
 80072f0:	10a4      	asrs	r4, r4, #2
 80072f2:	2600      	movs	r6, #0
 80072f4:	42a6      	cmp	r6, r4
 80072f6:	d109      	bne.n	800730c <__libc_init_array+0x24>
 80072f8:	4d0b      	ldr	r5, [pc, #44]	@ (8007328 <__libc_init_array+0x40>)
 80072fa:	4c0c      	ldr	r4, [pc, #48]	@ (800732c <__libc_init_array+0x44>)
 80072fc:	f001 fe2e 	bl	8008f5c <_init>
 8007300:	1b64      	subs	r4, r4, r5
 8007302:	10a4      	asrs	r4, r4, #2
 8007304:	2600      	movs	r6, #0
 8007306:	42a6      	cmp	r6, r4
 8007308:	d105      	bne.n	8007316 <__libc_init_array+0x2e>
 800730a:	bd70      	pop	{r4, r5, r6, pc}
 800730c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007310:	4798      	blx	r3
 8007312:	3601      	adds	r6, #1
 8007314:	e7ee      	b.n	80072f4 <__libc_init_array+0xc>
 8007316:	f855 3b04 	ldr.w	r3, [r5], #4
 800731a:	4798      	blx	r3
 800731c:	3601      	adds	r6, #1
 800731e:	e7f2      	b.n	8007306 <__libc_init_array+0x1e>
 8007320:	080096b4 	.word	0x080096b4
 8007324:	080096b4 	.word	0x080096b4
 8007328:	080096b4 	.word	0x080096b4
 800732c:	080096b8 	.word	0x080096b8

08007330 <__retarget_lock_init_recursive>:
 8007330:	4770      	bx	lr

08007332 <__retarget_lock_acquire_recursive>:
 8007332:	4770      	bx	lr

08007334 <__retarget_lock_release_recursive>:
 8007334:	4770      	bx	lr

08007336 <quorem>:
 8007336:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733a:	6903      	ldr	r3, [r0, #16]
 800733c:	690c      	ldr	r4, [r1, #16]
 800733e:	42a3      	cmp	r3, r4
 8007340:	4607      	mov	r7, r0
 8007342:	db7e      	blt.n	8007442 <quorem+0x10c>
 8007344:	3c01      	subs	r4, #1
 8007346:	f101 0814 	add.w	r8, r1, #20
 800734a:	00a3      	lsls	r3, r4, #2
 800734c:	f100 0514 	add.w	r5, r0, #20
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800735c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007360:	3301      	adds	r3, #1
 8007362:	429a      	cmp	r2, r3
 8007364:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007368:	fbb2 f6f3 	udiv	r6, r2, r3
 800736c:	d32e      	bcc.n	80073cc <quorem+0x96>
 800736e:	f04f 0a00 	mov.w	sl, #0
 8007372:	46c4      	mov	ip, r8
 8007374:	46ae      	mov	lr, r5
 8007376:	46d3      	mov	fp, sl
 8007378:	f85c 3b04 	ldr.w	r3, [ip], #4
 800737c:	b298      	uxth	r0, r3
 800737e:	fb06 a000 	mla	r0, r6, r0, sl
 8007382:	0c02      	lsrs	r2, r0, #16
 8007384:	0c1b      	lsrs	r3, r3, #16
 8007386:	fb06 2303 	mla	r3, r6, r3, r2
 800738a:	f8de 2000 	ldr.w	r2, [lr]
 800738e:	b280      	uxth	r0, r0
 8007390:	b292      	uxth	r2, r2
 8007392:	1a12      	subs	r2, r2, r0
 8007394:	445a      	add	r2, fp
 8007396:	f8de 0000 	ldr.w	r0, [lr]
 800739a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800739e:	b29b      	uxth	r3, r3
 80073a0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80073a4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80073a8:	b292      	uxth	r2, r2
 80073aa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80073ae:	45e1      	cmp	r9, ip
 80073b0:	f84e 2b04 	str.w	r2, [lr], #4
 80073b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80073b8:	d2de      	bcs.n	8007378 <quorem+0x42>
 80073ba:	9b00      	ldr	r3, [sp, #0]
 80073bc:	58eb      	ldr	r3, [r5, r3]
 80073be:	b92b      	cbnz	r3, 80073cc <quorem+0x96>
 80073c0:	9b01      	ldr	r3, [sp, #4]
 80073c2:	3b04      	subs	r3, #4
 80073c4:	429d      	cmp	r5, r3
 80073c6:	461a      	mov	r2, r3
 80073c8:	d32f      	bcc.n	800742a <quorem+0xf4>
 80073ca:	613c      	str	r4, [r7, #16]
 80073cc:	4638      	mov	r0, r7
 80073ce:	f001 f97d 	bl	80086cc <__mcmp>
 80073d2:	2800      	cmp	r0, #0
 80073d4:	db25      	blt.n	8007422 <quorem+0xec>
 80073d6:	4629      	mov	r1, r5
 80073d8:	2000      	movs	r0, #0
 80073da:	f858 2b04 	ldr.w	r2, [r8], #4
 80073de:	f8d1 c000 	ldr.w	ip, [r1]
 80073e2:	fa1f fe82 	uxth.w	lr, r2
 80073e6:	fa1f f38c 	uxth.w	r3, ip
 80073ea:	eba3 030e 	sub.w	r3, r3, lr
 80073ee:	4403      	add	r3, r0
 80073f0:	0c12      	lsrs	r2, r2, #16
 80073f2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80073f6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007400:	45c1      	cmp	r9, r8
 8007402:	f841 3b04 	str.w	r3, [r1], #4
 8007406:	ea4f 4022 	mov.w	r0, r2, asr #16
 800740a:	d2e6      	bcs.n	80073da <quorem+0xa4>
 800740c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007410:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007414:	b922      	cbnz	r2, 8007420 <quorem+0xea>
 8007416:	3b04      	subs	r3, #4
 8007418:	429d      	cmp	r5, r3
 800741a:	461a      	mov	r2, r3
 800741c:	d30b      	bcc.n	8007436 <quorem+0x100>
 800741e:	613c      	str	r4, [r7, #16]
 8007420:	3601      	adds	r6, #1
 8007422:	4630      	mov	r0, r6
 8007424:	b003      	add	sp, #12
 8007426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800742a:	6812      	ldr	r2, [r2, #0]
 800742c:	3b04      	subs	r3, #4
 800742e:	2a00      	cmp	r2, #0
 8007430:	d1cb      	bne.n	80073ca <quorem+0x94>
 8007432:	3c01      	subs	r4, #1
 8007434:	e7c6      	b.n	80073c4 <quorem+0x8e>
 8007436:	6812      	ldr	r2, [r2, #0]
 8007438:	3b04      	subs	r3, #4
 800743a:	2a00      	cmp	r2, #0
 800743c:	d1ef      	bne.n	800741e <quorem+0xe8>
 800743e:	3c01      	subs	r4, #1
 8007440:	e7ea      	b.n	8007418 <quorem+0xe2>
 8007442:	2000      	movs	r0, #0
 8007444:	e7ee      	b.n	8007424 <quorem+0xee>
	...

08007448 <_dtoa_r>:
 8007448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800744c:	69c7      	ldr	r7, [r0, #28]
 800744e:	b097      	sub	sp, #92	@ 0x5c
 8007450:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007454:	ec55 4b10 	vmov	r4, r5, d0
 8007458:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800745a:	9107      	str	r1, [sp, #28]
 800745c:	4681      	mov	r9, r0
 800745e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007460:	9311      	str	r3, [sp, #68]	@ 0x44
 8007462:	b97f      	cbnz	r7, 8007484 <_dtoa_r+0x3c>
 8007464:	2010      	movs	r0, #16
 8007466:	f000 fe09 	bl	800807c <malloc>
 800746a:	4602      	mov	r2, r0
 800746c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007470:	b920      	cbnz	r0, 800747c <_dtoa_r+0x34>
 8007472:	4ba9      	ldr	r3, [pc, #676]	@ (8007718 <_dtoa_r+0x2d0>)
 8007474:	21ef      	movs	r1, #239	@ 0xef
 8007476:	48a9      	ldr	r0, [pc, #676]	@ (800771c <_dtoa_r+0x2d4>)
 8007478:	f001 fcc0 	bl	8008dfc <__assert_func>
 800747c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007480:	6007      	str	r7, [r0, #0]
 8007482:	60c7      	str	r7, [r0, #12]
 8007484:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007488:	6819      	ldr	r1, [r3, #0]
 800748a:	b159      	cbz	r1, 80074a4 <_dtoa_r+0x5c>
 800748c:	685a      	ldr	r2, [r3, #4]
 800748e:	604a      	str	r2, [r1, #4]
 8007490:	2301      	movs	r3, #1
 8007492:	4093      	lsls	r3, r2
 8007494:	608b      	str	r3, [r1, #8]
 8007496:	4648      	mov	r0, r9
 8007498:	f000 fee6 	bl	8008268 <_Bfree>
 800749c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	1e2b      	subs	r3, r5, #0
 80074a6:	bfb9      	ittee	lt
 80074a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80074ac:	9305      	strlt	r3, [sp, #20]
 80074ae:	2300      	movge	r3, #0
 80074b0:	6033      	strge	r3, [r6, #0]
 80074b2:	9f05      	ldr	r7, [sp, #20]
 80074b4:	4b9a      	ldr	r3, [pc, #616]	@ (8007720 <_dtoa_r+0x2d8>)
 80074b6:	bfbc      	itt	lt
 80074b8:	2201      	movlt	r2, #1
 80074ba:	6032      	strlt	r2, [r6, #0]
 80074bc:	43bb      	bics	r3, r7
 80074be:	d112      	bne.n	80074e6 <_dtoa_r+0x9e>
 80074c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80074c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80074c6:	6013      	str	r3, [r2, #0]
 80074c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074cc:	4323      	orrs	r3, r4
 80074ce:	f000 855a 	beq.w	8007f86 <_dtoa_r+0xb3e>
 80074d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007734 <_dtoa_r+0x2ec>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 855c 	beq.w	8007f96 <_dtoa_r+0xb4e>
 80074de:	f10a 0303 	add.w	r3, sl, #3
 80074e2:	f000 bd56 	b.w	8007f92 <_dtoa_r+0xb4a>
 80074e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80074ea:	2200      	movs	r2, #0
 80074ec:	ec51 0b17 	vmov	r0, r1, d7
 80074f0:	2300      	movs	r3, #0
 80074f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80074f6:	f7f9 fabf 	bl	8000a78 <__aeabi_dcmpeq>
 80074fa:	4680      	mov	r8, r0
 80074fc:	b158      	cbz	r0, 8007516 <_dtoa_r+0xce>
 80074fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007500:	2301      	movs	r3, #1
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007506:	b113      	cbz	r3, 800750e <_dtoa_r+0xc6>
 8007508:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800750a:	4b86      	ldr	r3, [pc, #536]	@ (8007724 <_dtoa_r+0x2dc>)
 800750c:	6013      	str	r3, [r2, #0]
 800750e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007738 <_dtoa_r+0x2f0>
 8007512:	f000 bd40 	b.w	8007f96 <_dtoa_r+0xb4e>
 8007516:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800751a:	aa14      	add	r2, sp, #80	@ 0x50
 800751c:	a915      	add	r1, sp, #84	@ 0x54
 800751e:	4648      	mov	r0, r9
 8007520:	f001 f984 	bl	800882c <__d2b>
 8007524:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007528:	9002      	str	r0, [sp, #8]
 800752a:	2e00      	cmp	r6, #0
 800752c:	d078      	beq.n	8007620 <_dtoa_r+0x1d8>
 800752e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007530:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007538:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800753c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007540:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007544:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007548:	4619      	mov	r1, r3
 800754a:	2200      	movs	r2, #0
 800754c:	4b76      	ldr	r3, [pc, #472]	@ (8007728 <_dtoa_r+0x2e0>)
 800754e:	f7f8 fe73 	bl	8000238 <__aeabi_dsub>
 8007552:	a36b      	add	r3, pc, #428	@ (adr r3, 8007700 <_dtoa_r+0x2b8>)
 8007554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007558:	f7f9 f826 	bl	80005a8 <__aeabi_dmul>
 800755c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007708 <_dtoa_r+0x2c0>)
 800755e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007562:	f7f8 fe6b 	bl	800023c <__adddf3>
 8007566:	4604      	mov	r4, r0
 8007568:	4630      	mov	r0, r6
 800756a:	460d      	mov	r5, r1
 800756c:	f7f8 ffb2 	bl	80004d4 <__aeabi_i2d>
 8007570:	a367      	add	r3, pc, #412	@ (adr r3, 8007710 <_dtoa_r+0x2c8>)
 8007572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007576:	f7f9 f817 	bl	80005a8 <__aeabi_dmul>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	4620      	mov	r0, r4
 8007580:	4629      	mov	r1, r5
 8007582:	f7f8 fe5b 	bl	800023c <__adddf3>
 8007586:	4604      	mov	r4, r0
 8007588:	460d      	mov	r5, r1
 800758a:	f7f9 fabd 	bl	8000b08 <__aeabi_d2iz>
 800758e:	2200      	movs	r2, #0
 8007590:	4607      	mov	r7, r0
 8007592:	2300      	movs	r3, #0
 8007594:	4620      	mov	r0, r4
 8007596:	4629      	mov	r1, r5
 8007598:	f7f9 fa78 	bl	8000a8c <__aeabi_dcmplt>
 800759c:	b140      	cbz	r0, 80075b0 <_dtoa_r+0x168>
 800759e:	4638      	mov	r0, r7
 80075a0:	f7f8 ff98 	bl	80004d4 <__aeabi_i2d>
 80075a4:	4622      	mov	r2, r4
 80075a6:	462b      	mov	r3, r5
 80075a8:	f7f9 fa66 	bl	8000a78 <__aeabi_dcmpeq>
 80075ac:	b900      	cbnz	r0, 80075b0 <_dtoa_r+0x168>
 80075ae:	3f01      	subs	r7, #1
 80075b0:	2f16      	cmp	r7, #22
 80075b2:	d852      	bhi.n	800765a <_dtoa_r+0x212>
 80075b4:	4b5d      	ldr	r3, [pc, #372]	@ (800772c <_dtoa_r+0x2e4>)
 80075b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075c2:	f7f9 fa63 	bl	8000a8c <__aeabi_dcmplt>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	d049      	beq.n	800765e <_dtoa_r+0x216>
 80075ca:	3f01      	subs	r7, #1
 80075cc:	2300      	movs	r3, #0
 80075ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80075d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075d2:	1b9b      	subs	r3, r3, r6
 80075d4:	1e5a      	subs	r2, r3, #1
 80075d6:	bf45      	ittet	mi
 80075d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80075dc:	9300      	strmi	r3, [sp, #0]
 80075de:	2300      	movpl	r3, #0
 80075e0:	2300      	movmi	r3, #0
 80075e2:	9206      	str	r2, [sp, #24]
 80075e4:	bf54      	ite	pl
 80075e6:	9300      	strpl	r3, [sp, #0]
 80075e8:	9306      	strmi	r3, [sp, #24]
 80075ea:	2f00      	cmp	r7, #0
 80075ec:	db39      	blt.n	8007662 <_dtoa_r+0x21a>
 80075ee:	9b06      	ldr	r3, [sp, #24]
 80075f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80075f2:	443b      	add	r3, r7
 80075f4:	9306      	str	r3, [sp, #24]
 80075f6:	2300      	movs	r3, #0
 80075f8:	9308      	str	r3, [sp, #32]
 80075fa:	9b07      	ldr	r3, [sp, #28]
 80075fc:	2b09      	cmp	r3, #9
 80075fe:	d863      	bhi.n	80076c8 <_dtoa_r+0x280>
 8007600:	2b05      	cmp	r3, #5
 8007602:	bfc4      	itt	gt
 8007604:	3b04      	subgt	r3, #4
 8007606:	9307      	strgt	r3, [sp, #28]
 8007608:	9b07      	ldr	r3, [sp, #28]
 800760a:	f1a3 0302 	sub.w	r3, r3, #2
 800760e:	bfcc      	ite	gt
 8007610:	2400      	movgt	r4, #0
 8007612:	2401      	movle	r4, #1
 8007614:	2b03      	cmp	r3, #3
 8007616:	d863      	bhi.n	80076e0 <_dtoa_r+0x298>
 8007618:	e8df f003 	tbb	[pc, r3]
 800761c:	2b375452 	.word	0x2b375452
 8007620:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007624:	441e      	add	r6, r3
 8007626:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800762a:	2b20      	cmp	r3, #32
 800762c:	bfc1      	itttt	gt
 800762e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007632:	409f      	lslgt	r7, r3
 8007634:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007638:	fa24 f303 	lsrgt.w	r3, r4, r3
 800763c:	bfd6      	itet	le
 800763e:	f1c3 0320 	rsble	r3, r3, #32
 8007642:	ea47 0003 	orrgt.w	r0, r7, r3
 8007646:	fa04 f003 	lslle.w	r0, r4, r3
 800764a:	f7f8 ff33 	bl	80004b4 <__aeabi_ui2d>
 800764e:	2201      	movs	r2, #1
 8007650:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007654:	3e01      	subs	r6, #1
 8007656:	9212      	str	r2, [sp, #72]	@ 0x48
 8007658:	e776      	b.n	8007548 <_dtoa_r+0x100>
 800765a:	2301      	movs	r3, #1
 800765c:	e7b7      	b.n	80075ce <_dtoa_r+0x186>
 800765e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007660:	e7b6      	b.n	80075d0 <_dtoa_r+0x188>
 8007662:	9b00      	ldr	r3, [sp, #0]
 8007664:	1bdb      	subs	r3, r3, r7
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	427b      	negs	r3, r7
 800766a:	9308      	str	r3, [sp, #32]
 800766c:	2300      	movs	r3, #0
 800766e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007670:	e7c3      	b.n	80075fa <_dtoa_r+0x1b2>
 8007672:	2301      	movs	r3, #1
 8007674:	9309      	str	r3, [sp, #36]	@ 0x24
 8007676:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007678:	eb07 0b03 	add.w	fp, r7, r3
 800767c:	f10b 0301 	add.w	r3, fp, #1
 8007680:	2b01      	cmp	r3, #1
 8007682:	9303      	str	r3, [sp, #12]
 8007684:	bfb8      	it	lt
 8007686:	2301      	movlt	r3, #1
 8007688:	e006      	b.n	8007698 <_dtoa_r+0x250>
 800768a:	2301      	movs	r3, #1
 800768c:	9309      	str	r3, [sp, #36]	@ 0x24
 800768e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007690:	2b00      	cmp	r3, #0
 8007692:	dd28      	ble.n	80076e6 <_dtoa_r+0x29e>
 8007694:	469b      	mov	fp, r3
 8007696:	9303      	str	r3, [sp, #12]
 8007698:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800769c:	2100      	movs	r1, #0
 800769e:	2204      	movs	r2, #4
 80076a0:	f102 0514 	add.w	r5, r2, #20
 80076a4:	429d      	cmp	r5, r3
 80076a6:	d926      	bls.n	80076f6 <_dtoa_r+0x2ae>
 80076a8:	6041      	str	r1, [r0, #4]
 80076aa:	4648      	mov	r0, r9
 80076ac:	f000 fd9c 	bl	80081e8 <_Balloc>
 80076b0:	4682      	mov	sl, r0
 80076b2:	2800      	cmp	r0, #0
 80076b4:	d142      	bne.n	800773c <_dtoa_r+0x2f4>
 80076b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007730 <_dtoa_r+0x2e8>)
 80076b8:	4602      	mov	r2, r0
 80076ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80076be:	e6da      	b.n	8007476 <_dtoa_r+0x2e>
 80076c0:	2300      	movs	r3, #0
 80076c2:	e7e3      	b.n	800768c <_dtoa_r+0x244>
 80076c4:	2300      	movs	r3, #0
 80076c6:	e7d5      	b.n	8007674 <_dtoa_r+0x22c>
 80076c8:	2401      	movs	r4, #1
 80076ca:	2300      	movs	r3, #0
 80076cc:	9307      	str	r3, [sp, #28]
 80076ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80076d0:	f04f 3bff 	mov.w	fp, #4294967295
 80076d4:	2200      	movs	r2, #0
 80076d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80076da:	2312      	movs	r3, #18
 80076dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80076de:	e7db      	b.n	8007698 <_dtoa_r+0x250>
 80076e0:	2301      	movs	r3, #1
 80076e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80076e4:	e7f4      	b.n	80076d0 <_dtoa_r+0x288>
 80076e6:	f04f 0b01 	mov.w	fp, #1
 80076ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80076ee:	465b      	mov	r3, fp
 80076f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80076f4:	e7d0      	b.n	8007698 <_dtoa_r+0x250>
 80076f6:	3101      	adds	r1, #1
 80076f8:	0052      	lsls	r2, r2, #1
 80076fa:	e7d1      	b.n	80076a0 <_dtoa_r+0x258>
 80076fc:	f3af 8000 	nop.w
 8007700:	636f4361 	.word	0x636f4361
 8007704:	3fd287a7 	.word	0x3fd287a7
 8007708:	8b60c8b3 	.word	0x8b60c8b3
 800770c:	3fc68a28 	.word	0x3fc68a28
 8007710:	509f79fb 	.word	0x509f79fb
 8007714:	3fd34413 	.word	0x3fd34413
 8007718:	08009379 	.word	0x08009379
 800771c:	08009390 	.word	0x08009390
 8007720:	7ff00000 	.word	0x7ff00000
 8007724:	08009349 	.word	0x08009349
 8007728:	3ff80000 	.word	0x3ff80000
 800772c:	080094e0 	.word	0x080094e0
 8007730:	080093e8 	.word	0x080093e8
 8007734:	08009375 	.word	0x08009375
 8007738:	08009348 	.word	0x08009348
 800773c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007740:	6018      	str	r0, [r3, #0]
 8007742:	9b03      	ldr	r3, [sp, #12]
 8007744:	2b0e      	cmp	r3, #14
 8007746:	f200 80a1 	bhi.w	800788c <_dtoa_r+0x444>
 800774a:	2c00      	cmp	r4, #0
 800774c:	f000 809e 	beq.w	800788c <_dtoa_r+0x444>
 8007750:	2f00      	cmp	r7, #0
 8007752:	dd33      	ble.n	80077bc <_dtoa_r+0x374>
 8007754:	4b9c      	ldr	r3, [pc, #624]	@ (80079c8 <_dtoa_r+0x580>)
 8007756:	f007 020f 	and.w	r2, r7, #15
 800775a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800775e:	ed93 7b00 	vldr	d7, [r3]
 8007762:	05f8      	lsls	r0, r7, #23
 8007764:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007768:	ea4f 1427 	mov.w	r4, r7, asr #4
 800776c:	d516      	bpl.n	800779c <_dtoa_r+0x354>
 800776e:	4b97      	ldr	r3, [pc, #604]	@ (80079cc <_dtoa_r+0x584>)
 8007770:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007774:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007778:	f7f9 f840 	bl	80007fc <__aeabi_ddiv>
 800777c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007780:	f004 040f 	and.w	r4, r4, #15
 8007784:	2603      	movs	r6, #3
 8007786:	4d91      	ldr	r5, [pc, #580]	@ (80079cc <_dtoa_r+0x584>)
 8007788:	b954      	cbnz	r4, 80077a0 <_dtoa_r+0x358>
 800778a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800778e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007792:	f7f9 f833 	bl	80007fc <__aeabi_ddiv>
 8007796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800779a:	e028      	b.n	80077ee <_dtoa_r+0x3a6>
 800779c:	2602      	movs	r6, #2
 800779e:	e7f2      	b.n	8007786 <_dtoa_r+0x33e>
 80077a0:	07e1      	lsls	r1, r4, #31
 80077a2:	d508      	bpl.n	80077b6 <_dtoa_r+0x36e>
 80077a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80077a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077ac:	f7f8 fefc 	bl	80005a8 <__aeabi_dmul>
 80077b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077b4:	3601      	adds	r6, #1
 80077b6:	1064      	asrs	r4, r4, #1
 80077b8:	3508      	adds	r5, #8
 80077ba:	e7e5      	b.n	8007788 <_dtoa_r+0x340>
 80077bc:	f000 80af 	beq.w	800791e <_dtoa_r+0x4d6>
 80077c0:	427c      	negs	r4, r7
 80077c2:	4b81      	ldr	r3, [pc, #516]	@ (80079c8 <_dtoa_r+0x580>)
 80077c4:	4d81      	ldr	r5, [pc, #516]	@ (80079cc <_dtoa_r+0x584>)
 80077c6:	f004 020f 	and.w	r2, r4, #15
 80077ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077d6:	f7f8 fee7 	bl	80005a8 <__aeabi_dmul>
 80077da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077de:	1124      	asrs	r4, r4, #4
 80077e0:	2300      	movs	r3, #0
 80077e2:	2602      	movs	r6, #2
 80077e4:	2c00      	cmp	r4, #0
 80077e6:	f040 808f 	bne.w	8007908 <_dtoa_r+0x4c0>
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1d3      	bne.n	8007796 <_dtoa_r+0x34e>
 80077ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 8094 	beq.w	8007922 <_dtoa_r+0x4da>
 80077fa:	4b75      	ldr	r3, [pc, #468]	@ (80079d0 <_dtoa_r+0x588>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	4620      	mov	r0, r4
 8007800:	4629      	mov	r1, r5
 8007802:	f7f9 f943 	bl	8000a8c <__aeabi_dcmplt>
 8007806:	2800      	cmp	r0, #0
 8007808:	f000 808b 	beq.w	8007922 <_dtoa_r+0x4da>
 800780c:	9b03      	ldr	r3, [sp, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	f000 8087 	beq.w	8007922 <_dtoa_r+0x4da>
 8007814:	f1bb 0f00 	cmp.w	fp, #0
 8007818:	dd34      	ble.n	8007884 <_dtoa_r+0x43c>
 800781a:	4620      	mov	r0, r4
 800781c:	4b6d      	ldr	r3, [pc, #436]	@ (80079d4 <_dtoa_r+0x58c>)
 800781e:	2200      	movs	r2, #0
 8007820:	4629      	mov	r1, r5
 8007822:	f7f8 fec1 	bl	80005a8 <__aeabi_dmul>
 8007826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800782a:	f107 38ff 	add.w	r8, r7, #4294967295
 800782e:	3601      	adds	r6, #1
 8007830:	465c      	mov	r4, fp
 8007832:	4630      	mov	r0, r6
 8007834:	f7f8 fe4e 	bl	80004d4 <__aeabi_i2d>
 8007838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800783c:	f7f8 feb4 	bl	80005a8 <__aeabi_dmul>
 8007840:	4b65      	ldr	r3, [pc, #404]	@ (80079d8 <_dtoa_r+0x590>)
 8007842:	2200      	movs	r2, #0
 8007844:	f7f8 fcfa 	bl	800023c <__adddf3>
 8007848:	4605      	mov	r5, r0
 800784a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800784e:	2c00      	cmp	r4, #0
 8007850:	d16a      	bne.n	8007928 <_dtoa_r+0x4e0>
 8007852:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007856:	4b61      	ldr	r3, [pc, #388]	@ (80079dc <_dtoa_r+0x594>)
 8007858:	2200      	movs	r2, #0
 800785a:	f7f8 fced 	bl	8000238 <__aeabi_dsub>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007866:	462a      	mov	r2, r5
 8007868:	4633      	mov	r3, r6
 800786a:	f7f9 f92d 	bl	8000ac8 <__aeabi_dcmpgt>
 800786e:	2800      	cmp	r0, #0
 8007870:	f040 8298 	bne.w	8007da4 <_dtoa_r+0x95c>
 8007874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007878:	462a      	mov	r2, r5
 800787a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800787e:	f7f9 f905 	bl	8000a8c <__aeabi_dcmplt>
 8007882:	bb38      	cbnz	r0, 80078d4 <_dtoa_r+0x48c>
 8007884:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007888:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800788c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800788e:	2b00      	cmp	r3, #0
 8007890:	f2c0 8157 	blt.w	8007b42 <_dtoa_r+0x6fa>
 8007894:	2f0e      	cmp	r7, #14
 8007896:	f300 8154 	bgt.w	8007b42 <_dtoa_r+0x6fa>
 800789a:	4b4b      	ldr	r3, [pc, #300]	@ (80079c8 <_dtoa_r+0x580>)
 800789c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078a0:	ed93 7b00 	vldr	d7, [r3]
 80078a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	ed8d 7b00 	vstr	d7, [sp]
 80078ac:	f280 80e5 	bge.w	8007a7a <_dtoa_r+0x632>
 80078b0:	9b03      	ldr	r3, [sp, #12]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f300 80e1 	bgt.w	8007a7a <_dtoa_r+0x632>
 80078b8:	d10c      	bne.n	80078d4 <_dtoa_r+0x48c>
 80078ba:	4b48      	ldr	r3, [pc, #288]	@ (80079dc <_dtoa_r+0x594>)
 80078bc:	2200      	movs	r2, #0
 80078be:	ec51 0b17 	vmov	r0, r1, d7
 80078c2:	f7f8 fe71 	bl	80005a8 <__aeabi_dmul>
 80078c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078ca:	f7f9 f8f3 	bl	8000ab4 <__aeabi_dcmpge>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f000 8266 	beq.w	8007da0 <_dtoa_r+0x958>
 80078d4:	2400      	movs	r4, #0
 80078d6:	4625      	mov	r5, r4
 80078d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078da:	4656      	mov	r6, sl
 80078dc:	ea6f 0803 	mvn.w	r8, r3
 80078e0:	2700      	movs	r7, #0
 80078e2:	4621      	mov	r1, r4
 80078e4:	4648      	mov	r0, r9
 80078e6:	f000 fcbf 	bl	8008268 <_Bfree>
 80078ea:	2d00      	cmp	r5, #0
 80078ec:	f000 80bd 	beq.w	8007a6a <_dtoa_r+0x622>
 80078f0:	b12f      	cbz	r7, 80078fe <_dtoa_r+0x4b6>
 80078f2:	42af      	cmp	r7, r5
 80078f4:	d003      	beq.n	80078fe <_dtoa_r+0x4b6>
 80078f6:	4639      	mov	r1, r7
 80078f8:	4648      	mov	r0, r9
 80078fa:	f000 fcb5 	bl	8008268 <_Bfree>
 80078fe:	4629      	mov	r1, r5
 8007900:	4648      	mov	r0, r9
 8007902:	f000 fcb1 	bl	8008268 <_Bfree>
 8007906:	e0b0      	b.n	8007a6a <_dtoa_r+0x622>
 8007908:	07e2      	lsls	r2, r4, #31
 800790a:	d505      	bpl.n	8007918 <_dtoa_r+0x4d0>
 800790c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007910:	f7f8 fe4a 	bl	80005a8 <__aeabi_dmul>
 8007914:	3601      	adds	r6, #1
 8007916:	2301      	movs	r3, #1
 8007918:	1064      	asrs	r4, r4, #1
 800791a:	3508      	adds	r5, #8
 800791c:	e762      	b.n	80077e4 <_dtoa_r+0x39c>
 800791e:	2602      	movs	r6, #2
 8007920:	e765      	b.n	80077ee <_dtoa_r+0x3a6>
 8007922:	9c03      	ldr	r4, [sp, #12]
 8007924:	46b8      	mov	r8, r7
 8007926:	e784      	b.n	8007832 <_dtoa_r+0x3ea>
 8007928:	4b27      	ldr	r3, [pc, #156]	@ (80079c8 <_dtoa_r+0x580>)
 800792a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800792c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007930:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007934:	4454      	add	r4, sl
 8007936:	2900      	cmp	r1, #0
 8007938:	d054      	beq.n	80079e4 <_dtoa_r+0x59c>
 800793a:	4929      	ldr	r1, [pc, #164]	@ (80079e0 <_dtoa_r+0x598>)
 800793c:	2000      	movs	r0, #0
 800793e:	f7f8 ff5d 	bl	80007fc <__aeabi_ddiv>
 8007942:	4633      	mov	r3, r6
 8007944:	462a      	mov	r2, r5
 8007946:	f7f8 fc77 	bl	8000238 <__aeabi_dsub>
 800794a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800794e:	4656      	mov	r6, sl
 8007950:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007954:	f7f9 f8d8 	bl	8000b08 <__aeabi_d2iz>
 8007958:	4605      	mov	r5, r0
 800795a:	f7f8 fdbb 	bl	80004d4 <__aeabi_i2d>
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007966:	f7f8 fc67 	bl	8000238 <__aeabi_dsub>
 800796a:	3530      	adds	r5, #48	@ 0x30
 800796c:	4602      	mov	r2, r0
 800796e:	460b      	mov	r3, r1
 8007970:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007974:	f806 5b01 	strb.w	r5, [r6], #1
 8007978:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800797c:	f7f9 f886 	bl	8000a8c <__aeabi_dcmplt>
 8007980:	2800      	cmp	r0, #0
 8007982:	d172      	bne.n	8007a6a <_dtoa_r+0x622>
 8007984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007988:	4911      	ldr	r1, [pc, #68]	@ (80079d0 <_dtoa_r+0x588>)
 800798a:	2000      	movs	r0, #0
 800798c:	f7f8 fc54 	bl	8000238 <__aeabi_dsub>
 8007990:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007994:	f7f9 f87a 	bl	8000a8c <__aeabi_dcmplt>
 8007998:	2800      	cmp	r0, #0
 800799a:	f040 80b4 	bne.w	8007b06 <_dtoa_r+0x6be>
 800799e:	42a6      	cmp	r6, r4
 80079a0:	f43f af70 	beq.w	8007884 <_dtoa_r+0x43c>
 80079a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079a8:	4b0a      	ldr	r3, [pc, #40]	@ (80079d4 <_dtoa_r+0x58c>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	f7f8 fdfc 	bl	80005a8 <__aeabi_dmul>
 80079b0:	4b08      	ldr	r3, [pc, #32]	@ (80079d4 <_dtoa_r+0x58c>)
 80079b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079b6:	2200      	movs	r2, #0
 80079b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079bc:	f7f8 fdf4 	bl	80005a8 <__aeabi_dmul>
 80079c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079c4:	e7c4      	b.n	8007950 <_dtoa_r+0x508>
 80079c6:	bf00      	nop
 80079c8:	080094e0 	.word	0x080094e0
 80079cc:	080094b8 	.word	0x080094b8
 80079d0:	3ff00000 	.word	0x3ff00000
 80079d4:	40240000 	.word	0x40240000
 80079d8:	401c0000 	.word	0x401c0000
 80079dc:	40140000 	.word	0x40140000
 80079e0:	3fe00000 	.word	0x3fe00000
 80079e4:	4631      	mov	r1, r6
 80079e6:	4628      	mov	r0, r5
 80079e8:	f7f8 fdde 	bl	80005a8 <__aeabi_dmul>
 80079ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80079f2:	4656      	mov	r6, sl
 80079f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f8:	f7f9 f886 	bl	8000b08 <__aeabi_d2iz>
 80079fc:	4605      	mov	r5, r0
 80079fe:	f7f8 fd69 	bl	80004d4 <__aeabi_i2d>
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a0a:	f7f8 fc15 	bl	8000238 <__aeabi_dsub>
 8007a0e:	3530      	adds	r5, #48	@ 0x30
 8007a10:	f806 5b01 	strb.w	r5, [r6], #1
 8007a14:	4602      	mov	r2, r0
 8007a16:	460b      	mov	r3, r1
 8007a18:	42a6      	cmp	r6, r4
 8007a1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a1e:	f04f 0200 	mov.w	r2, #0
 8007a22:	d124      	bne.n	8007a6e <_dtoa_r+0x626>
 8007a24:	4baf      	ldr	r3, [pc, #700]	@ (8007ce4 <_dtoa_r+0x89c>)
 8007a26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a2a:	f7f8 fc07 	bl	800023c <__adddf3>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a36:	f7f9 f847 	bl	8000ac8 <__aeabi_dcmpgt>
 8007a3a:	2800      	cmp	r0, #0
 8007a3c:	d163      	bne.n	8007b06 <_dtoa_r+0x6be>
 8007a3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a42:	49a8      	ldr	r1, [pc, #672]	@ (8007ce4 <_dtoa_r+0x89c>)
 8007a44:	2000      	movs	r0, #0
 8007a46:	f7f8 fbf7 	bl	8000238 <__aeabi_dsub>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a52:	f7f9 f81b 	bl	8000a8c <__aeabi_dcmplt>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	f43f af14 	beq.w	8007884 <_dtoa_r+0x43c>
 8007a5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007a5e:	1e73      	subs	r3, r6, #1
 8007a60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a66:	2b30      	cmp	r3, #48	@ 0x30
 8007a68:	d0f8      	beq.n	8007a5c <_dtoa_r+0x614>
 8007a6a:	4647      	mov	r7, r8
 8007a6c:	e03b      	b.n	8007ae6 <_dtoa_r+0x69e>
 8007a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8007ce8 <_dtoa_r+0x8a0>)
 8007a70:	f7f8 fd9a 	bl	80005a8 <__aeabi_dmul>
 8007a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a78:	e7bc      	b.n	80079f4 <_dtoa_r+0x5ac>
 8007a7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007a7e:	4656      	mov	r6, sl
 8007a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a84:	4620      	mov	r0, r4
 8007a86:	4629      	mov	r1, r5
 8007a88:	f7f8 feb8 	bl	80007fc <__aeabi_ddiv>
 8007a8c:	f7f9 f83c 	bl	8000b08 <__aeabi_d2iz>
 8007a90:	4680      	mov	r8, r0
 8007a92:	f7f8 fd1f 	bl	80004d4 <__aeabi_i2d>
 8007a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a9a:	f7f8 fd85 	bl	80005a8 <__aeabi_dmul>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	4629      	mov	r1, r5
 8007aa6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007aaa:	f7f8 fbc5 	bl	8000238 <__aeabi_dsub>
 8007aae:	f806 4b01 	strb.w	r4, [r6], #1
 8007ab2:	9d03      	ldr	r5, [sp, #12]
 8007ab4:	eba6 040a 	sub.w	r4, r6, sl
 8007ab8:	42a5      	cmp	r5, r4
 8007aba:	4602      	mov	r2, r0
 8007abc:	460b      	mov	r3, r1
 8007abe:	d133      	bne.n	8007b28 <_dtoa_r+0x6e0>
 8007ac0:	f7f8 fbbc 	bl	800023c <__adddf3>
 8007ac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ac8:	4604      	mov	r4, r0
 8007aca:	460d      	mov	r5, r1
 8007acc:	f7f8 fffc 	bl	8000ac8 <__aeabi_dcmpgt>
 8007ad0:	b9c0      	cbnz	r0, 8007b04 <_dtoa_r+0x6bc>
 8007ad2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	4629      	mov	r1, r5
 8007ada:	f7f8 ffcd 	bl	8000a78 <__aeabi_dcmpeq>
 8007ade:	b110      	cbz	r0, 8007ae6 <_dtoa_r+0x69e>
 8007ae0:	f018 0f01 	tst.w	r8, #1
 8007ae4:	d10e      	bne.n	8007b04 <_dtoa_r+0x6bc>
 8007ae6:	9902      	ldr	r1, [sp, #8]
 8007ae8:	4648      	mov	r0, r9
 8007aea:	f000 fbbd 	bl	8008268 <_Bfree>
 8007aee:	2300      	movs	r3, #0
 8007af0:	7033      	strb	r3, [r6, #0]
 8007af2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007af4:	3701      	adds	r7, #1
 8007af6:	601f      	str	r7, [r3, #0]
 8007af8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f000 824b 	beq.w	8007f96 <_dtoa_r+0xb4e>
 8007b00:	601e      	str	r6, [r3, #0]
 8007b02:	e248      	b.n	8007f96 <_dtoa_r+0xb4e>
 8007b04:	46b8      	mov	r8, r7
 8007b06:	4633      	mov	r3, r6
 8007b08:	461e      	mov	r6, r3
 8007b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b0e:	2a39      	cmp	r2, #57	@ 0x39
 8007b10:	d106      	bne.n	8007b20 <_dtoa_r+0x6d8>
 8007b12:	459a      	cmp	sl, r3
 8007b14:	d1f8      	bne.n	8007b08 <_dtoa_r+0x6c0>
 8007b16:	2230      	movs	r2, #48	@ 0x30
 8007b18:	f108 0801 	add.w	r8, r8, #1
 8007b1c:	f88a 2000 	strb.w	r2, [sl]
 8007b20:	781a      	ldrb	r2, [r3, #0]
 8007b22:	3201      	adds	r2, #1
 8007b24:	701a      	strb	r2, [r3, #0]
 8007b26:	e7a0      	b.n	8007a6a <_dtoa_r+0x622>
 8007b28:	4b6f      	ldr	r3, [pc, #444]	@ (8007ce8 <_dtoa_r+0x8a0>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f7f8 fd3c 	bl	80005a8 <__aeabi_dmul>
 8007b30:	2200      	movs	r2, #0
 8007b32:	2300      	movs	r3, #0
 8007b34:	4604      	mov	r4, r0
 8007b36:	460d      	mov	r5, r1
 8007b38:	f7f8 ff9e 	bl	8000a78 <__aeabi_dcmpeq>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d09f      	beq.n	8007a80 <_dtoa_r+0x638>
 8007b40:	e7d1      	b.n	8007ae6 <_dtoa_r+0x69e>
 8007b42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	f000 80ea 	beq.w	8007d1e <_dtoa_r+0x8d6>
 8007b4a:	9a07      	ldr	r2, [sp, #28]
 8007b4c:	2a01      	cmp	r2, #1
 8007b4e:	f300 80cd 	bgt.w	8007cec <_dtoa_r+0x8a4>
 8007b52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b54:	2a00      	cmp	r2, #0
 8007b56:	f000 80c1 	beq.w	8007cdc <_dtoa_r+0x894>
 8007b5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b5e:	9c08      	ldr	r4, [sp, #32]
 8007b60:	9e00      	ldr	r6, [sp, #0]
 8007b62:	9a00      	ldr	r2, [sp, #0]
 8007b64:	441a      	add	r2, r3
 8007b66:	9200      	str	r2, [sp, #0]
 8007b68:	9a06      	ldr	r2, [sp, #24]
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	441a      	add	r2, r3
 8007b6e:	4648      	mov	r0, r9
 8007b70:	9206      	str	r2, [sp, #24]
 8007b72:	f000 fc2d 	bl	80083d0 <__i2b>
 8007b76:	4605      	mov	r5, r0
 8007b78:	b166      	cbz	r6, 8007b94 <_dtoa_r+0x74c>
 8007b7a:	9b06      	ldr	r3, [sp, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dd09      	ble.n	8007b94 <_dtoa_r+0x74c>
 8007b80:	42b3      	cmp	r3, r6
 8007b82:	9a00      	ldr	r2, [sp, #0]
 8007b84:	bfa8      	it	ge
 8007b86:	4633      	movge	r3, r6
 8007b88:	1ad2      	subs	r2, r2, r3
 8007b8a:	9200      	str	r2, [sp, #0]
 8007b8c:	9a06      	ldr	r2, [sp, #24]
 8007b8e:	1af6      	subs	r6, r6, r3
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	9306      	str	r3, [sp, #24]
 8007b94:	9b08      	ldr	r3, [sp, #32]
 8007b96:	b30b      	cbz	r3, 8007bdc <_dtoa_r+0x794>
 8007b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 80c6 	beq.w	8007d2c <_dtoa_r+0x8e4>
 8007ba0:	2c00      	cmp	r4, #0
 8007ba2:	f000 80c0 	beq.w	8007d26 <_dtoa_r+0x8de>
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	4622      	mov	r2, r4
 8007baa:	4648      	mov	r0, r9
 8007bac:	f000 fcc8 	bl	8008540 <__pow5mult>
 8007bb0:	9a02      	ldr	r2, [sp, #8]
 8007bb2:	4601      	mov	r1, r0
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	4648      	mov	r0, r9
 8007bb8:	f000 fc20 	bl	80083fc <__multiply>
 8007bbc:	9902      	ldr	r1, [sp, #8]
 8007bbe:	4680      	mov	r8, r0
 8007bc0:	4648      	mov	r0, r9
 8007bc2:	f000 fb51 	bl	8008268 <_Bfree>
 8007bc6:	9b08      	ldr	r3, [sp, #32]
 8007bc8:	1b1b      	subs	r3, r3, r4
 8007bca:	9308      	str	r3, [sp, #32]
 8007bcc:	f000 80b1 	beq.w	8007d32 <_dtoa_r+0x8ea>
 8007bd0:	9a08      	ldr	r2, [sp, #32]
 8007bd2:	4641      	mov	r1, r8
 8007bd4:	4648      	mov	r0, r9
 8007bd6:	f000 fcb3 	bl	8008540 <__pow5mult>
 8007bda:	9002      	str	r0, [sp, #8]
 8007bdc:	2101      	movs	r1, #1
 8007bde:	4648      	mov	r0, r9
 8007be0:	f000 fbf6 	bl	80083d0 <__i2b>
 8007be4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007be6:	4604      	mov	r4, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 81d8 	beq.w	8007f9e <_dtoa_r+0xb56>
 8007bee:	461a      	mov	r2, r3
 8007bf0:	4601      	mov	r1, r0
 8007bf2:	4648      	mov	r0, r9
 8007bf4:	f000 fca4 	bl	8008540 <__pow5mult>
 8007bf8:	9b07      	ldr	r3, [sp, #28]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	4604      	mov	r4, r0
 8007bfe:	f300 809f 	bgt.w	8007d40 <_dtoa_r+0x8f8>
 8007c02:	9b04      	ldr	r3, [sp, #16]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f040 8097 	bne.w	8007d38 <_dtoa_r+0x8f0>
 8007c0a:	9b05      	ldr	r3, [sp, #20]
 8007c0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f040 8093 	bne.w	8007d3c <_dtoa_r+0x8f4>
 8007c16:	9b05      	ldr	r3, [sp, #20]
 8007c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c1c:	0d1b      	lsrs	r3, r3, #20
 8007c1e:	051b      	lsls	r3, r3, #20
 8007c20:	b133      	cbz	r3, 8007c30 <_dtoa_r+0x7e8>
 8007c22:	9b00      	ldr	r3, [sp, #0]
 8007c24:	3301      	adds	r3, #1
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	9b06      	ldr	r3, [sp, #24]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	9306      	str	r3, [sp, #24]
 8007c2e:	2301      	movs	r3, #1
 8007c30:	9308      	str	r3, [sp, #32]
 8007c32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f000 81b8 	beq.w	8007faa <_dtoa_r+0xb62>
 8007c3a:	6923      	ldr	r3, [r4, #16]
 8007c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c40:	6918      	ldr	r0, [r3, #16]
 8007c42:	f000 fb79 	bl	8008338 <__hi0bits>
 8007c46:	f1c0 0020 	rsb	r0, r0, #32
 8007c4a:	9b06      	ldr	r3, [sp, #24]
 8007c4c:	4418      	add	r0, r3
 8007c4e:	f010 001f 	ands.w	r0, r0, #31
 8007c52:	f000 8082 	beq.w	8007d5a <_dtoa_r+0x912>
 8007c56:	f1c0 0320 	rsb	r3, r0, #32
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	dd73      	ble.n	8007d46 <_dtoa_r+0x8fe>
 8007c5e:	9b00      	ldr	r3, [sp, #0]
 8007c60:	f1c0 001c 	rsb	r0, r0, #28
 8007c64:	4403      	add	r3, r0
 8007c66:	9300      	str	r3, [sp, #0]
 8007c68:	9b06      	ldr	r3, [sp, #24]
 8007c6a:	4403      	add	r3, r0
 8007c6c:	4406      	add	r6, r0
 8007c6e:	9306      	str	r3, [sp, #24]
 8007c70:	9b00      	ldr	r3, [sp, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	dd05      	ble.n	8007c82 <_dtoa_r+0x83a>
 8007c76:	9902      	ldr	r1, [sp, #8]
 8007c78:	461a      	mov	r2, r3
 8007c7a:	4648      	mov	r0, r9
 8007c7c:	f000 fcba 	bl	80085f4 <__lshift>
 8007c80:	9002      	str	r0, [sp, #8]
 8007c82:	9b06      	ldr	r3, [sp, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dd05      	ble.n	8007c94 <_dtoa_r+0x84c>
 8007c88:	4621      	mov	r1, r4
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	4648      	mov	r0, r9
 8007c8e:	f000 fcb1 	bl	80085f4 <__lshift>
 8007c92:	4604      	mov	r4, r0
 8007c94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d061      	beq.n	8007d5e <_dtoa_r+0x916>
 8007c9a:	9802      	ldr	r0, [sp, #8]
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	f000 fd15 	bl	80086cc <__mcmp>
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	da5b      	bge.n	8007d5e <_dtoa_r+0x916>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	9902      	ldr	r1, [sp, #8]
 8007caa:	220a      	movs	r2, #10
 8007cac:	4648      	mov	r0, r9
 8007cae:	f000 fafd 	bl	80082ac <__multadd>
 8007cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb4:	9002      	str	r0, [sp, #8]
 8007cb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 8177 	beq.w	8007fae <_dtoa_r+0xb66>
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	220a      	movs	r2, #10
 8007cc6:	4648      	mov	r0, r9
 8007cc8:	f000 faf0 	bl	80082ac <__multadd>
 8007ccc:	f1bb 0f00 	cmp.w	fp, #0
 8007cd0:	4605      	mov	r5, r0
 8007cd2:	dc6f      	bgt.n	8007db4 <_dtoa_r+0x96c>
 8007cd4:	9b07      	ldr	r3, [sp, #28]
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	dc49      	bgt.n	8007d6e <_dtoa_r+0x926>
 8007cda:	e06b      	b.n	8007db4 <_dtoa_r+0x96c>
 8007cdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007cde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007ce2:	e73c      	b.n	8007b5e <_dtoa_r+0x716>
 8007ce4:	3fe00000 	.word	0x3fe00000
 8007ce8:	40240000 	.word	0x40240000
 8007cec:	9b03      	ldr	r3, [sp, #12]
 8007cee:	1e5c      	subs	r4, r3, #1
 8007cf0:	9b08      	ldr	r3, [sp, #32]
 8007cf2:	42a3      	cmp	r3, r4
 8007cf4:	db09      	blt.n	8007d0a <_dtoa_r+0x8c2>
 8007cf6:	1b1c      	subs	r4, r3, r4
 8007cf8:	9b03      	ldr	r3, [sp, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f6bf af30 	bge.w	8007b60 <_dtoa_r+0x718>
 8007d00:	9b00      	ldr	r3, [sp, #0]
 8007d02:	9a03      	ldr	r2, [sp, #12]
 8007d04:	1a9e      	subs	r6, r3, r2
 8007d06:	2300      	movs	r3, #0
 8007d08:	e72b      	b.n	8007b62 <_dtoa_r+0x71a>
 8007d0a:	9b08      	ldr	r3, [sp, #32]
 8007d0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d0e:	9408      	str	r4, [sp, #32]
 8007d10:	1ae3      	subs	r3, r4, r3
 8007d12:	441a      	add	r2, r3
 8007d14:	9e00      	ldr	r6, [sp, #0]
 8007d16:	9b03      	ldr	r3, [sp, #12]
 8007d18:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d1a:	2400      	movs	r4, #0
 8007d1c:	e721      	b.n	8007b62 <_dtoa_r+0x71a>
 8007d1e:	9c08      	ldr	r4, [sp, #32]
 8007d20:	9e00      	ldr	r6, [sp, #0]
 8007d22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007d24:	e728      	b.n	8007b78 <_dtoa_r+0x730>
 8007d26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007d2a:	e751      	b.n	8007bd0 <_dtoa_r+0x788>
 8007d2c:	9a08      	ldr	r2, [sp, #32]
 8007d2e:	9902      	ldr	r1, [sp, #8]
 8007d30:	e750      	b.n	8007bd4 <_dtoa_r+0x78c>
 8007d32:	f8cd 8008 	str.w	r8, [sp, #8]
 8007d36:	e751      	b.n	8007bdc <_dtoa_r+0x794>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	e779      	b.n	8007c30 <_dtoa_r+0x7e8>
 8007d3c:	9b04      	ldr	r3, [sp, #16]
 8007d3e:	e777      	b.n	8007c30 <_dtoa_r+0x7e8>
 8007d40:	2300      	movs	r3, #0
 8007d42:	9308      	str	r3, [sp, #32]
 8007d44:	e779      	b.n	8007c3a <_dtoa_r+0x7f2>
 8007d46:	d093      	beq.n	8007c70 <_dtoa_r+0x828>
 8007d48:	9a00      	ldr	r2, [sp, #0]
 8007d4a:	331c      	adds	r3, #28
 8007d4c:	441a      	add	r2, r3
 8007d4e:	9200      	str	r2, [sp, #0]
 8007d50:	9a06      	ldr	r2, [sp, #24]
 8007d52:	441a      	add	r2, r3
 8007d54:	441e      	add	r6, r3
 8007d56:	9206      	str	r2, [sp, #24]
 8007d58:	e78a      	b.n	8007c70 <_dtoa_r+0x828>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	e7f4      	b.n	8007d48 <_dtoa_r+0x900>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	46b8      	mov	r8, r7
 8007d64:	dc20      	bgt.n	8007da8 <_dtoa_r+0x960>
 8007d66:	469b      	mov	fp, r3
 8007d68:	9b07      	ldr	r3, [sp, #28]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	dd1e      	ble.n	8007dac <_dtoa_r+0x964>
 8007d6e:	f1bb 0f00 	cmp.w	fp, #0
 8007d72:	f47f adb1 	bne.w	80078d8 <_dtoa_r+0x490>
 8007d76:	4621      	mov	r1, r4
 8007d78:	465b      	mov	r3, fp
 8007d7a:	2205      	movs	r2, #5
 8007d7c:	4648      	mov	r0, r9
 8007d7e:	f000 fa95 	bl	80082ac <__multadd>
 8007d82:	4601      	mov	r1, r0
 8007d84:	4604      	mov	r4, r0
 8007d86:	9802      	ldr	r0, [sp, #8]
 8007d88:	f000 fca0 	bl	80086cc <__mcmp>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	f77f ada3 	ble.w	80078d8 <_dtoa_r+0x490>
 8007d92:	4656      	mov	r6, sl
 8007d94:	2331      	movs	r3, #49	@ 0x31
 8007d96:	f806 3b01 	strb.w	r3, [r6], #1
 8007d9a:	f108 0801 	add.w	r8, r8, #1
 8007d9e:	e59f      	b.n	80078e0 <_dtoa_r+0x498>
 8007da0:	9c03      	ldr	r4, [sp, #12]
 8007da2:	46b8      	mov	r8, r7
 8007da4:	4625      	mov	r5, r4
 8007da6:	e7f4      	b.n	8007d92 <_dtoa_r+0x94a>
 8007da8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	f000 8101 	beq.w	8007fb6 <_dtoa_r+0xb6e>
 8007db4:	2e00      	cmp	r6, #0
 8007db6:	dd05      	ble.n	8007dc4 <_dtoa_r+0x97c>
 8007db8:	4629      	mov	r1, r5
 8007dba:	4632      	mov	r2, r6
 8007dbc:	4648      	mov	r0, r9
 8007dbe:	f000 fc19 	bl	80085f4 <__lshift>
 8007dc2:	4605      	mov	r5, r0
 8007dc4:	9b08      	ldr	r3, [sp, #32]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d05c      	beq.n	8007e84 <_dtoa_r+0xa3c>
 8007dca:	6869      	ldr	r1, [r5, #4]
 8007dcc:	4648      	mov	r0, r9
 8007dce:	f000 fa0b 	bl	80081e8 <_Balloc>
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	b928      	cbnz	r0, 8007de2 <_dtoa_r+0x99a>
 8007dd6:	4b82      	ldr	r3, [pc, #520]	@ (8007fe0 <_dtoa_r+0xb98>)
 8007dd8:	4602      	mov	r2, r0
 8007dda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007dde:	f7ff bb4a 	b.w	8007476 <_dtoa_r+0x2e>
 8007de2:	692a      	ldr	r2, [r5, #16]
 8007de4:	3202      	adds	r2, #2
 8007de6:	0092      	lsls	r2, r2, #2
 8007de8:	f105 010c 	add.w	r1, r5, #12
 8007dec:	300c      	adds	r0, #12
 8007dee:	f000 fff7 	bl	8008de0 <memcpy>
 8007df2:	2201      	movs	r2, #1
 8007df4:	4631      	mov	r1, r6
 8007df6:	4648      	mov	r0, r9
 8007df8:	f000 fbfc 	bl	80085f4 <__lshift>
 8007dfc:	f10a 0301 	add.w	r3, sl, #1
 8007e00:	9300      	str	r3, [sp, #0]
 8007e02:	eb0a 030b 	add.w	r3, sl, fp
 8007e06:	9308      	str	r3, [sp, #32]
 8007e08:	9b04      	ldr	r3, [sp, #16]
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	462f      	mov	r7, r5
 8007e10:	9306      	str	r3, [sp, #24]
 8007e12:	4605      	mov	r5, r0
 8007e14:	9b00      	ldr	r3, [sp, #0]
 8007e16:	9802      	ldr	r0, [sp, #8]
 8007e18:	4621      	mov	r1, r4
 8007e1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e1e:	f7ff fa8a 	bl	8007336 <quorem>
 8007e22:	4603      	mov	r3, r0
 8007e24:	3330      	adds	r3, #48	@ 0x30
 8007e26:	9003      	str	r0, [sp, #12]
 8007e28:	4639      	mov	r1, r7
 8007e2a:	9802      	ldr	r0, [sp, #8]
 8007e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e2e:	f000 fc4d 	bl	80086cc <__mcmp>
 8007e32:	462a      	mov	r2, r5
 8007e34:	9004      	str	r0, [sp, #16]
 8007e36:	4621      	mov	r1, r4
 8007e38:	4648      	mov	r0, r9
 8007e3a:	f000 fc63 	bl	8008704 <__mdiff>
 8007e3e:	68c2      	ldr	r2, [r0, #12]
 8007e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e42:	4606      	mov	r6, r0
 8007e44:	bb02      	cbnz	r2, 8007e88 <_dtoa_r+0xa40>
 8007e46:	4601      	mov	r1, r0
 8007e48:	9802      	ldr	r0, [sp, #8]
 8007e4a:	f000 fc3f 	bl	80086cc <__mcmp>
 8007e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e50:	4602      	mov	r2, r0
 8007e52:	4631      	mov	r1, r6
 8007e54:	4648      	mov	r0, r9
 8007e56:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e5a:	f000 fa05 	bl	8008268 <_Bfree>
 8007e5e:	9b07      	ldr	r3, [sp, #28]
 8007e60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e62:	9e00      	ldr	r6, [sp, #0]
 8007e64:	ea42 0103 	orr.w	r1, r2, r3
 8007e68:	9b06      	ldr	r3, [sp, #24]
 8007e6a:	4319      	orrs	r1, r3
 8007e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6e:	d10d      	bne.n	8007e8c <_dtoa_r+0xa44>
 8007e70:	2b39      	cmp	r3, #57	@ 0x39
 8007e72:	d027      	beq.n	8007ec4 <_dtoa_r+0xa7c>
 8007e74:	9a04      	ldr	r2, [sp, #16]
 8007e76:	2a00      	cmp	r2, #0
 8007e78:	dd01      	ble.n	8007e7e <_dtoa_r+0xa36>
 8007e7a:	9b03      	ldr	r3, [sp, #12]
 8007e7c:	3331      	adds	r3, #49	@ 0x31
 8007e7e:	f88b 3000 	strb.w	r3, [fp]
 8007e82:	e52e      	b.n	80078e2 <_dtoa_r+0x49a>
 8007e84:	4628      	mov	r0, r5
 8007e86:	e7b9      	b.n	8007dfc <_dtoa_r+0x9b4>
 8007e88:	2201      	movs	r2, #1
 8007e8a:	e7e2      	b.n	8007e52 <_dtoa_r+0xa0a>
 8007e8c:	9904      	ldr	r1, [sp, #16]
 8007e8e:	2900      	cmp	r1, #0
 8007e90:	db04      	blt.n	8007e9c <_dtoa_r+0xa54>
 8007e92:	9807      	ldr	r0, [sp, #28]
 8007e94:	4301      	orrs	r1, r0
 8007e96:	9806      	ldr	r0, [sp, #24]
 8007e98:	4301      	orrs	r1, r0
 8007e9a:	d120      	bne.n	8007ede <_dtoa_r+0xa96>
 8007e9c:	2a00      	cmp	r2, #0
 8007e9e:	ddee      	ble.n	8007e7e <_dtoa_r+0xa36>
 8007ea0:	9902      	ldr	r1, [sp, #8]
 8007ea2:	9300      	str	r3, [sp, #0]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	4648      	mov	r0, r9
 8007ea8:	f000 fba4 	bl	80085f4 <__lshift>
 8007eac:	4621      	mov	r1, r4
 8007eae:	9002      	str	r0, [sp, #8]
 8007eb0:	f000 fc0c 	bl	80086cc <__mcmp>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	9b00      	ldr	r3, [sp, #0]
 8007eb8:	dc02      	bgt.n	8007ec0 <_dtoa_r+0xa78>
 8007eba:	d1e0      	bne.n	8007e7e <_dtoa_r+0xa36>
 8007ebc:	07da      	lsls	r2, r3, #31
 8007ebe:	d5de      	bpl.n	8007e7e <_dtoa_r+0xa36>
 8007ec0:	2b39      	cmp	r3, #57	@ 0x39
 8007ec2:	d1da      	bne.n	8007e7a <_dtoa_r+0xa32>
 8007ec4:	2339      	movs	r3, #57	@ 0x39
 8007ec6:	f88b 3000 	strb.w	r3, [fp]
 8007eca:	4633      	mov	r3, r6
 8007ecc:	461e      	mov	r6, r3
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007ed4:	2a39      	cmp	r2, #57	@ 0x39
 8007ed6:	d04e      	beq.n	8007f76 <_dtoa_r+0xb2e>
 8007ed8:	3201      	adds	r2, #1
 8007eda:	701a      	strb	r2, [r3, #0]
 8007edc:	e501      	b.n	80078e2 <_dtoa_r+0x49a>
 8007ede:	2a00      	cmp	r2, #0
 8007ee0:	dd03      	ble.n	8007eea <_dtoa_r+0xaa2>
 8007ee2:	2b39      	cmp	r3, #57	@ 0x39
 8007ee4:	d0ee      	beq.n	8007ec4 <_dtoa_r+0xa7c>
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	e7c9      	b.n	8007e7e <_dtoa_r+0xa36>
 8007eea:	9a00      	ldr	r2, [sp, #0]
 8007eec:	9908      	ldr	r1, [sp, #32]
 8007eee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ef2:	428a      	cmp	r2, r1
 8007ef4:	d028      	beq.n	8007f48 <_dtoa_r+0xb00>
 8007ef6:	9902      	ldr	r1, [sp, #8]
 8007ef8:	2300      	movs	r3, #0
 8007efa:	220a      	movs	r2, #10
 8007efc:	4648      	mov	r0, r9
 8007efe:	f000 f9d5 	bl	80082ac <__multadd>
 8007f02:	42af      	cmp	r7, r5
 8007f04:	9002      	str	r0, [sp, #8]
 8007f06:	f04f 0300 	mov.w	r3, #0
 8007f0a:	f04f 020a 	mov.w	r2, #10
 8007f0e:	4639      	mov	r1, r7
 8007f10:	4648      	mov	r0, r9
 8007f12:	d107      	bne.n	8007f24 <_dtoa_r+0xadc>
 8007f14:	f000 f9ca 	bl	80082ac <__multadd>
 8007f18:	4607      	mov	r7, r0
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	9b00      	ldr	r3, [sp, #0]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	e777      	b.n	8007e14 <_dtoa_r+0x9cc>
 8007f24:	f000 f9c2 	bl	80082ac <__multadd>
 8007f28:	4629      	mov	r1, r5
 8007f2a:	4607      	mov	r7, r0
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	220a      	movs	r2, #10
 8007f30:	4648      	mov	r0, r9
 8007f32:	f000 f9bb 	bl	80082ac <__multadd>
 8007f36:	4605      	mov	r5, r0
 8007f38:	e7f0      	b.n	8007f1c <_dtoa_r+0xad4>
 8007f3a:	f1bb 0f00 	cmp.w	fp, #0
 8007f3e:	bfcc      	ite	gt
 8007f40:	465e      	movgt	r6, fp
 8007f42:	2601      	movle	r6, #1
 8007f44:	4456      	add	r6, sl
 8007f46:	2700      	movs	r7, #0
 8007f48:	9902      	ldr	r1, [sp, #8]
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	4648      	mov	r0, r9
 8007f50:	f000 fb50 	bl	80085f4 <__lshift>
 8007f54:	4621      	mov	r1, r4
 8007f56:	9002      	str	r0, [sp, #8]
 8007f58:	f000 fbb8 	bl	80086cc <__mcmp>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	dcb4      	bgt.n	8007eca <_dtoa_r+0xa82>
 8007f60:	d102      	bne.n	8007f68 <_dtoa_r+0xb20>
 8007f62:	9b00      	ldr	r3, [sp, #0]
 8007f64:	07db      	lsls	r3, r3, #31
 8007f66:	d4b0      	bmi.n	8007eca <_dtoa_r+0xa82>
 8007f68:	4633      	mov	r3, r6
 8007f6a:	461e      	mov	r6, r3
 8007f6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f70:	2a30      	cmp	r2, #48	@ 0x30
 8007f72:	d0fa      	beq.n	8007f6a <_dtoa_r+0xb22>
 8007f74:	e4b5      	b.n	80078e2 <_dtoa_r+0x49a>
 8007f76:	459a      	cmp	sl, r3
 8007f78:	d1a8      	bne.n	8007ecc <_dtoa_r+0xa84>
 8007f7a:	2331      	movs	r3, #49	@ 0x31
 8007f7c:	f108 0801 	add.w	r8, r8, #1
 8007f80:	f88a 3000 	strb.w	r3, [sl]
 8007f84:	e4ad      	b.n	80078e2 <_dtoa_r+0x49a>
 8007f86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007fe4 <_dtoa_r+0xb9c>
 8007f8c:	b11b      	cbz	r3, 8007f96 <_dtoa_r+0xb4e>
 8007f8e:	f10a 0308 	add.w	r3, sl, #8
 8007f92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	4650      	mov	r0, sl
 8007f98:	b017      	add	sp, #92	@ 0x5c
 8007f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9e:	9b07      	ldr	r3, [sp, #28]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	f77f ae2e 	ble.w	8007c02 <_dtoa_r+0x7ba>
 8007fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fa8:	9308      	str	r3, [sp, #32]
 8007faa:	2001      	movs	r0, #1
 8007fac:	e64d      	b.n	8007c4a <_dtoa_r+0x802>
 8007fae:	f1bb 0f00 	cmp.w	fp, #0
 8007fb2:	f77f aed9 	ble.w	8007d68 <_dtoa_r+0x920>
 8007fb6:	4656      	mov	r6, sl
 8007fb8:	9802      	ldr	r0, [sp, #8]
 8007fba:	4621      	mov	r1, r4
 8007fbc:	f7ff f9bb 	bl	8007336 <quorem>
 8007fc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007fc4:	f806 3b01 	strb.w	r3, [r6], #1
 8007fc8:	eba6 020a 	sub.w	r2, r6, sl
 8007fcc:	4593      	cmp	fp, r2
 8007fce:	ddb4      	ble.n	8007f3a <_dtoa_r+0xaf2>
 8007fd0:	9902      	ldr	r1, [sp, #8]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	220a      	movs	r2, #10
 8007fd6:	4648      	mov	r0, r9
 8007fd8:	f000 f968 	bl	80082ac <__multadd>
 8007fdc:	9002      	str	r0, [sp, #8]
 8007fde:	e7eb      	b.n	8007fb8 <_dtoa_r+0xb70>
 8007fe0:	080093e8 	.word	0x080093e8
 8007fe4:	0800936c 	.word	0x0800936c

08007fe8 <_free_r>:
 8007fe8:	b538      	push	{r3, r4, r5, lr}
 8007fea:	4605      	mov	r5, r0
 8007fec:	2900      	cmp	r1, #0
 8007fee:	d041      	beq.n	8008074 <_free_r+0x8c>
 8007ff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ff4:	1f0c      	subs	r4, r1, #4
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	bfb8      	it	lt
 8007ffa:	18e4      	addlt	r4, r4, r3
 8007ffc:	f000 f8e8 	bl	80081d0 <__malloc_lock>
 8008000:	4a1d      	ldr	r2, [pc, #116]	@ (8008078 <_free_r+0x90>)
 8008002:	6813      	ldr	r3, [r2, #0]
 8008004:	b933      	cbnz	r3, 8008014 <_free_r+0x2c>
 8008006:	6063      	str	r3, [r4, #4]
 8008008:	6014      	str	r4, [r2, #0]
 800800a:	4628      	mov	r0, r5
 800800c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008010:	f000 b8e4 	b.w	80081dc <__malloc_unlock>
 8008014:	42a3      	cmp	r3, r4
 8008016:	d908      	bls.n	800802a <_free_r+0x42>
 8008018:	6820      	ldr	r0, [r4, #0]
 800801a:	1821      	adds	r1, r4, r0
 800801c:	428b      	cmp	r3, r1
 800801e:	bf01      	itttt	eq
 8008020:	6819      	ldreq	r1, [r3, #0]
 8008022:	685b      	ldreq	r3, [r3, #4]
 8008024:	1809      	addeq	r1, r1, r0
 8008026:	6021      	streq	r1, [r4, #0]
 8008028:	e7ed      	b.n	8008006 <_free_r+0x1e>
 800802a:	461a      	mov	r2, r3
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	b10b      	cbz	r3, 8008034 <_free_r+0x4c>
 8008030:	42a3      	cmp	r3, r4
 8008032:	d9fa      	bls.n	800802a <_free_r+0x42>
 8008034:	6811      	ldr	r1, [r2, #0]
 8008036:	1850      	adds	r0, r2, r1
 8008038:	42a0      	cmp	r0, r4
 800803a:	d10b      	bne.n	8008054 <_free_r+0x6c>
 800803c:	6820      	ldr	r0, [r4, #0]
 800803e:	4401      	add	r1, r0
 8008040:	1850      	adds	r0, r2, r1
 8008042:	4283      	cmp	r3, r0
 8008044:	6011      	str	r1, [r2, #0]
 8008046:	d1e0      	bne.n	800800a <_free_r+0x22>
 8008048:	6818      	ldr	r0, [r3, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	6053      	str	r3, [r2, #4]
 800804e:	4408      	add	r0, r1
 8008050:	6010      	str	r0, [r2, #0]
 8008052:	e7da      	b.n	800800a <_free_r+0x22>
 8008054:	d902      	bls.n	800805c <_free_r+0x74>
 8008056:	230c      	movs	r3, #12
 8008058:	602b      	str	r3, [r5, #0]
 800805a:	e7d6      	b.n	800800a <_free_r+0x22>
 800805c:	6820      	ldr	r0, [r4, #0]
 800805e:	1821      	adds	r1, r4, r0
 8008060:	428b      	cmp	r3, r1
 8008062:	bf04      	itt	eq
 8008064:	6819      	ldreq	r1, [r3, #0]
 8008066:	685b      	ldreq	r3, [r3, #4]
 8008068:	6063      	str	r3, [r4, #4]
 800806a:	bf04      	itt	eq
 800806c:	1809      	addeq	r1, r1, r0
 800806e:	6021      	streq	r1, [r4, #0]
 8008070:	6054      	str	r4, [r2, #4]
 8008072:	e7ca      	b.n	800800a <_free_r+0x22>
 8008074:	bd38      	pop	{r3, r4, r5, pc}
 8008076:	bf00      	nop
 8008078:	20000564 	.word	0x20000564

0800807c <malloc>:
 800807c:	4b02      	ldr	r3, [pc, #8]	@ (8008088 <malloc+0xc>)
 800807e:	4601      	mov	r1, r0
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	f000 b825 	b.w	80080d0 <_malloc_r>
 8008086:	bf00      	nop
 8008088:	20000020 	.word	0x20000020

0800808c <sbrk_aligned>:
 800808c:	b570      	push	{r4, r5, r6, lr}
 800808e:	4e0f      	ldr	r6, [pc, #60]	@ (80080cc <sbrk_aligned+0x40>)
 8008090:	460c      	mov	r4, r1
 8008092:	6831      	ldr	r1, [r6, #0]
 8008094:	4605      	mov	r5, r0
 8008096:	b911      	cbnz	r1, 800809e <sbrk_aligned+0x12>
 8008098:	f000 fe92 	bl	8008dc0 <_sbrk_r>
 800809c:	6030      	str	r0, [r6, #0]
 800809e:	4621      	mov	r1, r4
 80080a0:	4628      	mov	r0, r5
 80080a2:	f000 fe8d 	bl	8008dc0 <_sbrk_r>
 80080a6:	1c43      	adds	r3, r0, #1
 80080a8:	d103      	bne.n	80080b2 <sbrk_aligned+0x26>
 80080aa:	f04f 34ff 	mov.w	r4, #4294967295
 80080ae:	4620      	mov	r0, r4
 80080b0:	bd70      	pop	{r4, r5, r6, pc}
 80080b2:	1cc4      	adds	r4, r0, #3
 80080b4:	f024 0403 	bic.w	r4, r4, #3
 80080b8:	42a0      	cmp	r0, r4
 80080ba:	d0f8      	beq.n	80080ae <sbrk_aligned+0x22>
 80080bc:	1a21      	subs	r1, r4, r0
 80080be:	4628      	mov	r0, r5
 80080c0:	f000 fe7e 	bl	8008dc0 <_sbrk_r>
 80080c4:	3001      	adds	r0, #1
 80080c6:	d1f2      	bne.n	80080ae <sbrk_aligned+0x22>
 80080c8:	e7ef      	b.n	80080aa <sbrk_aligned+0x1e>
 80080ca:	bf00      	nop
 80080cc:	20000560 	.word	0x20000560

080080d0 <_malloc_r>:
 80080d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d4:	1ccd      	adds	r5, r1, #3
 80080d6:	f025 0503 	bic.w	r5, r5, #3
 80080da:	3508      	adds	r5, #8
 80080dc:	2d0c      	cmp	r5, #12
 80080de:	bf38      	it	cc
 80080e0:	250c      	movcc	r5, #12
 80080e2:	2d00      	cmp	r5, #0
 80080e4:	4606      	mov	r6, r0
 80080e6:	db01      	blt.n	80080ec <_malloc_r+0x1c>
 80080e8:	42a9      	cmp	r1, r5
 80080ea:	d904      	bls.n	80080f6 <_malloc_r+0x26>
 80080ec:	230c      	movs	r3, #12
 80080ee:	6033      	str	r3, [r6, #0]
 80080f0:	2000      	movs	r0, #0
 80080f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80081cc <_malloc_r+0xfc>
 80080fa:	f000 f869 	bl	80081d0 <__malloc_lock>
 80080fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008102:	461c      	mov	r4, r3
 8008104:	bb44      	cbnz	r4, 8008158 <_malloc_r+0x88>
 8008106:	4629      	mov	r1, r5
 8008108:	4630      	mov	r0, r6
 800810a:	f7ff ffbf 	bl	800808c <sbrk_aligned>
 800810e:	1c43      	adds	r3, r0, #1
 8008110:	4604      	mov	r4, r0
 8008112:	d158      	bne.n	80081c6 <_malloc_r+0xf6>
 8008114:	f8d8 4000 	ldr.w	r4, [r8]
 8008118:	4627      	mov	r7, r4
 800811a:	2f00      	cmp	r7, #0
 800811c:	d143      	bne.n	80081a6 <_malloc_r+0xd6>
 800811e:	2c00      	cmp	r4, #0
 8008120:	d04b      	beq.n	80081ba <_malloc_r+0xea>
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	4639      	mov	r1, r7
 8008126:	4630      	mov	r0, r6
 8008128:	eb04 0903 	add.w	r9, r4, r3
 800812c:	f000 fe48 	bl	8008dc0 <_sbrk_r>
 8008130:	4581      	cmp	r9, r0
 8008132:	d142      	bne.n	80081ba <_malloc_r+0xea>
 8008134:	6821      	ldr	r1, [r4, #0]
 8008136:	1a6d      	subs	r5, r5, r1
 8008138:	4629      	mov	r1, r5
 800813a:	4630      	mov	r0, r6
 800813c:	f7ff ffa6 	bl	800808c <sbrk_aligned>
 8008140:	3001      	adds	r0, #1
 8008142:	d03a      	beq.n	80081ba <_malloc_r+0xea>
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	442b      	add	r3, r5
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	f8d8 3000 	ldr.w	r3, [r8]
 800814e:	685a      	ldr	r2, [r3, #4]
 8008150:	bb62      	cbnz	r2, 80081ac <_malloc_r+0xdc>
 8008152:	f8c8 7000 	str.w	r7, [r8]
 8008156:	e00f      	b.n	8008178 <_malloc_r+0xa8>
 8008158:	6822      	ldr	r2, [r4, #0]
 800815a:	1b52      	subs	r2, r2, r5
 800815c:	d420      	bmi.n	80081a0 <_malloc_r+0xd0>
 800815e:	2a0b      	cmp	r2, #11
 8008160:	d917      	bls.n	8008192 <_malloc_r+0xc2>
 8008162:	1961      	adds	r1, r4, r5
 8008164:	42a3      	cmp	r3, r4
 8008166:	6025      	str	r5, [r4, #0]
 8008168:	bf18      	it	ne
 800816a:	6059      	strne	r1, [r3, #4]
 800816c:	6863      	ldr	r3, [r4, #4]
 800816e:	bf08      	it	eq
 8008170:	f8c8 1000 	streq.w	r1, [r8]
 8008174:	5162      	str	r2, [r4, r5]
 8008176:	604b      	str	r3, [r1, #4]
 8008178:	4630      	mov	r0, r6
 800817a:	f000 f82f 	bl	80081dc <__malloc_unlock>
 800817e:	f104 000b 	add.w	r0, r4, #11
 8008182:	1d23      	adds	r3, r4, #4
 8008184:	f020 0007 	bic.w	r0, r0, #7
 8008188:	1ac2      	subs	r2, r0, r3
 800818a:	bf1c      	itt	ne
 800818c:	1a1b      	subne	r3, r3, r0
 800818e:	50a3      	strne	r3, [r4, r2]
 8008190:	e7af      	b.n	80080f2 <_malloc_r+0x22>
 8008192:	6862      	ldr	r2, [r4, #4]
 8008194:	42a3      	cmp	r3, r4
 8008196:	bf0c      	ite	eq
 8008198:	f8c8 2000 	streq.w	r2, [r8]
 800819c:	605a      	strne	r2, [r3, #4]
 800819e:	e7eb      	b.n	8008178 <_malloc_r+0xa8>
 80081a0:	4623      	mov	r3, r4
 80081a2:	6864      	ldr	r4, [r4, #4]
 80081a4:	e7ae      	b.n	8008104 <_malloc_r+0x34>
 80081a6:	463c      	mov	r4, r7
 80081a8:	687f      	ldr	r7, [r7, #4]
 80081aa:	e7b6      	b.n	800811a <_malloc_r+0x4a>
 80081ac:	461a      	mov	r2, r3
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	42a3      	cmp	r3, r4
 80081b2:	d1fb      	bne.n	80081ac <_malloc_r+0xdc>
 80081b4:	2300      	movs	r3, #0
 80081b6:	6053      	str	r3, [r2, #4]
 80081b8:	e7de      	b.n	8008178 <_malloc_r+0xa8>
 80081ba:	230c      	movs	r3, #12
 80081bc:	6033      	str	r3, [r6, #0]
 80081be:	4630      	mov	r0, r6
 80081c0:	f000 f80c 	bl	80081dc <__malloc_unlock>
 80081c4:	e794      	b.n	80080f0 <_malloc_r+0x20>
 80081c6:	6005      	str	r5, [r0, #0]
 80081c8:	e7d6      	b.n	8008178 <_malloc_r+0xa8>
 80081ca:	bf00      	nop
 80081cc:	20000564 	.word	0x20000564

080081d0 <__malloc_lock>:
 80081d0:	4801      	ldr	r0, [pc, #4]	@ (80081d8 <__malloc_lock+0x8>)
 80081d2:	f7ff b8ae 	b.w	8007332 <__retarget_lock_acquire_recursive>
 80081d6:	bf00      	nop
 80081d8:	2000055c 	.word	0x2000055c

080081dc <__malloc_unlock>:
 80081dc:	4801      	ldr	r0, [pc, #4]	@ (80081e4 <__malloc_unlock+0x8>)
 80081de:	f7ff b8a9 	b.w	8007334 <__retarget_lock_release_recursive>
 80081e2:	bf00      	nop
 80081e4:	2000055c 	.word	0x2000055c

080081e8 <_Balloc>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	69c6      	ldr	r6, [r0, #28]
 80081ec:	4604      	mov	r4, r0
 80081ee:	460d      	mov	r5, r1
 80081f0:	b976      	cbnz	r6, 8008210 <_Balloc+0x28>
 80081f2:	2010      	movs	r0, #16
 80081f4:	f7ff ff42 	bl	800807c <malloc>
 80081f8:	4602      	mov	r2, r0
 80081fa:	61e0      	str	r0, [r4, #28]
 80081fc:	b920      	cbnz	r0, 8008208 <_Balloc+0x20>
 80081fe:	4b18      	ldr	r3, [pc, #96]	@ (8008260 <_Balloc+0x78>)
 8008200:	4818      	ldr	r0, [pc, #96]	@ (8008264 <_Balloc+0x7c>)
 8008202:	216b      	movs	r1, #107	@ 0x6b
 8008204:	f000 fdfa 	bl	8008dfc <__assert_func>
 8008208:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800820c:	6006      	str	r6, [r0, #0]
 800820e:	60c6      	str	r6, [r0, #12]
 8008210:	69e6      	ldr	r6, [r4, #28]
 8008212:	68f3      	ldr	r3, [r6, #12]
 8008214:	b183      	cbz	r3, 8008238 <_Balloc+0x50>
 8008216:	69e3      	ldr	r3, [r4, #28]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800821e:	b9b8      	cbnz	r0, 8008250 <_Balloc+0x68>
 8008220:	2101      	movs	r1, #1
 8008222:	fa01 f605 	lsl.w	r6, r1, r5
 8008226:	1d72      	adds	r2, r6, #5
 8008228:	0092      	lsls	r2, r2, #2
 800822a:	4620      	mov	r0, r4
 800822c:	f000 fe04 	bl	8008e38 <_calloc_r>
 8008230:	b160      	cbz	r0, 800824c <_Balloc+0x64>
 8008232:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008236:	e00e      	b.n	8008256 <_Balloc+0x6e>
 8008238:	2221      	movs	r2, #33	@ 0x21
 800823a:	2104      	movs	r1, #4
 800823c:	4620      	mov	r0, r4
 800823e:	f000 fdfb 	bl	8008e38 <_calloc_r>
 8008242:	69e3      	ldr	r3, [r4, #28]
 8008244:	60f0      	str	r0, [r6, #12]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e4      	bne.n	8008216 <_Balloc+0x2e>
 800824c:	2000      	movs	r0, #0
 800824e:	bd70      	pop	{r4, r5, r6, pc}
 8008250:	6802      	ldr	r2, [r0, #0]
 8008252:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008256:	2300      	movs	r3, #0
 8008258:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800825c:	e7f7      	b.n	800824e <_Balloc+0x66>
 800825e:	bf00      	nop
 8008260:	08009379 	.word	0x08009379
 8008264:	080093f9 	.word	0x080093f9

08008268 <_Bfree>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	69c6      	ldr	r6, [r0, #28]
 800826c:	4605      	mov	r5, r0
 800826e:	460c      	mov	r4, r1
 8008270:	b976      	cbnz	r6, 8008290 <_Bfree+0x28>
 8008272:	2010      	movs	r0, #16
 8008274:	f7ff ff02 	bl	800807c <malloc>
 8008278:	4602      	mov	r2, r0
 800827a:	61e8      	str	r0, [r5, #28]
 800827c:	b920      	cbnz	r0, 8008288 <_Bfree+0x20>
 800827e:	4b09      	ldr	r3, [pc, #36]	@ (80082a4 <_Bfree+0x3c>)
 8008280:	4809      	ldr	r0, [pc, #36]	@ (80082a8 <_Bfree+0x40>)
 8008282:	218f      	movs	r1, #143	@ 0x8f
 8008284:	f000 fdba 	bl	8008dfc <__assert_func>
 8008288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800828c:	6006      	str	r6, [r0, #0]
 800828e:	60c6      	str	r6, [r0, #12]
 8008290:	b13c      	cbz	r4, 80082a2 <_Bfree+0x3a>
 8008292:	69eb      	ldr	r3, [r5, #28]
 8008294:	6862      	ldr	r2, [r4, #4]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800829c:	6021      	str	r1, [r4, #0]
 800829e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082a2:	bd70      	pop	{r4, r5, r6, pc}
 80082a4:	08009379 	.word	0x08009379
 80082a8:	080093f9 	.word	0x080093f9

080082ac <__multadd>:
 80082ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082b0:	690d      	ldr	r5, [r1, #16]
 80082b2:	4607      	mov	r7, r0
 80082b4:	460c      	mov	r4, r1
 80082b6:	461e      	mov	r6, r3
 80082b8:	f101 0c14 	add.w	ip, r1, #20
 80082bc:	2000      	movs	r0, #0
 80082be:	f8dc 3000 	ldr.w	r3, [ip]
 80082c2:	b299      	uxth	r1, r3
 80082c4:	fb02 6101 	mla	r1, r2, r1, r6
 80082c8:	0c1e      	lsrs	r6, r3, #16
 80082ca:	0c0b      	lsrs	r3, r1, #16
 80082cc:	fb02 3306 	mla	r3, r2, r6, r3
 80082d0:	b289      	uxth	r1, r1
 80082d2:	3001      	adds	r0, #1
 80082d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082d8:	4285      	cmp	r5, r0
 80082da:	f84c 1b04 	str.w	r1, [ip], #4
 80082de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082e2:	dcec      	bgt.n	80082be <__multadd+0x12>
 80082e4:	b30e      	cbz	r6, 800832a <__multadd+0x7e>
 80082e6:	68a3      	ldr	r3, [r4, #8]
 80082e8:	42ab      	cmp	r3, r5
 80082ea:	dc19      	bgt.n	8008320 <__multadd+0x74>
 80082ec:	6861      	ldr	r1, [r4, #4]
 80082ee:	4638      	mov	r0, r7
 80082f0:	3101      	adds	r1, #1
 80082f2:	f7ff ff79 	bl	80081e8 <_Balloc>
 80082f6:	4680      	mov	r8, r0
 80082f8:	b928      	cbnz	r0, 8008306 <__multadd+0x5a>
 80082fa:	4602      	mov	r2, r0
 80082fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008330 <__multadd+0x84>)
 80082fe:	480d      	ldr	r0, [pc, #52]	@ (8008334 <__multadd+0x88>)
 8008300:	21ba      	movs	r1, #186	@ 0xba
 8008302:	f000 fd7b 	bl	8008dfc <__assert_func>
 8008306:	6922      	ldr	r2, [r4, #16]
 8008308:	3202      	adds	r2, #2
 800830a:	f104 010c 	add.w	r1, r4, #12
 800830e:	0092      	lsls	r2, r2, #2
 8008310:	300c      	adds	r0, #12
 8008312:	f000 fd65 	bl	8008de0 <memcpy>
 8008316:	4621      	mov	r1, r4
 8008318:	4638      	mov	r0, r7
 800831a:	f7ff ffa5 	bl	8008268 <_Bfree>
 800831e:	4644      	mov	r4, r8
 8008320:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008324:	3501      	adds	r5, #1
 8008326:	615e      	str	r6, [r3, #20]
 8008328:	6125      	str	r5, [r4, #16]
 800832a:	4620      	mov	r0, r4
 800832c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008330:	080093e8 	.word	0x080093e8
 8008334:	080093f9 	.word	0x080093f9

08008338 <__hi0bits>:
 8008338:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800833c:	4603      	mov	r3, r0
 800833e:	bf36      	itet	cc
 8008340:	0403      	lslcc	r3, r0, #16
 8008342:	2000      	movcs	r0, #0
 8008344:	2010      	movcc	r0, #16
 8008346:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800834a:	bf3c      	itt	cc
 800834c:	021b      	lslcc	r3, r3, #8
 800834e:	3008      	addcc	r0, #8
 8008350:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008354:	bf3c      	itt	cc
 8008356:	011b      	lslcc	r3, r3, #4
 8008358:	3004      	addcc	r0, #4
 800835a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800835e:	bf3c      	itt	cc
 8008360:	009b      	lslcc	r3, r3, #2
 8008362:	3002      	addcc	r0, #2
 8008364:	2b00      	cmp	r3, #0
 8008366:	db05      	blt.n	8008374 <__hi0bits+0x3c>
 8008368:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800836c:	f100 0001 	add.w	r0, r0, #1
 8008370:	bf08      	it	eq
 8008372:	2020      	moveq	r0, #32
 8008374:	4770      	bx	lr

08008376 <__lo0bits>:
 8008376:	6803      	ldr	r3, [r0, #0]
 8008378:	4602      	mov	r2, r0
 800837a:	f013 0007 	ands.w	r0, r3, #7
 800837e:	d00b      	beq.n	8008398 <__lo0bits+0x22>
 8008380:	07d9      	lsls	r1, r3, #31
 8008382:	d421      	bmi.n	80083c8 <__lo0bits+0x52>
 8008384:	0798      	lsls	r0, r3, #30
 8008386:	bf49      	itett	mi
 8008388:	085b      	lsrmi	r3, r3, #1
 800838a:	089b      	lsrpl	r3, r3, #2
 800838c:	2001      	movmi	r0, #1
 800838e:	6013      	strmi	r3, [r2, #0]
 8008390:	bf5c      	itt	pl
 8008392:	6013      	strpl	r3, [r2, #0]
 8008394:	2002      	movpl	r0, #2
 8008396:	4770      	bx	lr
 8008398:	b299      	uxth	r1, r3
 800839a:	b909      	cbnz	r1, 80083a0 <__lo0bits+0x2a>
 800839c:	0c1b      	lsrs	r3, r3, #16
 800839e:	2010      	movs	r0, #16
 80083a0:	b2d9      	uxtb	r1, r3
 80083a2:	b909      	cbnz	r1, 80083a8 <__lo0bits+0x32>
 80083a4:	3008      	adds	r0, #8
 80083a6:	0a1b      	lsrs	r3, r3, #8
 80083a8:	0719      	lsls	r1, r3, #28
 80083aa:	bf04      	itt	eq
 80083ac:	091b      	lsreq	r3, r3, #4
 80083ae:	3004      	addeq	r0, #4
 80083b0:	0799      	lsls	r1, r3, #30
 80083b2:	bf04      	itt	eq
 80083b4:	089b      	lsreq	r3, r3, #2
 80083b6:	3002      	addeq	r0, #2
 80083b8:	07d9      	lsls	r1, r3, #31
 80083ba:	d403      	bmi.n	80083c4 <__lo0bits+0x4e>
 80083bc:	085b      	lsrs	r3, r3, #1
 80083be:	f100 0001 	add.w	r0, r0, #1
 80083c2:	d003      	beq.n	80083cc <__lo0bits+0x56>
 80083c4:	6013      	str	r3, [r2, #0]
 80083c6:	4770      	bx	lr
 80083c8:	2000      	movs	r0, #0
 80083ca:	4770      	bx	lr
 80083cc:	2020      	movs	r0, #32
 80083ce:	4770      	bx	lr

080083d0 <__i2b>:
 80083d0:	b510      	push	{r4, lr}
 80083d2:	460c      	mov	r4, r1
 80083d4:	2101      	movs	r1, #1
 80083d6:	f7ff ff07 	bl	80081e8 <_Balloc>
 80083da:	4602      	mov	r2, r0
 80083dc:	b928      	cbnz	r0, 80083ea <__i2b+0x1a>
 80083de:	4b05      	ldr	r3, [pc, #20]	@ (80083f4 <__i2b+0x24>)
 80083e0:	4805      	ldr	r0, [pc, #20]	@ (80083f8 <__i2b+0x28>)
 80083e2:	f240 1145 	movw	r1, #325	@ 0x145
 80083e6:	f000 fd09 	bl	8008dfc <__assert_func>
 80083ea:	2301      	movs	r3, #1
 80083ec:	6144      	str	r4, [r0, #20]
 80083ee:	6103      	str	r3, [r0, #16]
 80083f0:	bd10      	pop	{r4, pc}
 80083f2:	bf00      	nop
 80083f4:	080093e8 	.word	0x080093e8
 80083f8:	080093f9 	.word	0x080093f9

080083fc <__multiply>:
 80083fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	4617      	mov	r7, r2
 8008402:	690a      	ldr	r2, [r1, #16]
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	429a      	cmp	r2, r3
 8008408:	bfa8      	it	ge
 800840a:	463b      	movge	r3, r7
 800840c:	4689      	mov	r9, r1
 800840e:	bfa4      	itt	ge
 8008410:	460f      	movge	r7, r1
 8008412:	4699      	movge	r9, r3
 8008414:	693d      	ldr	r5, [r7, #16]
 8008416:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	6879      	ldr	r1, [r7, #4]
 800841e:	eb05 060a 	add.w	r6, r5, sl
 8008422:	42b3      	cmp	r3, r6
 8008424:	b085      	sub	sp, #20
 8008426:	bfb8      	it	lt
 8008428:	3101      	addlt	r1, #1
 800842a:	f7ff fedd 	bl	80081e8 <_Balloc>
 800842e:	b930      	cbnz	r0, 800843e <__multiply+0x42>
 8008430:	4602      	mov	r2, r0
 8008432:	4b41      	ldr	r3, [pc, #260]	@ (8008538 <__multiply+0x13c>)
 8008434:	4841      	ldr	r0, [pc, #260]	@ (800853c <__multiply+0x140>)
 8008436:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800843a:	f000 fcdf 	bl	8008dfc <__assert_func>
 800843e:	f100 0414 	add.w	r4, r0, #20
 8008442:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008446:	4623      	mov	r3, r4
 8008448:	2200      	movs	r2, #0
 800844a:	4573      	cmp	r3, lr
 800844c:	d320      	bcc.n	8008490 <__multiply+0x94>
 800844e:	f107 0814 	add.w	r8, r7, #20
 8008452:	f109 0114 	add.w	r1, r9, #20
 8008456:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800845a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800845e:	9302      	str	r3, [sp, #8]
 8008460:	1beb      	subs	r3, r5, r7
 8008462:	3b15      	subs	r3, #21
 8008464:	f023 0303 	bic.w	r3, r3, #3
 8008468:	3304      	adds	r3, #4
 800846a:	3715      	adds	r7, #21
 800846c:	42bd      	cmp	r5, r7
 800846e:	bf38      	it	cc
 8008470:	2304      	movcc	r3, #4
 8008472:	9301      	str	r3, [sp, #4]
 8008474:	9b02      	ldr	r3, [sp, #8]
 8008476:	9103      	str	r1, [sp, #12]
 8008478:	428b      	cmp	r3, r1
 800847a:	d80c      	bhi.n	8008496 <__multiply+0x9a>
 800847c:	2e00      	cmp	r6, #0
 800847e:	dd03      	ble.n	8008488 <__multiply+0x8c>
 8008480:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008484:	2b00      	cmp	r3, #0
 8008486:	d055      	beq.n	8008534 <__multiply+0x138>
 8008488:	6106      	str	r6, [r0, #16]
 800848a:	b005      	add	sp, #20
 800848c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008490:	f843 2b04 	str.w	r2, [r3], #4
 8008494:	e7d9      	b.n	800844a <__multiply+0x4e>
 8008496:	f8b1 a000 	ldrh.w	sl, [r1]
 800849a:	f1ba 0f00 	cmp.w	sl, #0
 800849e:	d01f      	beq.n	80084e0 <__multiply+0xe4>
 80084a0:	46c4      	mov	ip, r8
 80084a2:	46a1      	mov	r9, r4
 80084a4:	2700      	movs	r7, #0
 80084a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80084aa:	f8d9 3000 	ldr.w	r3, [r9]
 80084ae:	fa1f fb82 	uxth.w	fp, r2
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80084b8:	443b      	add	r3, r7
 80084ba:	f8d9 7000 	ldr.w	r7, [r9]
 80084be:	0c12      	lsrs	r2, r2, #16
 80084c0:	0c3f      	lsrs	r7, r7, #16
 80084c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80084c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084d0:	4565      	cmp	r5, ip
 80084d2:	f849 3b04 	str.w	r3, [r9], #4
 80084d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084da:	d8e4      	bhi.n	80084a6 <__multiply+0xaa>
 80084dc:	9b01      	ldr	r3, [sp, #4]
 80084de:	50e7      	str	r7, [r4, r3]
 80084e0:	9b03      	ldr	r3, [sp, #12]
 80084e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084e6:	3104      	adds	r1, #4
 80084e8:	f1b9 0f00 	cmp.w	r9, #0
 80084ec:	d020      	beq.n	8008530 <__multiply+0x134>
 80084ee:	6823      	ldr	r3, [r4, #0]
 80084f0:	4647      	mov	r7, r8
 80084f2:	46a4      	mov	ip, r4
 80084f4:	f04f 0a00 	mov.w	sl, #0
 80084f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80084fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008500:	fb09 220b 	mla	r2, r9, fp, r2
 8008504:	4452      	add	r2, sl
 8008506:	b29b      	uxth	r3, r3
 8008508:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800850c:	f84c 3b04 	str.w	r3, [ip], #4
 8008510:	f857 3b04 	ldr.w	r3, [r7], #4
 8008514:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008518:	f8bc 3000 	ldrh.w	r3, [ip]
 800851c:	fb09 330a 	mla	r3, r9, sl, r3
 8008520:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008524:	42bd      	cmp	r5, r7
 8008526:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800852a:	d8e5      	bhi.n	80084f8 <__multiply+0xfc>
 800852c:	9a01      	ldr	r2, [sp, #4]
 800852e:	50a3      	str	r3, [r4, r2]
 8008530:	3404      	adds	r4, #4
 8008532:	e79f      	b.n	8008474 <__multiply+0x78>
 8008534:	3e01      	subs	r6, #1
 8008536:	e7a1      	b.n	800847c <__multiply+0x80>
 8008538:	080093e8 	.word	0x080093e8
 800853c:	080093f9 	.word	0x080093f9

08008540 <__pow5mult>:
 8008540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008544:	4615      	mov	r5, r2
 8008546:	f012 0203 	ands.w	r2, r2, #3
 800854a:	4607      	mov	r7, r0
 800854c:	460e      	mov	r6, r1
 800854e:	d007      	beq.n	8008560 <__pow5mult+0x20>
 8008550:	4c25      	ldr	r4, [pc, #148]	@ (80085e8 <__pow5mult+0xa8>)
 8008552:	3a01      	subs	r2, #1
 8008554:	2300      	movs	r3, #0
 8008556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800855a:	f7ff fea7 	bl	80082ac <__multadd>
 800855e:	4606      	mov	r6, r0
 8008560:	10ad      	asrs	r5, r5, #2
 8008562:	d03d      	beq.n	80085e0 <__pow5mult+0xa0>
 8008564:	69fc      	ldr	r4, [r7, #28]
 8008566:	b97c      	cbnz	r4, 8008588 <__pow5mult+0x48>
 8008568:	2010      	movs	r0, #16
 800856a:	f7ff fd87 	bl	800807c <malloc>
 800856e:	4602      	mov	r2, r0
 8008570:	61f8      	str	r0, [r7, #28]
 8008572:	b928      	cbnz	r0, 8008580 <__pow5mult+0x40>
 8008574:	4b1d      	ldr	r3, [pc, #116]	@ (80085ec <__pow5mult+0xac>)
 8008576:	481e      	ldr	r0, [pc, #120]	@ (80085f0 <__pow5mult+0xb0>)
 8008578:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800857c:	f000 fc3e 	bl	8008dfc <__assert_func>
 8008580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008584:	6004      	str	r4, [r0, #0]
 8008586:	60c4      	str	r4, [r0, #12]
 8008588:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800858c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008590:	b94c      	cbnz	r4, 80085a6 <__pow5mult+0x66>
 8008592:	f240 2171 	movw	r1, #625	@ 0x271
 8008596:	4638      	mov	r0, r7
 8008598:	f7ff ff1a 	bl	80083d0 <__i2b>
 800859c:	2300      	movs	r3, #0
 800859e:	f8c8 0008 	str.w	r0, [r8, #8]
 80085a2:	4604      	mov	r4, r0
 80085a4:	6003      	str	r3, [r0, #0]
 80085a6:	f04f 0900 	mov.w	r9, #0
 80085aa:	07eb      	lsls	r3, r5, #31
 80085ac:	d50a      	bpl.n	80085c4 <__pow5mult+0x84>
 80085ae:	4631      	mov	r1, r6
 80085b0:	4622      	mov	r2, r4
 80085b2:	4638      	mov	r0, r7
 80085b4:	f7ff ff22 	bl	80083fc <__multiply>
 80085b8:	4631      	mov	r1, r6
 80085ba:	4680      	mov	r8, r0
 80085bc:	4638      	mov	r0, r7
 80085be:	f7ff fe53 	bl	8008268 <_Bfree>
 80085c2:	4646      	mov	r6, r8
 80085c4:	106d      	asrs	r5, r5, #1
 80085c6:	d00b      	beq.n	80085e0 <__pow5mult+0xa0>
 80085c8:	6820      	ldr	r0, [r4, #0]
 80085ca:	b938      	cbnz	r0, 80085dc <__pow5mult+0x9c>
 80085cc:	4622      	mov	r2, r4
 80085ce:	4621      	mov	r1, r4
 80085d0:	4638      	mov	r0, r7
 80085d2:	f7ff ff13 	bl	80083fc <__multiply>
 80085d6:	6020      	str	r0, [r4, #0]
 80085d8:	f8c0 9000 	str.w	r9, [r0]
 80085dc:	4604      	mov	r4, r0
 80085de:	e7e4      	b.n	80085aa <__pow5mult+0x6a>
 80085e0:	4630      	mov	r0, r6
 80085e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085e6:	bf00      	nop
 80085e8:	080094ac 	.word	0x080094ac
 80085ec:	08009379 	.word	0x08009379
 80085f0:	080093f9 	.word	0x080093f9

080085f4 <__lshift>:
 80085f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	460c      	mov	r4, r1
 80085fa:	6849      	ldr	r1, [r1, #4]
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008602:	68a3      	ldr	r3, [r4, #8]
 8008604:	4607      	mov	r7, r0
 8008606:	4691      	mov	r9, r2
 8008608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800860c:	f108 0601 	add.w	r6, r8, #1
 8008610:	42b3      	cmp	r3, r6
 8008612:	db0b      	blt.n	800862c <__lshift+0x38>
 8008614:	4638      	mov	r0, r7
 8008616:	f7ff fde7 	bl	80081e8 <_Balloc>
 800861a:	4605      	mov	r5, r0
 800861c:	b948      	cbnz	r0, 8008632 <__lshift+0x3e>
 800861e:	4602      	mov	r2, r0
 8008620:	4b28      	ldr	r3, [pc, #160]	@ (80086c4 <__lshift+0xd0>)
 8008622:	4829      	ldr	r0, [pc, #164]	@ (80086c8 <__lshift+0xd4>)
 8008624:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008628:	f000 fbe8 	bl	8008dfc <__assert_func>
 800862c:	3101      	adds	r1, #1
 800862e:	005b      	lsls	r3, r3, #1
 8008630:	e7ee      	b.n	8008610 <__lshift+0x1c>
 8008632:	2300      	movs	r3, #0
 8008634:	f100 0114 	add.w	r1, r0, #20
 8008638:	f100 0210 	add.w	r2, r0, #16
 800863c:	4618      	mov	r0, r3
 800863e:	4553      	cmp	r3, sl
 8008640:	db33      	blt.n	80086aa <__lshift+0xb6>
 8008642:	6920      	ldr	r0, [r4, #16]
 8008644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008648:	f104 0314 	add.w	r3, r4, #20
 800864c:	f019 091f 	ands.w	r9, r9, #31
 8008650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008654:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008658:	d02b      	beq.n	80086b2 <__lshift+0xbe>
 800865a:	f1c9 0e20 	rsb	lr, r9, #32
 800865e:	468a      	mov	sl, r1
 8008660:	2200      	movs	r2, #0
 8008662:	6818      	ldr	r0, [r3, #0]
 8008664:	fa00 f009 	lsl.w	r0, r0, r9
 8008668:	4310      	orrs	r0, r2
 800866a:	f84a 0b04 	str.w	r0, [sl], #4
 800866e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008672:	459c      	cmp	ip, r3
 8008674:	fa22 f20e 	lsr.w	r2, r2, lr
 8008678:	d8f3      	bhi.n	8008662 <__lshift+0x6e>
 800867a:	ebac 0304 	sub.w	r3, ip, r4
 800867e:	3b15      	subs	r3, #21
 8008680:	f023 0303 	bic.w	r3, r3, #3
 8008684:	3304      	adds	r3, #4
 8008686:	f104 0015 	add.w	r0, r4, #21
 800868a:	4560      	cmp	r0, ip
 800868c:	bf88      	it	hi
 800868e:	2304      	movhi	r3, #4
 8008690:	50ca      	str	r2, [r1, r3]
 8008692:	b10a      	cbz	r2, 8008698 <__lshift+0xa4>
 8008694:	f108 0602 	add.w	r6, r8, #2
 8008698:	3e01      	subs	r6, #1
 800869a:	4638      	mov	r0, r7
 800869c:	612e      	str	r6, [r5, #16]
 800869e:	4621      	mov	r1, r4
 80086a0:	f7ff fde2 	bl	8008268 <_Bfree>
 80086a4:	4628      	mov	r0, r5
 80086a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80086ae:	3301      	adds	r3, #1
 80086b0:	e7c5      	b.n	800863e <__lshift+0x4a>
 80086b2:	3904      	subs	r1, #4
 80086b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80086bc:	459c      	cmp	ip, r3
 80086be:	d8f9      	bhi.n	80086b4 <__lshift+0xc0>
 80086c0:	e7ea      	b.n	8008698 <__lshift+0xa4>
 80086c2:	bf00      	nop
 80086c4:	080093e8 	.word	0x080093e8
 80086c8:	080093f9 	.word	0x080093f9

080086cc <__mcmp>:
 80086cc:	690a      	ldr	r2, [r1, #16]
 80086ce:	4603      	mov	r3, r0
 80086d0:	6900      	ldr	r0, [r0, #16]
 80086d2:	1a80      	subs	r0, r0, r2
 80086d4:	b530      	push	{r4, r5, lr}
 80086d6:	d10e      	bne.n	80086f6 <__mcmp+0x2a>
 80086d8:	3314      	adds	r3, #20
 80086da:	3114      	adds	r1, #20
 80086dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086ec:	4295      	cmp	r5, r2
 80086ee:	d003      	beq.n	80086f8 <__mcmp+0x2c>
 80086f0:	d205      	bcs.n	80086fe <__mcmp+0x32>
 80086f2:	f04f 30ff 	mov.w	r0, #4294967295
 80086f6:	bd30      	pop	{r4, r5, pc}
 80086f8:	42a3      	cmp	r3, r4
 80086fa:	d3f3      	bcc.n	80086e4 <__mcmp+0x18>
 80086fc:	e7fb      	b.n	80086f6 <__mcmp+0x2a>
 80086fe:	2001      	movs	r0, #1
 8008700:	e7f9      	b.n	80086f6 <__mcmp+0x2a>
	...

08008704 <__mdiff>:
 8008704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008708:	4689      	mov	r9, r1
 800870a:	4606      	mov	r6, r0
 800870c:	4611      	mov	r1, r2
 800870e:	4648      	mov	r0, r9
 8008710:	4614      	mov	r4, r2
 8008712:	f7ff ffdb 	bl	80086cc <__mcmp>
 8008716:	1e05      	subs	r5, r0, #0
 8008718:	d112      	bne.n	8008740 <__mdiff+0x3c>
 800871a:	4629      	mov	r1, r5
 800871c:	4630      	mov	r0, r6
 800871e:	f7ff fd63 	bl	80081e8 <_Balloc>
 8008722:	4602      	mov	r2, r0
 8008724:	b928      	cbnz	r0, 8008732 <__mdiff+0x2e>
 8008726:	4b3f      	ldr	r3, [pc, #252]	@ (8008824 <__mdiff+0x120>)
 8008728:	f240 2137 	movw	r1, #567	@ 0x237
 800872c:	483e      	ldr	r0, [pc, #248]	@ (8008828 <__mdiff+0x124>)
 800872e:	f000 fb65 	bl	8008dfc <__assert_func>
 8008732:	2301      	movs	r3, #1
 8008734:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008738:	4610      	mov	r0, r2
 800873a:	b003      	add	sp, #12
 800873c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008740:	bfbc      	itt	lt
 8008742:	464b      	movlt	r3, r9
 8008744:	46a1      	movlt	r9, r4
 8008746:	4630      	mov	r0, r6
 8008748:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800874c:	bfba      	itte	lt
 800874e:	461c      	movlt	r4, r3
 8008750:	2501      	movlt	r5, #1
 8008752:	2500      	movge	r5, #0
 8008754:	f7ff fd48 	bl	80081e8 <_Balloc>
 8008758:	4602      	mov	r2, r0
 800875a:	b918      	cbnz	r0, 8008764 <__mdiff+0x60>
 800875c:	4b31      	ldr	r3, [pc, #196]	@ (8008824 <__mdiff+0x120>)
 800875e:	f240 2145 	movw	r1, #581	@ 0x245
 8008762:	e7e3      	b.n	800872c <__mdiff+0x28>
 8008764:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008768:	6926      	ldr	r6, [r4, #16]
 800876a:	60c5      	str	r5, [r0, #12]
 800876c:	f109 0310 	add.w	r3, r9, #16
 8008770:	f109 0514 	add.w	r5, r9, #20
 8008774:	f104 0e14 	add.w	lr, r4, #20
 8008778:	f100 0b14 	add.w	fp, r0, #20
 800877c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008780:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008784:	9301      	str	r3, [sp, #4]
 8008786:	46d9      	mov	r9, fp
 8008788:	f04f 0c00 	mov.w	ip, #0
 800878c:	9b01      	ldr	r3, [sp, #4]
 800878e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008792:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008796:	9301      	str	r3, [sp, #4]
 8008798:	fa1f f38a 	uxth.w	r3, sl
 800879c:	4619      	mov	r1, r3
 800879e:	b283      	uxth	r3, r0
 80087a0:	1acb      	subs	r3, r1, r3
 80087a2:	0c00      	lsrs	r0, r0, #16
 80087a4:	4463      	add	r3, ip
 80087a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80087aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80087b4:	4576      	cmp	r6, lr
 80087b6:	f849 3b04 	str.w	r3, [r9], #4
 80087ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087be:	d8e5      	bhi.n	800878c <__mdiff+0x88>
 80087c0:	1b33      	subs	r3, r6, r4
 80087c2:	3b15      	subs	r3, #21
 80087c4:	f023 0303 	bic.w	r3, r3, #3
 80087c8:	3415      	adds	r4, #21
 80087ca:	3304      	adds	r3, #4
 80087cc:	42a6      	cmp	r6, r4
 80087ce:	bf38      	it	cc
 80087d0:	2304      	movcc	r3, #4
 80087d2:	441d      	add	r5, r3
 80087d4:	445b      	add	r3, fp
 80087d6:	461e      	mov	r6, r3
 80087d8:	462c      	mov	r4, r5
 80087da:	4544      	cmp	r4, r8
 80087dc:	d30e      	bcc.n	80087fc <__mdiff+0xf8>
 80087de:	f108 0103 	add.w	r1, r8, #3
 80087e2:	1b49      	subs	r1, r1, r5
 80087e4:	f021 0103 	bic.w	r1, r1, #3
 80087e8:	3d03      	subs	r5, #3
 80087ea:	45a8      	cmp	r8, r5
 80087ec:	bf38      	it	cc
 80087ee:	2100      	movcc	r1, #0
 80087f0:	440b      	add	r3, r1
 80087f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087f6:	b191      	cbz	r1, 800881e <__mdiff+0x11a>
 80087f8:	6117      	str	r7, [r2, #16]
 80087fa:	e79d      	b.n	8008738 <__mdiff+0x34>
 80087fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8008800:	46e6      	mov	lr, ip
 8008802:	0c08      	lsrs	r0, r1, #16
 8008804:	fa1c fc81 	uxtah	ip, ip, r1
 8008808:	4471      	add	r1, lr
 800880a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800880e:	b289      	uxth	r1, r1
 8008810:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008814:	f846 1b04 	str.w	r1, [r6], #4
 8008818:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800881c:	e7dd      	b.n	80087da <__mdiff+0xd6>
 800881e:	3f01      	subs	r7, #1
 8008820:	e7e7      	b.n	80087f2 <__mdiff+0xee>
 8008822:	bf00      	nop
 8008824:	080093e8 	.word	0x080093e8
 8008828:	080093f9 	.word	0x080093f9

0800882c <__d2b>:
 800882c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008830:	460f      	mov	r7, r1
 8008832:	2101      	movs	r1, #1
 8008834:	ec59 8b10 	vmov	r8, r9, d0
 8008838:	4616      	mov	r6, r2
 800883a:	f7ff fcd5 	bl	80081e8 <_Balloc>
 800883e:	4604      	mov	r4, r0
 8008840:	b930      	cbnz	r0, 8008850 <__d2b+0x24>
 8008842:	4602      	mov	r2, r0
 8008844:	4b23      	ldr	r3, [pc, #140]	@ (80088d4 <__d2b+0xa8>)
 8008846:	4824      	ldr	r0, [pc, #144]	@ (80088d8 <__d2b+0xac>)
 8008848:	f240 310f 	movw	r1, #783	@ 0x30f
 800884c:	f000 fad6 	bl	8008dfc <__assert_func>
 8008850:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008854:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008858:	b10d      	cbz	r5, 800885e <__d2b+0x32>
 800885a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800885e:	9301      	str	r3, [sp, #4]
 8008860:	f1b8 0300 	subs.w	r3, r8, #0
 8008864:	d023      	beq.n	80088ae <__d2b+0x82>
 8008866:	4668      	mov	r0, sp
 8008868:	9300      	str	r3, [sp, #0]
 800886a:	f7ff fd84 	bl	8008376 <__lo0bits>
 800886e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008872:	b1d0      	cbz	r0, 80088aa <__d2b+0x7e>
 8008874:	f1c0 0320 	rsb	r3, r0, #32
 8008878:	fa02 f303 	lsl.w	r3, r2, r3
 800887c:	430b      	orrs	r3, r1
 800887e:	40c2      	lsrs	r2, r0
 8008880:	6163      	str	r3, [r4, #20]
 8008882:	9201      	str	r2, [sp, #4]
 8008884:	9b01      	ldr	r3, [sp, #4]
 8008886:	61a3      	str	r3, [r4, #24]
 8008888:	2b00      	cmp	r3, #0
 800888a:	bf0c      	ite	eq
 800888c:	2201      	moveq	r2, #1
 800888e:	2202      	movne	r2, #2
 8008890:	6122      	str	r2, [r4, #16]
 8008892:	b1a5      	cbz	r5, 80088be <__d2b+0x92>
 8008894:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008898:	4405      	add	r5, r0
 800889a:	603d      	str	r5, [r7, #0]
 800889c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80088a0:	6030      	str	r0, [r6, #0]
 80088a2:	4620      	mov	r0, r4
 80088a4:	b003      	add	sp, #12
 80088a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088aa:	6161      	str	r1, [r4, #20]
 80088ac:	e7ea      	b.n	8008884 <__d2b+0x58>
 80088ae:	a801      	add	r0, sp, #4
 80088b0:	f7ff fd61 	bl	8008376 <__lo0bits>
 80088b4:	9b01      	ldr	r3, [sp, #4]
 80088b6:	6163      	str	r3, [r4, #20]
 80088b8:	3020      	adds	r0, #32
 80088ba:	2201      	movs	r2, #1
 80088bc:	e7e8      	b.n	8008890 <__d2b+0x64>
 80088be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80088c6:	6038      	str	r0, [r7, #0]
 80088c8:	6918      	ldr	r0, [r3, #16]
 80088ca:	f7ff fd35 	bl	8008338 <__hi0bits>
 80088ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088d2:	e7e5      	b.n	80088a0 <__d2b+0x74>
 80088d4:	080093e8 	.word	0x080093e8
 80088d8:	080093f9 	.word	0x080093f9

080088dc <__sfputc_r>:
 80088dc:	6893      	ldr	r3, [r2, #8]
 80088de:	3b01      	subs	r3, #1
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	b410      	push	{r4}
 80088e4:	6093      	str	r3, [r2, #8]
 80088e6:	da08      	bge.n	80088fa <__sfputc_r+0x1e>
 80088e8:	6994      	ldr	r4, [r2, #24]
 80088ea:	42a3      	cmp	r3, r4
 80088ec:	db01      	blt.n	80088f2 <__sfputc_r+0x16>
 80088ee:	290a      	cmp	r1, #10
 80088f0:	d103      	bne.n	80088fa <__sfputc_r+0x1e>
 80088f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088f6:	f7fe bc0a 	b.w	800710e <__swbuf_r>
 80088fa:	6813      	ldr	r3, [r2, #0]
 80088fc:	1c58      	adds	r0, r3, #1
 80088fe:	6010      	str	r0, [r2, #0]
 8008900:	7019      	strb	r1, [r3, #0]
 8008902:	4608      	mov	r0, r1
 8008904:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008908:	4770      	bx	lr

0800890a <__sfputs_r>:
 800890a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890c:	4606      	mov	r6, r0
 800890e:	460f      	mov	r7, r1
 8008910:	4614      	mov	r4, r2
 8008912:	18d5      	adds	r5, r2, r3
 8008914:	42ac      	cmp	r4, r5
 8008916:	d101      	bne.n	800891c <__sfputs_r+0x12>
 8008918:	2000      	movs	r0, #0
 800891a:	e007      	b.n	800892c <__sfputs_r+0x22>
 800891c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008920:	463a      	mov	r2, r7
 8008922:	4630      	mov	r0, r6
 8008924:	f7ff ffda 	bl	80088dc <__sfputc_r>
 8008928:	1c43      	adds	r3, r0, #1
 800892a:	d1f3      	bne.n	8008914 <__sfputs_r+0xa>
 800892c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008930 <_vfiprintf_r>:
 8008930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008934:	460d      	mov	r5, r1
 8008936:	b09d      	sub	sp, #116	@ 0x74
 8008938:	4614      	mov	r4, r2
 800893a:	4698      	mov	r8, r3
 800893c:	4606      	mov	r6, r0
 800893e:	b118      	cbz	r0, 8008948 <_vfiprintf_r+0x18>
 8008940:	6a03      	ldr	r3, [r0, #32]
 8008942:	b90b      	cbnz	r3, 8008948 <_vfiprintf_r+0x18>
 8008944:	f7fe fafa 	bl	8006f3c <__sinit>
 8008948:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800894a:	07d9      	lsls	r1, r3, #31
 800894c:	d405      	bmi.n	800895a <_vfiprintf_r+0x2a>
 800894e:	89ab      	ldrh	r3, [r5, #12]
 8008950:	059a      	lsls	r2, r3, #22
 8008952:	d402      	bmi.n	800895a <_vfiprintf_r+0x2a>
 8008954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008956:	f7fe fcec 	bl	8007332 <__retarget_lock_acquire_recursive>
 800895a:	89ab      	ldrh	r3, [r5, #12]
 800895c:	071b      	lsls	r3, r3, #28
 800895e:	d501      	bpl.n	8008964 <_vfiprintf_r+0x34>
 8008960:	692b      	ldr	r3, [r5, #16]
 8008962:	b99b      	cbnz	r3, 800898c <_vfiprintf_r+0x5c>
 8008964:	4629      	mov	r1, r5
 8008966:	4630      	mov	r0, r6
 8008968:	f7fe fc10 	bl	800718c <__swsetup_r>
 800896c:	b170      	cbz	r0, 800898c <_vfiprintf_r+0x5c>
 800896e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008970:	07dc      	lsls	r4, r3, #31
 8008972:	d504      	bpl.n	800897e <_vfiprintf_r+0x4e>
 8008974:	f04f 30ff 	mov.w	r0, #4294967295
 8008978:	b01d      	add	sp, #116	@ 0x74
 800897a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	0598      	lsls	r0, r3, #22
 8008982:	d4f7      	bmi.n	8008974 <_vfiprintf_r+0x44>
 8008984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008986:	f7fe fcd5 	bl	8007334 <__retarget_lock_release_recursive>
 800898a:	e7f3      	b.n	8008974 <_vfiprintf_r+0x44>
 800898c:	2300      	movs	r3, #0
 800898e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008990:	2320      	movs	r3, #32
 8008992:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008996:	f8cd 800c 	str.w	r8, [sp, #12]
 800899a:	2330      	movs	r3, #48	@ 0x30
 800899c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b4c <_vfiprintf_r+0x21c>
 80089a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089a4:	f04f 0901 	mov.w	r9, #1
 80089a8:	4623      	mov	r3, r4
 80089aa:	469a      	mov	sl, r3
 80089ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089b0:	b10a      	cbz	r2, 80089b6 <_vfiprintf_r+0x86>
 80089b2:	2a25      	cmp	r2, #37	@ 0x25
 80089b4:	d1f9      	bne.n	80089aa <_vfiprintf_r+0x7a>
 80089b6:	ebba 0b04 	subs.w	fp, sl, r4
 80089ba:	d00b      	beq.n	80089d4 <_vfiprintf_r+0xa4>
 80089bc:	465b      	mov	r3, fp
 80089be:	4622      	mov	r2, r4
 80089c0:	4629      	mov	r1, r5
 80089c2:	4630      	mov	r0, r6
 80089c4:	f7ff ffa1 	bl	800890a <__sfputs_r>
 80089c8:	3001      	adds	r0, #1
 80089ca:	f000 80a7 	beq.w	8008b1c <_vfiprintf_r+0x1ec>
 80089ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089d0:	445a      	add	r2, fp
 80089d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80089d4:	f89a 3000 	ldrb.w	r3, [sl]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 809f 	beq.w	8008b1c <_vfiprintf_r+0x1ec>
 80089de:	2300      	movs	r3, #0
 80089e0:	f04f 32ff 	mov.w	r2, #4294967295
 80089e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089e8:	f10a 0a01 	add.w	sl, sl, #1
 80089ec:	9304      	str	r3, [sp, #16]
 80089ee:	9307      	str	r3, [sp, #28]
 80089f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80089f6:	4654      	mov	r4, sl
 80089f8:	2205      	movs	r2, #5
 80089fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089fe:	4853      	ldr	r0, [pc, #332]	@ (8008b4c <_vfiprintf_r+0x21c>)
 8008a00:	f7f7 fbbe 	bl	8000180 <memchr>
 8008a04:	9a04      	ldr	r2, [sp, #16]
 8008a06:	b9d8      	cbnz	r0, 8008a40 <_vfiprintf_r+0x110>
 8008a08:	06d1      	lsls	r1, r2, #27
 8008a0a:	bf44      	itt	mi
 8008a0c:	2320      	movmi	r3, #32
 8008a0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a12:	0713      	lsls	r3, r2, #28
 8008a14:	bf44      	itt	mi
 8008a16:	232b      	movmi	r3, #43	@ 0x2b
 8008a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a1c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a20:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a22:	d015      	beq.n	8008a50 <_vfiprintf_r+0x120>
 8008a24:	9a07      	ldr	r2, [sp, #28]
 8008a26:	4654      	mov	r4, sl
 8008a28:	2000      	movs	r0, #0
 8008a2a:	f04f 0c0a 	mov.w	ip, #10
 8008a2e:	4621      	mov	r1, r4
 8008a30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a34:	3b30      	subs	r3, #48	@ 0x30
 8008a36:	2b09      	cmp	r3, #9
 8008a38:	d94b      	bls.n	8008ad2 <_vfiprintf_r+0x1a2>
 8008a3a:	b1b0      	cbz	r0, 8008a6a <_vfiprintf_r+0x13a>
 8008a3c:	9207      	str	r2, [sp, #28]
 8008a3e:	e014      	b.n	8008a6a <_vfiprintf_r+0x13a>
 8008a40:	eba0 0308 	sub.w	r3, r0, r8
 8008a44:	fa09 f303 	lsl.w	r3, r9, r3
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	9304      	str	r3, [sp, #16]
 8008a4c:	46a2      	mov	sl, r4
 8008a4e:	e7d2      	b.n	80089f6 <_vfiprintf_r+0xc6>
 8008a50:	9b03      	ldr	r3, [sp, #12]
 8008a52:	1d19      	adds	r1, r3, #4
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	9103      	str	r1, [sp, #12]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	bfbb      	ittet	lt
 8008a5c:	425b      	neglt	r3, r3
 8008a5e:	f042 0202 	orrlt.w	r2, r2, #2
 8008a62:	9307      	strge	r3, [sp, #28]
 8008a64:	9307      	strlt	r3, [sp, #28]
 8008a66:	bfb8      	it	lt
 8008a68:	9204      	strlt	r2, [sp, #16]
 8008a6a:	7823      	ldrb	r3, [r4, #0]
 8008a6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a6e:	d10a      	bne.n	8008a86 <_vfiprintf_r+0x156>
 8008a70:	7863      	ldrb	r3, [r4, #1]
 8008a72:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a74:	d132      	bne.n	8008adc <_vfiprintf_r+0x1ac>
 8008a76:	9b03      	ldr	r3, [sp, #12]
 8008a78:	1d1a      	adds	r2, r3, #4
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	9203      	str	r2, [sp, #12]
 8008a7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a82:	3402      	adds	r4, #2
 8008a84:	9305      	str	r3, [sp, #20]
 8008a86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008b5c <_vfiprintf_r+0x22c>
 8008a8a:	7821      	ldrb	r1, [r4, #0]
 8008a8c:	2203      	movs	r2, #3
 8008a8e:	4650      	mov	r0, sl
 8008a90:	f7f7 fb76 	bl	8000180 <memchr>
 8008a94:	b138      	cbz	r0, 8008aa6 <_vfiprintf_r+0x176>
 8008a96:	9b04      	ldr	r3, [sp, #16]
 8008a98:	eba0 000a 	sub.w	r0, r0, sl
 8008a9c:	2240      	movs	r2, #64	@ 0x40
 8008a9e:	4082      	lsls	r2, r0
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	3401      	adds	r4, #1
 8008aa4:	9304      	str	r3, [sp, #16]
 8008aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aaa:	4829      	ldr	r0, [pc, #164]	@ (8008b50 <_vfiprintf_r+0x220>)
 8008aac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ab0:	2206      	movs	r2, #6
 8008ab2:	f7f7 fb65 	bl	8000180 <memchr>
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	d03f      	beq.n	8008b3a <_vfiprintf_r+0x20a>
 8008aba:	4b26      	ldr	r3, [pc, #152]	@ (8008b54 <_vfiprintf_r+0x224>)
 8008abc:	bb1b      	cbnz	r3, 8008b06 <_vfiprintf_r+0x1d6>
 8008abe:	9b03      	ldr	r3, [sp, #12]
 8008ac0:	3307      	adds	r3, #7
 8008ac2:	f023 0307 	bic.w	r3, r3, #7
 8008ac6:	3308      	adds	r3, #8
 8008ac8:	9303      	str	r3, [sp, #12]
 8008aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008acc:	443b      	add	r3, r7
 8008ace:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ad0:	e76a      	b.n	80089a8 <_vfiprintf_r+0x78>
 8008ad2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ad6:	460c      	mov	r4, r1
 8008ad8:	2001      	movs	r0, #1
 8008ada:	e7a8      	b.n	8008a2e <_vfiprintf_r+0xfe>
 8008adc:	2300      	movs	r3, #0
 8008ade:	3401      	adds	r4, #1
 8008ae0:	9305      	str	r3, [sp, #20]
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	f04f 0c0a 	mov.w	ip, #10
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aee:	3a30      	subs	r2, #48	@ 0x30
 8008af0:	2a09      	cmp	r2, #9
 8008af2:	d903      	bls.n	8008afc <_vfiprintf_r+0x1cc>
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d0c6      	beq.n	8008a86 <_vfiprintf_r+0x156>
 8008af8:	9105      	str	r1, [sp, #20]
 8008afa:	e7c4      	b.n	8008a86 <_vfiprintf_r+0x156>
 8008afc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b00:	4604      	mov	r4, r0
 8008b02:	2301      	movs	r3, #1
 8008b04:	e7f0      	b.n	8008ae8 <_vfiprintf_r+0x1b8>
 8008b06:	ab03      	add	r3, sp, #12
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	462a      	mov	r2, r5
 8008b0c:	4b12      	ldr	r3, [pc, #72]	@ (8008b58 <_vfiprintf_r+0x228>)
 8008b0e:	a904      	add	r1, sp, #16
 8008b10:	4630      	mov	r0, r6
 8008b12:	f7fd fdd1 	bl	80066b8 <_printf_float>
 8008b16:	4607      	mov	r7, r0
 8008b18:	1c78      	adds	r0, r7, #1
 8008b1a:	d1d6      	bne.n	8008aca <_vfiprintf_r+0x19a>
 8008b1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b1e:	07d9      	lsls	r1, r3, #31
 8008b20:	d405      	bmi.n	8008b2e <_vfiprintf_r+0x1fe>
 8008b22:	89ab      	ldrh	r3, [r5, #12]
 8008b24:	059a      	lsls	r2, r3, #22
 8008b26:	d402      	bmi.n	8008b2e <_vfiprintf_r+0x1fe>
 8008b28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b2a:	f7fe fc03 	bl	8007334 <__retarget_lock_release_recursive>
 8008b2e:	89ab      	ldrh	r3, [r5, #12]
 8008b30:	065b      	lsls	r3, r3, #25
 8008b32:	f53f af1f 	bmi.w	8008974 <_vfiprintf_r+0x44>
 8008b36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b38:	e71e      	b.n	8008978 <_vfiprintf_r+0x48>
 8008b3a:	ab03      	add	r3, sp, #12
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	462a      	mov	r2, r5
 8008b40:	4b05      	ldr	r3, [pc, #20]	@ (8008b58 <_vfiprintf_r+0x228>)
 8008b42:	a904      	add	r1, sp, #16
 8008b44:	4630      	mov	r0, r6
 8008b46:	f7fe f84f 	bl	8006be8 <_printf_i>
 8008b4a:	e7e4      	b.n	8008b16 <_vfiprintf_r+0x1e6>
 8008b4c:	08009452 	.word	0x08009452
 8008b50:	0800945c 	.word	0x0800945c
 8008b54:	080066b9 	.word	0x080066b9
 8008b58:	0800890b 	.word	0x0800890b
 8008b5c:	08009458 	.word	0x08009458

08008b60 <__sflush_r>:
 8008b60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b68:	0716      	lsls	r6, r2, #28
 8008b6a:	4605      	mov	r5, r0
 8008b6c:	460c      	mov	r4, r1
 8008b6e:	d454      	bmi.n	8008c1a <__sflush_r+0xba>
 8008b70:	684b      	ldr	r3, [r1, #4]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	dc02      	bgt.n	8008b7c <__sflush_r+0x1c>
 8008b76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	dd48      	ble.n	8008c0e <__sflush_r+0xae>
 8008b7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b7e:	2e00      	cmp	r6, #0
 8008b80:	d045      	beq.n	8008c0e <__sflush_r+0xae>
 8008b82:	2300      	movs	r3, #0
 8008b84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b88:	682f      	ldr	r7, [r5, #0]
 8008b8a:	6a21      	ldr	r1, [r4, #32]
 8008b8c:	602b      	str	r3, [r5, #0]
 8008b8e:	d030      	beq.n	8008bf2 <__sflush_r+0x92>
 8008b90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b92:	89a3      	ldrh	r3, [r4, #12]
 8008b94:	0759      	lsls	r1, r3, #29
 8008b96:	d505      	bpl.n	8008ba4 <__sflush_r+0x44>
 8008b98:	6863      	ldr	r3, [r4, #4]
 8008b9a:	1ad2      	subs	r2, r2, r3
 8008b9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b9e:	b10b      	cbz	r3, 8008ba4 <__sflush_r+0x44>
 8008ba0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ba2:	1ad2      	subs	r2, r2, r3
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ba8:	6a21      	ldr	r1, [r4, #32]
 8008baa:	4628      	mov	r0, r5
 8008bac:	47b0      	blx	r6
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	89a3      	ldrh	r3, [r4, #12]
 8008bb2:	d106      	bne.n	8008bc2 <__sflush_r+0x62>
 8008bb4:	6829      	ldr	r1, [r5, #0]
 8008bb6:	291d      	cmp	r1, #29
 8008bb8:	d82b      	bhi.n	8008c12 <__sflush_r+0xb2>
 8008bba:	4a2a      	ldr	r2, [pc, #168]	@ (8008c64 <__sflush_r+0x104>)
 8008bbc:	40ca      	lsrs	r2, r1
 8008bbe:	07d6      	lsls	r6, r2, #31
 8008bc0:	d527      	bpl.n	8008c12 <__sflush_r+0xb2>
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	6062      	str	r2, [r4, #4]
 8008bc6:	04d9      	lsls	r1, r3, #19
 8008bc8:	6922      	ldr	r2, [r4, #16]
 8008bca:	6022      	str	r2, [r4, #0]
 8008bcc:	d504      	bpl.n	8008bd8 <__sflush_r+0x78>
 8008bce:	1c42      	adds	r2, r0, #1
 8008bd0:	d101      	bne.n	8008bd6 <__sflush_r+0x76>
 8008bd2:	682b      	ldr	r3, [r5, #0]
 8008bd4:	b903      	cbnz	r3, 8008bd8 <__sflush_r+0x78>
 8008bd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bda:	602f      	str	r7, [r5, #0]
 8008bdc:	b1b9      	cbz	r1, 8008c0e <__sflush_r+0xae>
 8008bde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008be2:	4299      	cmp	r1, r3
 8008be4:	d002      	beq.n	8008bec <__sflush_r+0x8c>
 8008be6:	4628      	mov	r0, r5
 8008be8:	f7ff f9fe 	bl	8007fe8 <_free_r>
 8008bec:	2300      	movs	r3, #0
 8008bee:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bf0:	e00d      	b.n	8008c0e <__sflush_r+0xae>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	47b0      	blx	r6
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	1c50      	adds	r0, r2, #1
 8008bfc:	d1c9      	bne.n	8008b92 <__sflush_r+0x32>
 8008bfe:	682b      	ldr	r3, [r5, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d0c6      	beq.n	8008b92 <__sflush_r+0x32>
 8008c04:	2b1d      	cmp	r3, #29
 8008c06:	d001      	beq.n	8008c0c <__sflush_r+0xac>
 8008c08:	2b16      	cmp	r3, #22
 8008c0a:	d11e      	bne.n	8008c4a <__sflush_r+0xea>
 8008c0c:	602f      	str	r7, [r5, #0]
 8008c0e:	2000      	movs	r0, #0
 8008c10:	e022      	b.n	8008c58 <__sflush_r+0xf8>
 8008c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c16:	b21b      	sxth	r3, r3
 8008c18:	e01b      	b.n	8008c52 <__sflush_r+0xf2>
 8008c1a:	690f      	ldr	r7, [r1, #16]
 8008c1c:	2f00      	cmp	r7, #0
 8008c1e:	d0f6      	beq.n	8008c0e <__sflush_r+0xae>
 8008c20:	0793      	lsls	r3, r2, #30
 8008c22:	680e      	ldr	r6, [r1, #0]
 8008c24:	bf08      	it	eq
 8008c26:	694b      	ldreq	r3, [r1, #20]
 8008c28:	600f      	str	r7, [r1, #0]
 8008c2a:	bf18      	it	ne
 8008c2c:	2300      	movne	r3, #0
 8008c2e:	eba6 0807 	sub.w	r8, r6, r7
 8008c32:	608b      	str	r3, [r1, #8]
 8008c34:	f1b8 0f00 	cmp.w	r8, #0
 8008c38:	dde9      	ble.n	8008c0e <__sflush_r+0xae>
 8008c3a:	6a21      	ldr	r1, [r4, #32]
 8008c3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c3e:	4643      	mov	r3, r8
 8008c40:	463a      	mov	r2, r7
 8008c42:	4628      	mov	r0, r5
 8008c44:	47b0      	blx	r6
 8008c46:	2800      	cmp	r0, #0
 8008c48:	dc08      	bgt.n	8008c5c <__sflush_r+0xfc>
 8008c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c52:	81a3      	strh	r3, [r4, #12]
 8008c54:	f04f 30ff 	mov.w	r0, #4294967295
 8008c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c5c:	4407      	add	r7, r0
 8008c5e:	eba8 0800 	sub.w	r8, r8, r0
 8008c62:	e7e7      	b.n	8008c34 <__sflush_r+0xd4>
 8008c64:	20400001 	.word	0x20400001

08008c68 <_fflush_r>:
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	690b      	ldr	r3, [r1, #16]
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	460c      	mov	r4, r1
 8008c70:	b913      	cbnz	r3, 8008c78 <_fflush_r+0x10>
 8008c72:	2500      	movs	r5, #0
 8008c74:	4628      	mov	r0, r5
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	b118      	cbz	r0, 8008c82 <_fflush_r+0x1a>
 8008c7a:	6a03      	ldr	r3, [r0, #32]
 8008c7c:	b90b      	cbnz	r3, 8008c82 <_fflush_r+0x1a>
 8008c7e:	f7fe f95d 	bl	8006f3c <__sinit>
 8008c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d0f3      	beq.n	8008c72 <_fflush_r+0xa>
 8008c8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c8c:	07d0      	lsls	r0, r2, #31
 8008c8e:	d404      	bmi.n	8008c9a <_fflush_r+0x32>
 8008c90:	0599      	lsls	r1, r3, #22
 8008c92:	d402      	bmi.n	8008c9a <_fflush_r+0x32>
 8008c94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c96:	f7fe fb4c 	bl	8007332 <__retarget_lock_acquire_recursive>
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	f7ff ff5f 	bl	8008b60 <__sflush_r>
 8008ca2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ca4:	07da      	lsls	r2, r3, #31
 8008ca6:	4605      	mov	r5, r0
 8008ca8:	d4e4      	bmi.n	8008c74 <_fflush_r+0xc>
 8008caa:	89a3      	ldrh	r3, [r4, #12]
 8008cac:	059b      	lsls	r3, r3, #22
 8008cae:	d4e1      	bmi.n	8008c74 <_fflush_r+0xc>
 8008cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cb2:	f7fe fb3f 	bl	8007334 <__retarget_lock_release_recursive>
 8008cb6:	e7dd      	b.n	8008c74 <_fflush_r+0xc>

08008cb8 <__swhatbuf_r>:
 8008cb8:	b570      	push	{r4, r5, r6, lr}
 8008cba:	460c      	mov	r4, r1
 8008cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cc0:	2900      	cmp	r1, #0
 8008cc2:	b096      	sub	sp, #88	@ 0x58
 8008cc4:	4615      	mov	r5, r2
 8008cc6:	461e      	mov	r6, r3
 8008cc8:	da0d      	bge.n	8008ce6 <__swhatbuf_r+0x2e>
 8008cca:	89a3      	ldrh	r3, [r4, #12]
 8008ccc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cd0:	f04f 0100 	mov.w	r1, #0
 8008cd4:	bf14      	ite	ne
 8008cd6:	2340      	movne	r3, #64	@ 0x40
 8008cd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008cdc:	2000      	movs	r0, #0
 8008cde:	6031      	str	r1, [r6, #0]
 8008ce0:	602b      	str	r3, [r5, #0]
 8008ce2:	b016      	add	sp, #88	@ 0x58
 8008ce4:	bd70      	pop	{r4, r5, r6, pc}
 8008ce6:	466a      	mov	r2, sp
 8008ce8:	f000 f848 	bl	8008d7c <_fstat_r>
 8008cec:	2800      	cmp	r0, #0
 8008cee:	dbec      	blt.n	8008cca <__swhatbuf_r+0x12>
 8008cf0:	9901      	ldr	r1, [sp, #4]
 8008cf2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cf6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cfa:	4259      	negs	r1, r3
 8008cfc:	4159      	adcs	r1, r3
 8008cfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d02:	e7eb      	b.n	8008cdc <__swhatbuf_r+0x24>

08008d04 <__smakebuf_r>:
 8008d04:	898b      	ldrh	r3, [r1, #12]
 8008d06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d08:	079d      	lsls	r5, r3, #30
 8008d0a:	4606      	mov	r6, r0
 8008d0c:	460c      	mov	r4, r1
 8008d0e:	d507      	bpl.n	8008d20 <__smakebuf_r+0x1c>
 8008d10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d14:	6023      	str	r3, [r4, #0]
 8008d16:	6123      	str	r3, [r4, #16]
 8008d18:	2301      	movs	r3, #1
 8008d1a:	6163      	str	r3, [r4, #20]
 8008d1c:	b003      	add	sp, #12
 8008d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d20:	ab01      	add	r3, sp, #4
 8008d22:	466a      	mov	r2, sp
 8008d24:	f7ff ffc8 	bl	8008cb8 <__swhatbuf_r>
 8008d28:	9f00      	ldr	r7, [sp, #0]
 8008d2a:	4605      	mov	r5, r0
 8008d2c:	4639      	mov	r1, r7
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f7ff f9ce 	bl	80080d0 <_malloc_r>
 8008d34:	b948      	cbnz	r0, 8008d4a <__smakebuf_r+0x46>
 8008d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d3a:	059a      	lsls	r2, r3, #22
 8008d3c:	d4ee      	bmi.n	8008d1c <__smakebuf_r+0x18>
 8008d3e:	f023 0303 	bic.w	r3, r3, #3
 8008d42:	f043 0302 	orr.w	r3, r3, #2
 8008d46:	81a3      	strh	r3, [r4, #12]
 8008d48:	e7e2      	b.n	8008d10 <__smakebuf_r+0xc>
 8008d4a:	89a3      	ldrh	r3, [r4, #12]
 8008d4c:	6020      	str	r0, [r4, #0]
 8008d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d52:	81a3      	strh	r3, [r4, #12]
 8008d54:	9b01      	ldr	r3, [sp, #4]
 8008d56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d5a:	b15b      	cbz	r3, 8008d74 <__smakebuf_r+0x70>
 8008d5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d60:	4630      	mov	r0, r6
 8008d62:	f000 f81d 	bl	8008da0 <_isatty_r>
 8008d66:	b128      	cbz	r0, 8008d74 <__smakebuf_r+0x70>
 8008d68:	89a3      	ldrh	r3, [r4, #12]
 8008d6a:	f023 0303 	bic.w	r3, r3, #3
 8008d6e:	f043 0301 	orr.w	r3, r3, #1
 8008d72:	81a3      	strh	r3, [r4, #12]
 8008d74:	89a3      	ldrh	r3, [r4, #12]
 8008d76:	431d      	orrs	r5, r3
 8008d78:	81a5      	strh	r5, [r4, #12]
 8008d7a:	e7cf      	b.n	8008d1c <__smakebuf_r+0x18>

08008d7c <_fstat_r>:
 8008d7c:	b538      	push	{r3, r4, r5, lr}
 8008d7e:	4d07      	ldr	r5, [pc, #28]	@ (8008d9c <_fstat_r+0x20>)
 8008d80:	2300      	movs	r3, #0
 8008d82:	4604      	mov	r4, r0
 8008d84:	4608      	mov	r0, r1
 8008d86:	4611      	mov	r1, r2
 8008d88:	602b      	str	r3, [r5, #0]
 8008d8a:	f7f8 fece 	bl	8001b2a <_fstat>
 8008d8e:	1c43      	adds	r3, r0, #1
 8008d90:	d102      	bne.n	8008d98 <_fstat_r+0x1c>
 8008d92:	682b      	ldr	r3, [r5, #0]
 8008d94:	b103      	cbz	r3, 8008d98 <_fstat_r+0x1c>
 8008d96:	6023      	str	r3, [r4, #0]
 8008d98:	bd38      	pop	{r3, r4, r5, pc}
 8008d9a:	bf00      	nop
 8008d9c:	20000558 	.word	0x20000558

08008da0 <_isatty_r>:
 8008da0:	b538      	push	{r3, r4, r5, lr}
 8008da2:	4d06      	ldr	r5, [pc, #24]	@ (8008dbc <_isatty_r+0x1c>)
 8008da4:	2300      	movs	r3, #0
 8008da6:	4604      	mov	r4, r0
 8008da8:	4608      	mov	r0, r1
 8008daa:	602b      	str	r3, [r5, #0]
 8008dac:	f7f8 fecd 	bl	8001b4a <_isatty>
 8008db0:	1c43      	adds	r3, r0, #1
 8008db2:	d102      	bne.n	8008dba <_isatty_r+0x1a>
 8008db4:	682b      	ldr	r3, [r5, #0]
 8008db6:	b103      	cbz	r3, 8008dba <_isatty_r+0x1a>
 8008db8:	6023      	str	r3, [r4, #0]
 8008dba:	bd38      	pop	{r3, r4, r5, pc}
 8008dbc:	20000558 	.word	0x20000558

08008dc0 <_sbrk_r>:
 8008dc0:	b538      	push	{r3, r4, r5, lr}
 8008dc2:	4d06      	ldr	r5, [pc, #24]	@ (8008ddc <_sbrk_r+0x1c>)
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	4608      	mov	r0, r1
 8008dca:	602b      	str	r3, [r5, #0]
 8008dcc:	f7f8 fed6 	bl	8001b7c <_sbrk>
 8008dd0:	1c43      	adds	r3, r0, #1
 8008dd2:	d102      	bne.n	8008dda <_sbrk_r+0x1a>
 8008dd4:	682b      	ldr	r3, [r5, #0]
 8008dd6:	b103      	cbz	r3, 8008dda <_sbrk_r+0x1a>
 8008dd8:	6023      	str	r3, [r4, #0]
 8008dda:	bd38      	pop	{r3, r4, r5, pc}
 8008ddc:	20000558 	.word	0x20000558

08008de0 <memcpy>:
 8008de0:	440a      	add	r2, r1
 8008de2:	4291      	cmp	r1, r2
 8008de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008de8:	d100      	bne.n	8008dec <memcpy+0xc>
 8008dea:	4770      	bx	lr
 8008dec:	b510      	push	{r4, lr}
 8008dee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008df2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008df6:	4291      	cmp	r1, r2
 8008df8:	d1f9      	bne.n	8008dee <memcpy+0xe>
 8008dfa:	bd10      	pop	{r4, pc}

08008dfc <__assert_func>:
 8008dfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008dfe:	4614      	mov	r4, r2
 8008e00:	461a      	mov	r2, r3
 8008e02:	4b09      	ldr	r3, [pc, #36]	@ (8008e28 <__assert_func+0x2c>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4605      	mov	r5, r0
 8008e08:	68d8      	ldr	r0, [r3, #12]
 8008e0a:	b14c      	cbz	r4, 8008e20 <__assert_func+0x24>
 8008e0c:	4b07      	ldr	r3, [pc, #28]	@ (8008e2c <__assert_func+0x30>)
 8008e0e:	9100      	str	r1, [sp, #0]
 8008e10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e14:	4906      	ldr	r1, [pc, #24]	@ (8008e30 <__assert_func+0x34>)
 8008e16:	462b      	mov	r3, r5
 8008e18:	f000 f842 	bl	8008ea0 <fiprintf>
 8008e1c:	f000 f852 	bl	8008ec4 <abort>
 8008e20:	4b04      	ldr	r3, [pc, #16]	@ (8008e34 <__assert_func+0x38>)
 8008e22:	461c      	mov	r4, r3
 8008e24:	e7f3      	b.n	8008e0e <__assert_func+0x12>
 8008e26:	bf00      	nop
 8008e28:	20000020 	.word	0x20000020
 8008e2c:	0800946d 	.word	0x0800946d
 8008e30:	0800947a 	.word	0x0800947a
 8008e34:	080094a8 	.word	0x080094a8

08008e38 <_calloc_r>:
 8008e38:	b570      	push	{r4, r5, r6, lr}
 8008e3a:	fba1 5402 	umull	r5, r4, r1, r2
 8008e3e:	b934      	cbnz	r4, 8008e4e <_calloc_r+0x16>
 8008e40:	4629      	mov	r1, r5
 8008e42:	f7ff f945 	bl	80080d0 <_malloc_r>
 8008e46:	4606      	mov	r6, r0
 8008e48:	b928      	cbnz	r0, 8008e56 <_calloc_r+0x1e>
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	bd70      	pop	{r4, r5, r6, pc}
 8008e4e:	220c      	movs	r2, #12
 8008e50:	6002      	str	r2, [r0, #0]
 8008e52:	2600      	movs	r6, #0
 8008e54:	e7f9      	b.n	8008e4a <_calloc_r+0x12>
 8008e56:	462a      	mov	r2, r5
 8008e58:	4621      	mov	r1, r4
 8008e5a:	f7fe f9ed 	bl	8007238 <memset>
 8008e5e:	e7f4      	b.n	8008e4a <_calloc_r+0x12>

08008e60 <__ascii_mbtowc>:
 8008e60:	b082      	sub	sp, #8
 8008e62:	b901      	cbnz	r1, 8008e66 <__ascii_mbtowc+0x6>
 8008e64:	a901      	add	r1, sp, #4
 8008e66:	b142      	cbz	r2, 8008e7a <__ascii_mbtowc+0x1a>
 8008e68:	b14b      	cbz	r3, 8008e7e <__ascii_mbtowc+0x1e>
 8008e6a:	7813      	ldrb	r3, [r2, #0]
 8008e6c:	600b      	str	r3, [r1, #0]
 8008e6e:	7812      	ldrb	r2, [r2, #0]
 8008e70:	1e10      	subs	r0, r2, #0
 8008e72:	bf18      	it	ne
 8008e74:	2001      	movne	r0, #1
 8008e76:	b002      	add	sp, #8
 8008e78:	4770      	bx	lr
 8008e7a:	4610      	mov	r0, r2
 8008e7c:	e7fb      	b.n	8008e76 <__ascii_mbtowc+0x16>
 8008e7e:	f06f 0001 	mvn.w	r0, #1
 8008e82:	e7f8      	b.n	8008e76 <__ascii_mbtowc+0x16>

08008e84 <__ascii_wctomb>:
 8008e84:	4603      	mov	r3, r0
 8008e86:	4608      	mov	r0, r1
 8008e88:	b141      	cbz	r1, 8008e9c <__ascii_wctomb+0x18>
 8008e8a:	2aff      	cmp	r2, #255	@ 0xff
 8008e8c:	d904      	bls.n	8008e98 <__ascii_wctomb+0x14>
 8008e8e:	228a      	movs	r2, #138	@ 0x8a
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	4770      	bx	lr
 8008e98:	700a      	strb	r2, [r1, #0]
 8008e9a:	2001      	movs	r0, #1
 8008e9c:	4770      	bx	lr
	...

08008ea0 <fiprintf>:
 8008ea0:	b40e      	push	{r1, r2, r3}
 8008ea2:	b503      	push	{r0, r1, lr}
 8008ea4:	4601      	mov	r1, r0
 8008ea6:	ab03      	add	r3, sp, #12
 8008ea8:	4805      	ldr	r0, [pc, #20]	@ (8008ec0 <fiprintf+0x20>)
 8008eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eae:	6800      	ldr	r0, [r0, #0]
 8008eb0:	9301      	str	r3, [sp, #4]
 8008eb2:	f7ff fd3d 	bl	8008930 <_vfiprintf_r>
 8008eb6:	b002      	add	sp, #8
 8008eb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ebc:	b003      	add	sp, #12
 8008ebe:	4770      	bx	lr
 8008ec0:	20000020 	.word	0x20000020

08008ec4 <abort>:
 8008ec4:	b508      	push	{r3, lr}
 8008ec6:	2006      	movs	r0, #6
 8008ec8:	f000 f82c 	bl	8008f24 <raise>
 8008ecc:	2001      	movs	r0, #1
 8008ece:	f7f8 fdf8 	bl	8001ac2 <_exit>

08008ed2 <_raise_r>:
 8008ed2:	291f      	cmp	r1, #31
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4605      	mov	r5, r0
 8008ed8:	460c      	mov	r4, r1
 8008eda:	d904      	bls.n	8008ee6 <_raise_r+0x14>
 8008edc:	2316      	movs	r3, #22
 8008ede:	6003      	str	r3, [r0, #0]
 8008ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee4:	bd38      	pop	{r3, r4, r5, pc}
 8008ee6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ee8:	b112      	cbz	r2, 8008ef0 <_raise_r+0x1e>
 8008eea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008eee:	b94b      	cbnz	r3, 8008f04 <_raise_r+0x32>
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	f000 f831 	bl	8008f58 <_getpid_r>
 8008ef6:	4622      	mov	r2, r4
 8008ef8:	4601      	mov	r1, r0
 8008efa:	4628      	mov	r0, r5
 8008efc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f00:	f000 b818 	b.w	8008f34 <_kill_r>
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d00a      	beq.n	8008f1e <_raise_r+0x4c>
 8008f08:	1c59      	adds	r1, r3, #1
 8008f0a:	d103      	bne.n	8008f14 <_raise_r+0x42>
 8008f0c:	2316      	movs	r3, #22
 8008f0e:	6003      	str	r3, [r0, #0]
 8008f10:	2001      	movs	r0, #1
 8008f12:	e7e7      	b.n	8008ee4 <_raise_r+0x12>
 8008f14:	2100      	movs	r1, #0
 8008f16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	4798      	blx	r3
 8008f1e:	2000      	movs	r0, #0
 8008f20:	e7e0      	b.n	8008ee4 <_raise_r+0x12>
	...

08008f24 <raise>:
 8008f24:	4b02      	ldr	r3, [pc, #8]	@ (8008f30 <raise+0xc>)
 8008f26:	4601      	mov	r1, r0
 8008f28:	6818      	ldr	r0, [r3, #0]
 8008f2a:	f7ff bfd2 	b.w	8008ed2 <_raise_r>
 8008f2e:	bf00      	nop
 8008f30:	20000020 	.word	0x20000020

08008f34 <_kill_r>:
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4d07      	ldr	r5, [pc, #28]	@ (8008f54 <_kill_r+0x20>)
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	4608      	mov	r0, r1
 8008f3e:	4611      	mov	r1, r2
 8008f40:	602b      	str	r3, [r5, #0]
 8008f42:	f7f8 fdae 	bl	8001aa2 <_kill>
 8008f46:	1c43      	adds	r3, r0, #1
 8008f48:	d102      	bne.n	8008f50 <_kill_r+0x1c>
 8008f4a:	682b      	ldr	r3, [r5, #0]
 8008f4c:	b103      	cbz	r3, 8008f50 <_kill_r+0x1c>
 8008f4e:	6023      	str	r3, [r4, #0]
 8008f50:	bd38      	pop	{r3, r4, r5, pc}
 8008f52:	bf00      	nop
 8008f54:	20000558 	.word	0x20000558

08008f58 <_getpid_r>:
 8008f58:	f7f8 bd9b 	b.w	8001a92 <_getpid>

08008f5c <_init>:
 8008f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f5e:	bf00      	nop
 8008f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f62:	bc08      	pop	{r3}
 8008f64:	469e      	mov	lr, r3
 8008f66:	4770      	bx	lr

08008f68 <_fini>:
 8008f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6a:	bf00      	nop
 8008f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f6e:	bc08      	pop	{r3}
 8008f70:	469e      	mov	lr, r3
 8008f72:	4770      	bx	lr
