/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p765v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 35727.300000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007340;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004324") ;
            }
            fall_power("scalar") {
                values ("0.004324") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007124;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004324") ;
            }
            fall_power("scalar") {
                values ("0.004324") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001694;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.718914, 0.732279, 0.747453, 0.768711, 0.797154" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004324") ;
            }
            fall_power("scalar") {
                values ("0.004324") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004028 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.130792, 0.145642, 0.162501, 0.186121, 0.217725" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.264038, 0.278888, 0.295748, 0.319368, 0.350972" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.798793, 0.813643, 0.830503, 0.854123, 0.885727" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.798793" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.795539") ;
            }
            fall_power("scalar") {
                values ("0.088393") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.725594") ;
            }
            fall_power("scalar") {
                values ("0.080622") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.760566") ;
            }
            fall_power("scalar") {
                values ("0.084507") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006658") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001850 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.225715, 0.239614, 0.256601, 0.285176, 0.333029",\
              "0.214302, 0.228201, 0.245188, 0.273763, 0.321617",\
              "0.201677, 0.215576, 0.232562, 0.261138, 0.308991",\
              "0.183040, 0.196939, 0.213926, 0.242501, 0.290355",\
              "0.165055, 0.178954, 0.195941, 0.224517, 0.272370"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.225715, 0.239614, 0.256601, 0.285176, 0.333029",\
              "0.214302, 0.228201, 0.245188, 0.273763, 0.321617",\
              "0.201677, 0.215576, 0.232562, 0.261138, 0.308991",\
              "0.183040, 0.196939, 0.213926, 0.242501, 0.290355",\
              "0.165055, 0.178954, 0.195941, 0.224517, 0.272370"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124086, 0.118228, 0.110557, 0.099453, 0.083801",\
              "0.144161, 0.138303, 0.130632, 0.119528, 0.103876",\
              "0.167058, 0.161199, 0.153528, 0.142425, 0.126773",\
              "0.199052, 0.193194, 0.185522, 0.174419, 0.158767",\
              "0.241770, 0.235912, 0.228241, 0.217138, 0.201485"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124086, 0.118228, 0.110557, 0.099453, 0.083801",\
              "0.144161, 0.138303, 0.130632, 0.119528, 0.103876",\
              "0.167058, 0.161199, 0.153528, 0.142425, 0.126773",\
              "0.199052, 0.193194, 0.185522, 0.174419, 0.158767",\
              "0.241770, 0.235912, 0.228241, 0.217138, 0.201485"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004324") ;
            }
            fall_power("scalar") {
                values ("0.004324") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169387, 0.182570, 0.199177, 0.225655, 0.267343",\
              "0.155137, 0.168320, 0.184927, 0.211405, 0.253093",\
              "0.138993, 0.152175, 0.168783, 0.195260, 0.236949",\
              "0.116168, 0.129351, 0.145958, 0.172436, 0.214124",\
              "0.085623, 0.098805, 0.115413, 0.141890, 0.183579"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169387, 0.182570, 0.199177, 0.225655, 0.267343",\
              "0.155137, 0.168320, 0.184927, 0.211405, 0.253093",\
              "0.138993, 0.152175, 0.168783, 0.195260, 0.236949",\
              "0.116168, 0.129351, 0.145958, 0.172436, 0.214124",\
              "0.085623, 0.098805, 0.115413, 0.141890, 0.183579"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223314, 0.217566, 0.209609, 0.197617, 0.180122",\
              "0.243389, 0.237641, 0.229684, 0.217692, 0.200197",\
              "0.266286, 0.260537, 0.252580, 0.240588, 0.223093",\
              "0.298280, 0.292532, 0.284575, 0.272583, 0.255088",\
              "0.340999, 0.335250, 0.327293, 0.315301, 0.297806"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223314, 0.217566, 0.209609, 0.197617, 0.180122",\
              "0.243389, 0.237641, 0.229684, 0.217692, 0.200197",\
              "0.266286, 0.260537, 0.252580, 0.240588, 0.223093",\
              "0.298280, 0.292532, 0.284575, 0.272583, 0.255088",\
              "0.340999, 0.335250, 0.327293, 0.315301, 0.297806"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.035602") ;
            }
            fall_power("scalar") {
                values ("0.035602") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001608 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123078, 0.137637, 0.157071, 0.185752, 0.228777",\
              "0.108828, 0.123387, 0.142821, 0.171502, 0.214527",\
              "0.092684, 0.107242, 0.126676, 0.155358, 0.198383",\
              "0.069859, 0.084418, 0.103852, 0.132533, 0.175558",\
              "0.039314, 0.053872, 0.073306, 0.101988, 0.145013"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123078, 0.137637, 0.157071, 0.185752, 0.228777",\
              "0.108828, 0.123387, 0.142821, 0.171502, 0.214527",\
              "0.092684, 0.107242, 0.126676, 0.155358, 0.198383",\
              "0.069859, 0.084418, 0.103852, 0.132533, 0.175558",\
              "0.039314, 0.053872, 0.073306, 0.101988, 0.145013"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.279968, 0.265162, 0.245933, 0.219004, 0.185418",\
              "0.294307, 0.279501, 0.260272, 0.233343, 0.199758",\
              "0.310661, 0.295856, 0.276627, 0.249698, 0.216112",\
              "0.333514, 0.318709, 0.299480, 0.272551, 0.238965",\
              "0.364028, 0.349222, 0.329993, 0.303064, 0.269479"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.279968, 0.265162, 0.245933, 0.219004, 0.185418",\
              "0.294307, 0.279501, 0.260272, 0.233343, 0.199758",\
              "0.310661, 0.295856, 0.276627, 0.249698, 0.216112",\
              "0.333514, 0.318709, 0.299480, 0.272551, 0.238965",\
              "0.364028, 0.349222, 0.329993, 0.303064, 0.269479"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009633") ;
            }
            fall_power("scalar") {
                values ("0.009633") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001596 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140048, 0.156429, 0.174184, 0.203425, 0.247107",\
              "0.128635, 0.145016, 0.162771, 0.192012, 0.235694",\
              "0.116010, 0.132391, 0.150146, 0.179387, 0.223069",\
              "0.097373, 0.113755, 0.131510, 0.160750, 0.204432",\
              "0.079389, 0.095770, 0.113525, 0.142765, 0.186448"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140048, 0.156429, 0.174184, 0.203425, 0.247107",\
              "0.128635, 0.145016, 0.162771, 0.192012, 0.235694",\
              "0.116010, 0.132391, 0.150146, 0.179387, 0.223069",\
              "0.097373, 0.113755, 0.131510, 0.160750, 0.204432",\
              "0.079389, 0.095770, 0.113525, 0.142765, 0.186448"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.229214, 0.214993, 0.198869, 0.175083, 0.140655",\
              "0.243553, 0.229332, 0.213208, 0.189422, 0.154994",\
              "0.259908, 0.245687, 0.229563, 0.205777, 0.171349",\
              "0.282761, 0.268540, 0.252416, 0.228630, 0.194202",\
              "0.313274, 0.299053, 0.282929, 0.259143, 0.224715"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.229214, 0.214993, 0.198869, 0.175083, 0.140655",\
              "0.243553, 0.229332, 0.213208, 0.189422, 0.154994",\
              "0.259908, 0.245687, 0.229563, 0.205777, 0.171349",\
              "0.282761, 0.268540, 0.252416, 0.228630, 0.194202",\
              "0.313274, 0.299053, 0.282929, 0.259143, 0.224715"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006834") ;
            }
            fall_power("scalar") {
                values ("0.006834") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004084 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.272499, 0.279753, 0.285318, 0.293387, 0.302488" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.598224, 0.605478, 0.611043, 0.619111, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.598224, 0.605478, 0.611043, 0.619111, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.598224" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.451577") ;
            }
            fall_power("scalar") {
                values ("0.677366") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007698") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001847 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248403, 0.261912, 0.279336, 0.308725, 0.356586",\
              "0.234549, 0.248058, 0.265482, 0.294871, 0.342731",\
              "0.219258, 0.232767, 0.250191, 0.279580, 0.327440",\
              "0.200953, 0.214462, 0.231886, 0.261275, 0.309136",\
              "0.179538, 0.193047, 0.210471, 0.239860, 0.287720"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248403, 0.261912, 0.279336, 0.308725, 0.356586",\
              "0.234549, 0.248058, 0.265482, 0.294871, 0.342731",\
              "0.219258, 0.232767, 0.250191, 0.279580, 0.327440",\
              "0.200953, 0.214462, 0.231886, 0.261275, 0.309136",\
              "0.179538, 0.193047, 0.210471, 0.239860, 0.287720"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123036, 0.117088, 0.109356, 0.097993, 0.082383",\
              "0.132692, 0.126744, 0.119012, 0.107649, 0.092039",\
              "0.140921, 0.134972, 0.127241, 0.115878, 0.100268",\
              "0.152421, 0.146472, 0.138741, 0.127378, 0.111768",\
              "0.165418, 0.159469, 0.151738, 0.140375, 0.124765"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.123036, 0.117088, 0.109356, 0.097993, 0.082383",\
              "0.132692, 0.126744, 0.119012, 0.107649, 0.092039",\
              "0.140921, 0.134972, 0.127241, 0.115878, 0.100268",\
              "0.152421, 0.146472, 0.138741, 0.127378, 0.111768",\
              "0.165418, 0.159469, 0.151738, 0.140375, 0.124765"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004943") ;
            }
            fall_power("scalar") {
                values ("0.004943") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001412 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169891, 0.179797, 0.190055, 0.205479, 0.225175",\
              "0.163019, 0.172926, 0.183184, 0.198607, 0.218303",\
              "0.157104, 0.167010, 0.177268, 0.192692, 0.212388",\
              "0.148942, 0.158848, 0.169106, 0.184530, 0.204226",\
              "0.139617, 0.149524, 0.159782, 0.175205, 0.194901"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169891, 0.179797, 0.190055, 0.205479, 0.225175",\
              "0.163019, 0.172926, 0.183184, 0.198607, 0.218303",\
              "0.157104, 0.167010, 0.177268, 0.192692, 0.212388",\
              "0.148942, 0.158848, 0.169106, 0.184530, 0.204226",\
              "0.139617, 0.149524, 0.159782, 0.175205, 0.194901"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163771, 0.158722, 0.153371, 0.145117, 0.133911",\
              "0.173427, 0.168378, 0.163027, 0.154773, 0.143567",\
              "0.181655, 0.176606, 0.171256, 0.163002, 0.151796",\
              "0.193156, 0.188107, 0.182756, 0.174502, 0.163296",\
              "0.206153, 0.201104, 0.195753, 0.187499, 0.176293"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163771, 0.158722, 0.153371, 0.145117, 0.133911",\
              "0.173427, 0.168378, 0.163027, 0.154773, 0.143567",\
              "0.181655, 0.176606, 0.171256, 0.163002, 0.151796",\
              "0.193156, 0.188107, 0.182756, 0.174502, 0.163296",\
              "0.206153, 0.201104, 0.195753, 0.187499, 0.176293"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.035602") ;
            }
            fall_power("scalar") {
                values ("0.035602") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.301434, 0.335990, 0.369335, 0.428199, 0.541136",\
              "0.308688, 0.343243, 0.376587, 0.435452, 0.548389",\
              "0.314253, 0.348808, 0.382153, 0.441018, 0.553955",\
              "0.322322, 0.356877, 0.390221, 0.449087, 0.562024",\
              "0.331424, 0.365979, 0.399323, 0.458188, 0.571125"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.301434, 0.335990, 0.369335, 0.428199, 0.541136",\
              "0.308688, 0.343243, 0.376587, 0.435452, 0.548389",\
              "0.314253, 0.348808, 0.382153, 0.441018, 0.553955",\
              "0.322322, 0.356877, 0.390221, 0.449087, 0.562024",\
              "0.331424, 0.365979, 0.399323, 0.458188, 0.571125"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.179944, 0.206425, 0.231817, 0.279336, 0.369215",\
              "0.186852, 0.213333, 0.238725, 0.286245, 0.376123",\
              "0.192152, 0.218633, 0.244025, 0.291545, 0.381423",\
              "0.199837, 0.226318, 0.251709, 0.299229, 0.389107",\
              "0.208505, 0.234986, 0.260377, 0.307897, 0.397776"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.179944, 0.206425, 0.231817, 0.279336, 0.369215",\
              "0.186852, 0.213333, 0.238725, 0.286245, 0.376123",\
              "0.192152, 0.218633, 0.244025, 0.291545, 0.381423",\
              "0.199837, 0.226318, 0.251709, 0.299229, 0.389107",\
              "0.208505, 0.234986, 0.260377, 0.307897, 0.397776"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.027092, 0.076023, 0.133826, 0.249407, 0.495634" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.027092, 0.076023, 0.133826, 0.249407, 0.495634" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.022447, 0.063498, 0.110331, 0.203655, 0.393292" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.022447, 0.063498, 0.110331, 0.203655, 0.393292" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003621, 0.003621, 0.003621, 0.003621, 0.003621") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 19.229805;
  }
  


}   /* cell() */

}   /* library() */

