SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/divider.sv
TOPLEVEL        = divider
MODULE          = test_divider
PYTHONPATH      = /src
HASH            = 5-gold-schmidt-division