verilog work "Baud_Generator.v"
verilog work "UART_Transmitter.v"
verilog work "UART_Byte_Receiver.v"
verilog work "UART_Receiver.v"
verilog work "Sign_Extend.v"
verilog work "PC_register_b32.v"
verilog work "PC_Adder.v"
verilog work "mux_3in.v"
verilog work "mux2_5b.v"
verilog work "mux2_32b.v"
verilog work "Instruction_Memory.v"
verilog work "Data_Memory.v"
verilog work "Control_Unit.v"
verilog work "Condition_Checker.v"
verilog work "ALU.v"
verilog work "WB_Stage.v"
verilog work "Registers.v"
verilog work "MEM_Stage.v"
verilog work "MEM2WB.V"
verilog work "IF_Stage.v"
verilog work "IF2ID.v"
verilog work "ID_Stage.v"
verilog work "ID2EXE.V"
verilog work "Hazard_Detection_Unit.v"
verilog work "Forwarding_Unit.v"
verilog work "EXE_Stage.v"
verilog work "EXE2MEM.v"
verilog work "Pipeline_Processor.v"
verilog work "Pipeline_Processor_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
