# Traceability Matrix Template

## Feature Traceability Matrix

**Feature ID**: [XXX]  
**Feature Name**: [Feature name]  
**Created**: [Date]  
**Last Updated**: [Date]  
**Status**: [Planning/Development/Review/Complete]  
**Owner**: [Engineer name]

---

## Forward Traceability Matrix (Requirements â†’ Implementation)

This matrix shows that every requirement has been implemented and tested.

| SG ID | FSR ID | SYS-REQ ID | TSR-HW ID | TSR-SW ID | RTL File | C File | HW Test | SW Test | Verified | Comments |
|-------|--------|-----------|----------|----------|----------|--------|---------|---------|----------|----------|
| SG-001-01 | FSR-001-01 | SYS-REQ-001-001 | TSR-HW-001-001 | TSR-SW-001-001 | power_detector.v | power_monitor.c | TC-HW-001-001 | TC-SW-001-001 | âœ“ | Power detection: <1ms latency |
| SG-001-01 | FSR-001-02 | SYS-REQ-001-002 | TSR-HW-001-002 | TSR-SW-001-002 | capacitor_test.v | emergency_backup.c | TC-HW-001-002 | TC-SW-001-002 | âœ“ | Backup power: 50ms hold-up |

---

## Backward Traceability Matrix (Implementation â†’ Requirements)

This matrix shows that every piece of code and every test is traced back to a requirement.

| RTL/C File | Function/Module | Lines | Test Case | TSR-HW/SW ID | SYS-REQ ID | FSR ID | Justified |
|------------|-----------------|-------|-----------|----------|-----------|--------|-----------|
| power_detector.v | power_sense_logic | 45-67 | TC-HW-001-001 | TSR-HW-001-001 | SYS-REQ-001-001 | FSR-001-01 | âœ“ |
| power_monitor.c | poll_pwr_status() | 120-135 | TC-SW-001-001 | TSR-SW-001-001 | SYS-REQ-001-001 | FSR-001-01 | âœ“ |
| crc_check.v | crc_polynomial | 12-18 | **ORPHAN** | **NONE** | **NONE** | **NONE** | âŒ Need traceability |

---

## Test Coverage Matrix

| Requirement ID | Test Case ID | Test Type | Status | Coverage % | Pass/Fail | Notes |
|---|---|---|---|---|---|---|
| TSR-HW-001-001 | TC-HW-001-001 | Unit | âœ“ | 100% code | âœ“ PASS | All paths verified |
| TSR-HW-001-001 | TC-HW-001-002 | Integration | âœ“ | 100% func | âœ“ PASS | Latency: 850ns < 1ms |
| TSR-SW-001-001 | TC-SW-001-001 | Unit | âœ“ | 100% stmt, 100% branch | âœ“ PASS | Coverage tools confirmed |
| TSR-SW-001-001 | TC-SW-001-002 | Integration | âœ“ | All scenarios | âœ“ PASS | Real-time constraints met |

---

## Verification Status by Requirement

| Requirement | Design | Implemented | Unit Test | Integration | System Test | Status |
|---|---|---|---|---|---|---|
| SG-001-01 | âœ“ | âœ“ | âœ“ | âœ“ | âœ“ | **VERIFIED** |
| FSR-001-01 | âœ“ | âœ“ | âœ“ | âœ“ | âœ“ | **VERIFIED** |
| SYS-REQ-001-001 | âœ“ | âœ“ | âœ“ | âœ“ | â³ | In System Test |
| TSR-HW-001-001 | âœ“ | âœ“ | âœ“ | âœ“ | TBD | Ready for SYS Test |
| TSR-SW-001-001 | âœ“ | âœ“ | âœ“ | âœ“ | TBD | Ready for SYS Test |

---

## Change Impact Analysis

### When Requirements Change

**Changed Requirement**: SYS-REQ-001-001  
**Change Type**: Latency requirement: 1ms â†’ 500Âµs  
**Date**: 2025-12-15  
**Initiator**: Safety Manager

| Affected Item | Current Status | Required Action | Owner | Due Date | Status |
|---|---|---|---|---|---|
| TSR-HW-001-001 | Approved | Re-verify timing | HW Lead | 2025-12-20 | â³ |
| power_detector.v | RTL v2.1 | Optimize logic | HW Engr | 2025-12-18 | ðŸŸ¢ |
| TC-HW-001-001 | v1.0 | Update latency check | Test Engr | 2025-12-20 | â³ |
| design-review.md | Approved | Reschedule review | Lead | 2025-12-17 | â³ |

**Sign-off**: _____________________ Date: _______

---

### When Design Changes

**Changed Component**: power_detector.v  
**Change Summary**: Added redundant sensing path for fault tolerance  
**Date**: 2025-12-14  

| Affected Item | Action | Status |
|---|---|---|
| TSR-HW-001-001 (redundancy) | Verify requirements satisfied | âœ“ |
| TC-HW-001-001 | Add redundancy test scenarios | âœ“ |
| Traceability Matrix | No impact | âœ“ |
| FMEA | Update mitigation assessment | â³ |

---

### When Implementation Changes

**Changed File**: power_monitor.c (poll_pwr_status function)  
**Change Summary**: Improved polling frequency from 50Hz to 100Hz  
**Date**: 2025-12-13  

| Affected Item | Action | Status |
|---|---|---|
| TC-SW-001-001 | Re-run unit tests (higher frequency) | âœ“ |
| TC-SW-001-002 | Integration test with new frequency | âœ“ |
| TSR-SW-001-001 | Verify timing still satisfied | âœ“ |
| Performance metrics | Update baseline | âœ“ |

---

## Coverage Gap Analysis

### Uncovered Requirements

| Requirement ID | Issue | Root Cause | Remediation | Owner | Target Date |
|---|---|---|---|---|---|
| TSR-SW-002-001 | No error case test | Test not written | Add error injection test | Test Lead | 2025-12-20 |
| TSR-HW-003-001 | Branch coverage 89% | Timeout path not hit | Add stress test | HW Tester | 2025-12-18 |

### Orphan Code (Not Traced)

| File | Lines | Function | Issue | Action | Owner |
|---|---|---|---|---|---|
| utility.c | 234-245 | debug_print() | Legacy debug code | Remove or trace to requirement | Dev Lead |
| test_helper.v | 50-60 | unused_monitor | Debug module | Retire or create requirement | Test Lead |

---

## Traceability Metrics

| Metric | Target | Actual | Status | Notes |
|---|---|---|---|---|
| Requirements Coverage | 100% | 98% | âš ï¸ | 2 requirements not yet implemented |
| Code Traceability | 100% | 96% | âš ï¸ | 4 helper functions not traced |
| Test Coverage | 100% | 100% | âœ“ | All requirements have test cases |
| Design Completeness | 100% | 100% | âœ“ | All TSRs have detailed design |
| Verification Completion | 100% | 92% | â³ | System test phase in progress |

---

## Approval Chain

The traceability matrix must be reviewed and approved:

1. **Technical Lead Review**: _____________________ Date: _______
2. **Quality Manager Review**: _____________________ Date: _______
3. **Safety Manager Review**: _____________________ Date: _______
4. **Program Manager Approval**: _____________________ Date: _______

---

## Version History

| Version | Date | Changes | Approved By |
|---------|------|---------|------------|
| 1.0 | 2025-12-02 | Initial traceability matrix | Lead |
| 1.1 | 2025-12-10 | Added change impact analysis | Lead |
| 1.2 | 2025-12-15 | Requirement latency change | Safety Mgr |

---

## Usage Notes

- Update this matrix as requirements, design, code, and tests evolve
- Run automated scripts monthly to identify gaps
- Use for phase gate reviews and compliance audits
- Archive versions at major baselines for historical reference
- Ensure 100% coverage before system-level testing
