#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 12 17:28:40 2020
# Process ID: 2579
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6637.262 ; gain = 168.586 ; free physical = 27621 ; free virtual = 31577
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
ERROR: [VRFC 10-4982] syntax error near 'FIFO_DUALCLOCK_MACRO' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:113]
ERROR: [VRFC 10-2939] 'First' is an unknown type [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:112]
ERROR: [VRFC 10-2865] module 'DDMTD_Sampler' ignored due to previous errors [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6980.738 ; gain = 0.000 ; free physical = 27351 ; free virtual = 31438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7030.672 ; gain = 0.000 ; free physical = 27285 ; free virtual = 31390
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOs_Ultrascale
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:90]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:93]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:95]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:97]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:170]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:173]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:175]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:177]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:141]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:143]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module unisims_ver.FIFO36E2(PROG_EMPTY_THRESH=128,P...
Compiling module xil_defaultlib.FIFOs_Ultrascale(num_fifo=10)
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7116.422 ; gain = 0.000 ; free physical = 27229 ; free virtual = 31337
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
ERROR: [VRFC 10-4982] syntax error near '.' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:118]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:211]
ERROR: [VRFC 10-2865] module 'DDMTD_Sampler' ignored due to previous errors [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
ERROR: [VRFC 10-4982] syntax error near '.' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:118]
ERROR: [VRFC 10-2865] module 'DDMTD_Sampler' ignored due to previous errors [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
ERROR: [VRFC 10-4982] syntax error near '.' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
ERROR: [VRFC 10-2865] module 'DDMTD_Sampler' ignored due to previous errors [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7888.984 ; gain = 0.000 ; free physical = 25182 ; free virtual = 29781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7936.820 ; gain = 0.000 ; free physical = 25150 ; free virtual = 29749
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7979.840 ; gain = 0.000 ; free physical = 25162 ; free virtual = 29759
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8008.855 ; gain = 0.000 ; free physical = 25138 ; free virtual = 29740
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8008.855 ; gain = 0.000 ; free physical = 25130 ; free virtual = 29732
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Error: [Unisim FIFO36E2-23] DRC : WREN can be asserted at least 2 cycles WRCLK after SLEEP signal has been de-asserted. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN can be asserted at least 2 cycles WRCLK after SLEEP signal has been de-asserted. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN can be asserted at least 2 cycles WRCLK after SLEEP signal has been de-asserted. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : WREN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-26] DRC : WRITE on port B attempted while in SLEEP mode at time 310.000 ns. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst.
Error: [Unisim FIFO36E2-23] DRC : RDEN can be asserted at least 2 cycles RDCLK after SLEEP signal has been de-asserted. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : READ on port A attempted while in SLEEP mode at time 835.000 ns. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst.
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : RDEN must be LOW in the clock cycle when SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
Error: [Unisim FIFO36E2-23] DRC : When FWFT = FALSE, RDEN must be LOW at least one cycle before SLEEP is going from LOW to HIGH. Instance: testbench_DDMTDSampler.DDMTD1.FIFO36E2_inst
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8035.867 ; gain = 0.000 ; free physical = 25128 ; free virtual = 29732
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8070.883 ; gain = 0.000 ; free physical = 25119 ; free virtual = 29722
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8115.906 ; gain = 0.000 ; free physical = 25131 ; free virtual = 29731
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RSTREG' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SLEEP' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8131.914 ; gain = 0.000 ; free physical = 25122 ; free virtual = 29721
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8134.914 ; gain = 0.000 ; free physical = 25122 ; free virtual = 29721
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8174.934 ; gain = 0.000 ; free physical = 25120 ; free virtual = 29722
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2458] undeclared symbol M_AXIREAD_WIDTH, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:243]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8256.973 ; gain = 0.000 ; free physical = 25029 ; free virtual = 29647
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8293.992 ; gain = 0.000 ; free physical = 25022 ; free virtual = 29644
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8301.996 ; gain = 0.000 ; free physical = 25012 ; free virtual = 29635
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_sampling_logic' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
