vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 14:54:03 on Jun 09,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]}
add wave  \
{sim:/test_bench/D1/dm/core[67]}
add wave  \
{sim:/test_bench/D1/dm/core[68]}
add wave  \
{sim:/test_bench/D1/dm/core[69]}
add wave  \
{sim:/test_bench/D1/dm/core[70]}
add wave  \
{sim:/test_bench/D1/dm/core[71]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 15:08:08 on Jun 09,2024, Elapsed time: 0:14:05
# Errors: 0, Warnings: 1
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 15:08:14 on Jun 09,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/*
add wave  \
sim:/test_bench/D1/rf1/core
add wave  \
{sim:/test_bench/D1/dm/core[66]}
add wave  \
{sim:/test_bench/D1/dm/core[67]}
add wave  \
{sim:/test_bench/D1/dm/core[68]}
add wave  \
{sim:/test_bench/D1/dm/core[69]}
add wave  \
{sim:/test_bench/D1/dm/core[70]}
add wave  \
{sim:/test_bench/D1/dm/core[71]}
run -all
#           0:       0
#           1:       1
#           2:       3
#           3:       7
#           4:      15
#           5:      31
#           6:      63
#           7:     127
#           8:     255
#           9:     511
#          10:    1023
#          11:    2047
#          12:    4095
#          13:    8191
#          14:   16383
#          15:   32767
#          16:      -1
#          17:      -2
#          18:      -4
#          19:      -8
#          20:     -16
#          21:     -32
#          22:     -64
#          23:    -128
#          24:    -256
#          25:    -512
#          26:   -1024
#          27:   -2048
#          28:   -4096
#          29:   -8192
#          30:  -16384
#          31:  -32768
# Break key hit
# Simulation stop requested.
# End time: 17:54:05 on Jun 09,2024, Elapsed time: 2:45:51
# Errors: 0, Warnings: 1
