<stg><name>do_macc_macc</name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="3">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="3" to="4">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="4" to="5">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="5" to="6">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="6" to="7">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="7" to="8">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="8" to="9">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="9" to="10">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="10" to="11">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="11" to="12">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="12" to="13">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="13" to="14">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="14" to="15">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="15" to="16">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="16" to="17">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="17" to="18">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="18" to="19">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="19" to="20">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="20" to="21">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="21" to="22">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="22" to="23">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="23" to="24">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="24" to="25">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="25" to="26">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="26" to="27">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="27" to="28">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="28" to="29">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="29" to="30">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="30" to="31">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="31" to="32">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="32" to="33">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="33" to="34">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="34" to="35">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="35" to="36">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="36" to="37">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="37" to="38">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="38" to="39">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="39" to="40">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="40" to="41">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="41" to="42">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="42" to="43">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="43" to="44">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="44" to="45">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="45" to="46">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="46" to="47">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="47" to="48">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="48" to="49">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="49" to="50">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="50" to="51">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="51" to="52">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="52" to="53">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="53" to="54">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %img_in_addr = getelementptr [9 x float]* %img_in, i64 0, i64 0

]]></node>
<StgValue><ssdm name="img_in_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="4">
<![CDATA[
:2  %img_in_load = load float* %img_in_addr, align 4

]]></node>
<StgValue><ssdm name="img_in_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %filt_in_addr = getelementptr [9 x float]* %filt_in, i64 0, i64 0

]]></node>
<StgValue><ssdm name="filt_in_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="4">
<![CDATA[
:4  %filt_in_load = load float* %filt_in_addr, align 4

]]></node>
<StgValue><ssdm name="filt_in_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_in_addr_1 = getelementptr [9 x float]* %img_in, i64 0, i64 1

]]></node>
<StgValue><ssdm name="img_in_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="4">
<![CDATA[
:7  %img_in_load_1 = load float* %img_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="img_in_load_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %filt_in_addr_1 = getelementptr [9 x float]* %filt_in, i64 0, i64 1

]]></node>
<StgValue><ssdm name="filt_in_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="4">
<![CDATA[
:9  %filt_in_load_1 = load float* %filt_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="4">
<![CDATA[
:2  %img_in_load = load float* %img_in_addr, align 4

]]></node>
<StgValue><ssdm name="img_in_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="4">
<![CDATA[
:4  %filt_in_load = load float* %filt_in_addr, align 4

]]></node>
<StgValue><ssdm name="filt_in_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %processing_element_products = fmul float %img_in_load, %filt_in_load

]]></node>
<StgValue><ssdm name="processing_element_products"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="4">
<![CDATA[
:7  %img_in_load_1 = load float* %img_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="img_in_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="4">
<![CDATA[
:9  %filt_in_load_1 = load float* %filt_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %processing_element_products_1_s = fmul float %img_in_load_1, %filt_in_load_1

]]></node>
<StgValue><ssdm name="processing_element_products_1_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_in_addr_2 = getelementptr [9 x float]* %img_in, i64 0, i64 2

]]></node>
<StgValue><ssdm name="img_in_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="4">
<![CDATA[
:12  %img_in_load_2 = load float* %img_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="img_in_load_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %filt_in_addr_2 = getelementptr [9 x float]* %filt_in, i64 0, i64 2

]]></node>
<StgValue><ssdm name="filt_in_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="4">
<![CDATA[
:14  %filt_in_load_2 = load float* %filt_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_in_addr_3 = getelementptr [9 x float]* %img_in, i64 0, i64 3

]]></node>
<StgValue><ssdm name="img_in_addr_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="4">
<![CDATA[
:17  %img_in_load_3 = load float* %img_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="img_in_load_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %filt_in_addr_3 = getelementptr [9 x float]* %filt_in, i64 0, i64 3

]]></node>
<StgValue><ssdm name="filt_in_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="4">
<![CDATA[
:19  %filt_in_load_3 = load float* %filt_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %processing_element_products = fmul float %img_in_load, %filt_in_load

]]></node>
<StgValue><ssdm name="processing_element_products"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %processing_element_products_1_s = fmul float %img_in_load_1, %filt_in_load_1

]]></node>
<StgValue><ssdm name="processing_element_products_1_s"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="4">
<![CDATA[
:12  %img_in_load_2 = load float* %img_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="img_in_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="4">
<![CDATA[
:14  %filt_in_load_2 = load float* %filt_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %processing_element_products_2_s = fmul float %img_in_load_2, %filt_in_load_2

]]></node>
<StgValue><ssdm name="processing_element_products_2_s"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="4">
<![CDATA[
:17  %img_in_load_3 = load float* %img_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="img_in_load_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="4">
<![CDATA[
:19  %filt_in_load_3 = load float* %filt_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %processing_element_products_3_s = fmul float %img_in_load_3, %filt_in_load_3

]]></node>
<StgValue><ssdm name="processing_element_products_3_s"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %img_in_addr_4 = getelementptr [9 x float]* %img_in, i64 0, i64 4

]]></node>
<StgValue><ssdm name="img_in_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="4">
<![CDATA[
:22  %img_in_load_4 = load float* %img_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="img_in_load_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %filt_in_addr_4 = getelementptr [9 x float]* %filt_in, i64 0, i64 4

]]></node>
<StgValue><ssdm name="filt_in_addr_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="4">
<![CDATA[
:24  %filt_in_load_4 = load float* %filt_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %img_in_addr_5 = getelementptr [9 x float]* %img_in, i64 0, i64 5

]]></node>
<StgValue><ssdm name="img_in_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="4">
<![CDATA[
:27  %img_in_load_5 = load float* %img_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="img_in_load_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %filt_in_addr_5 = getelementptr [9 x float]* %filt_in, i64 0, i64 5

]]></node>
<StgValue><ssdm name="filt_in_addr_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="4">
<![CDATA[
:29  %filt_in_load_5 = load float* %filt_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %processing_element_products = fmul float %img_in_load, %filt_in_load

]]></node>
<StgValue><ssdm name="processing_element_products"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %processing_element_products_1_s = fmul float %img_in_load_1, %filt_in_load_1

]]></node>
<StgValue><ssdm name="processing_element_products_1_s"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %processing_element_products_2_s = fmul float %img_in_load_2, %filt_in_load_2

]]></node>
<StgValue><ssdm name="processing_element_products_2_s"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %processing_element_products_3_s = fmul float %img_in_load_3, %filt_in_load_3

]]></node>
<StgValue><ssdm name="processing_element_products_3_s"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="4">
<![CDATA[
:22  %img_in_load_4 = load float* %img_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="img_in_load_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="4">
<![CDATA[
:24  %filt_in_load_4 = load float* %filt_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %processing_element_products_4_s = fmul float %img_in_load_4, %filt_in_load_4

]]></node>
<StgValue><ssdm name="processing_element_products_4_s"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="4">
<![CDATA[
:27  %img_in_load_5 = load float* %img_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="img_in_load_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="4">
<![CDATA[
:29  %filt_in_load_5 = load float* %filt_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %processing_element_products_5_s = fmul float %img_in_load_5, %filt_in_load_5

]]></node>
<StgValue><ssdm name="processing_element_products_5_s"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %img_in_addr_6 = getelementptr [9 x float]* %img_in, i64 0, i64 6

]]></node>
<StgValue><ssdm name="img_in_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="4">
<![CDATA[
:32  %img_in_load_6 = load float* %img_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="img_in_load_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %filt_in_addr_6 = getelementptr [9 x float]* %filt_in, i64 0, i64 6

]]></node>
<StgValue><ssdm name="filt_in_addr_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="4">
<![CDATA[
:34  %filt_in_load_6 = load float* %filt_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_6"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %img_in_addr_7 = getelementptr [9 x float]* %img_in, i64 0, i64 7

]]></node>
<StgValue><ssdm name="img_in_addr_7"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="4">
<![CDATA[
:37  %img_in_load_7 = load float* %img_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="img_in_load_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %filt_in_addr_7 = getelementptr [9 x float]* %filt_in, i64 0, i64 7

]]></node>
<StgValue><ssdm name="filt_in_addr_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="4">
<![CDATA[
:39  %filt_in_load_7 = load float* %filt_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %processing_element_products = fmul float %img_in_load, %filt_in_load

]]></node>
<StgValue><ssdm name="processing_element_products"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %processing_element_products_1_s = fmul float %img_in_load_1, %filt_in_load_1

]]></node>
<StgValue><ssdm name="processing_element_products_1_s"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %processing_element_products_2_s = fmul float %img_in_load_2, %filt_in_load_2

]]></node>
<StgValue><ssdm name="processing_element_products_2_s"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %processing_element_products_3_s = fmul float %img_in_load_3, %filt_in_load_3

]]></node>
<StgValue><ssdm name="processing_element_products_3_s"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %processing_element_products_4_s = fmul float %img_in_load_4, %filt_in_load_4

]]></node>
<StgValue><ssdm name="processing_element_products_4_s"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %processing_element_products_5_s = fmul float %img_in_load_5, %filt_in_load_5

]]></node>
<StgValue><ssdm name="processing_element_products_5_s"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="4">
<![CDATA[
:32  %img_in_load_6 = load float* %img_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="img_in_load_6"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="4">
<![CDATA[
:34  %filt_in_load_6 = load float* %filt_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_6"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %processing_element_products_6_s = fmul float %img_in_load_6, %filt_in_load_6

]]></node>
<StgValue><ssdm name="processing_element_products_6_s"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="4">
<![CDATA[
:37  %img_in_load_7 = load float* %img_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="img_in_load_7"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="4">
<![CDATA[
:39  %filt_in_load_7 = load float* %filt_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_7"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %processing_element_products_7_s = fmul float %img_in_load_7, %filt_in_load_7

]]></node>
<StgValue><ssdm name="processing_element_products_7_s"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %img_in_addr_8 = getelementptr [9 x float]* %img_in, i64 0, i64 8

]]></node>
<StgValue><ssdm name="img_in_addr_8"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="4">
<![CDATA[
:42  %img_in_load_8 = load float* %img_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="img_in_load_8"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %filt_in_addr_8 = getelementptr [9 x float]* %filt_in, i64 0, i64 8

]]></node>
<StgValue><ssdm name="filt_in_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="4">
<![CDATA[
:44  %filt_in_load_8 = load float* %filt_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %prod_out_addr = getelementptr [9 x float]* %prod_out, i64 0, i64 0

]]></node>
<StgValue><ssdm name="prod_out_addr"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:56  store float %processing_element_products, float* %prod_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %prod_out_addr_1 = getelementptr [9 x float]* %prod_out, i64 0, i64 1

]]></node>
<StgValue><ssdm name="prod_out_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:58  store float %processing_element_products_1_s, float* %prod_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %processing_element_products_2_s = fmul float %img_in_load_2, %filt_in_load_2

]]></node>
<StgValue><ssdm name="processing_element_products_2_s"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %processing_element_products_3_s = fmul float %img_in_load_3, %filt_in_load_3

]]></node>
<StgValue><ssdm name="processing_element_products_3_s"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %processing_element_products_4_s = fmul float %img_in_load_4, %filt_in_load_4

]]></node>
<StgValue><ssdm name="processing_element_products_4_s"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %processing_element_products_5_s = fmul float %img_in_load_5, %filt_in_load_5

]]></node>
<StgValue><ssdm name="processing_element_products_5_s"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %processing_element_products_6_s = fmul float %img_in_load_6, %filt_in_load_6

]]></node>
<StgValue><ssdm name="processing_element_products_6_s"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %processing_element_products_7_s = fmul float %img_in_load_7, %filt_in_load_7

]]></node>
<StgValue><ssdm name="processing_element_products_7_s"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="4">
<![CDATA[
:42  %img_in_load_8 = load float* %img_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="img_in_load_8"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="4">
<![CDATA[
:44  %filt_in_load_8 = load float* %filt_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="filt_in_load_8"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %processing_element_products_8_s = fmul float %img_in_load_8, %filt_in_load_8

]]></node>
<StgValue><ssdm name="processing_element_products_8_s"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_s = fadd float %processing_element_products, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %prod_out_addr_2 = getelementptr [9 x float]* %prod_out, i64 0, i64 2

]]></node>
<StgValue><ssdm name="prod_out_addr_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:60  store float %processing_element_products_2_s, float* %prod_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %prod_out_addr_3 = getelementptr [9 x float]* %prod_out, i64 0, i64 3

]]></node>
<StgValue><ssdm name="prod_out_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:62  store float %processing_element_products_3_s, float* %prod_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %processing_element_products_4_s = fmul float %img_in_load_4, %filt_in_load_4

]]></node>
<StgValue><ssdm name="processing_element_products_4_s"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %processing_element_products_5_s = fmul float %img_in_load_5, %filt_in_load_5

]]></node>
<StgValue><ssdm name="processing_element_products_5_s"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %processing_element_products_6_s = fmul float %img_in_load_6, %filt_in_load_6

]]></node>
<StgValue><ssdm name="processing_element_products_6_s"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %processing_element_products_7_s = fmul float %img_in_load_7, %filt_in_load_7

]]></node>
<StgValue><ssdm name="processing_element_products_7_s"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %processing_element_products_8_s = fmul float %img_in_load_8, %filt_in_load_8

]]></node>
<StgValue><ssdm name="processing_element_products_8_s"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_s = fadd float %processing_element_products, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %prod_out_addr_4 = getelementptr [9 x float]* %prod_out, i64 0, i64 4

]]></node>
<StgValue><ssdm name="prod_out_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:64  store float %processing_element_products_4_s, float* %prod_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %prod_out_addr_5 = getelementptr [9 x float]* %prod_out, i64 0, i64 5

]]></node>
<StgValue><ssdm name="prod_out_addr_5"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:66  store float %processing_element_products_5_s, float* %prod_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="155" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %processing_element_products_6_s = fmul float %img_in_load_6, %filt_in_load_6

]]></node>
<StgValue><ssdm name="processing_element_products_6_s"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %processing_element_products_7_s = fmul float %img_in_load_7, %filt_in_load_7

]]></node>
<StgValue><ssdm name="processing_element_products_7_s"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %processing_element_products_8_s = fmul float %img_in_load_8, %filt_in_load_8

]]></node>
<StgValue><ssdm name="processing_element_products_8_s"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_s = fadd float %processing_element_products, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %prod_out_addr_6 = getelementptr [9 x float]* %prod_out, i64 0, i64 6

]]></node>
<StgValue><ssdm name="prod_out_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:68  store float %processing_element_products_6_s, float* %prod_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %prod_out_addr_7 = getelementptr [9 x float]* %prod_out, i64 0, i64 7

]]></node>
<StgValue><ssdm name="prod_out_addr_7"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:70  store float %processing_element_products_7_s, float* %prod_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %processing_element_products_8_s = fmul float %img_in_load_8, %filt_in_load_8

]]></node>
<StgValue><ssdm name="processing_element_products_8_s"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_s = fadd float %processing_element_products, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %prod_out_addr_8 = getelementptr [9 x float]* %prod_out, i64 0, i64 8

]]></node>
<StgValue><ssdm name="prod_out_addr_8"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:72  store float %processing_element_products_8_s, float* %prod_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="167" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_s = fadd float %processing_element_products, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_5_1 = fadd float %tmp_s, %processing_element_products_1_s

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_5_1 = fadd float %tmp_s, %processing_element_products_1_s

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="170" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_5_1 = fadd float %tmp_s, %processing_element_products_1_s

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_5_1 = fadd float %tmp_s, %processing_element_products_1_s

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="172" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_5_1 = fadd float %tmp_s, %processing_element_products_1_s

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">
</state>

<state id="17" st_id="17">

<operation id="173" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_5_2 = fadd float %tmp_5_1, %processing_element_products_2_s

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="174" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_5_2 = fadd float %tmp_5_1, %processing_element_products_2_s

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="175" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_5_2 = fadd float %tmp_5_1, %processing_element_products_2_s

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_5_2 = fadd float %tmp_5_1, %processing_element_products_2_s

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="177" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_5_2 = fadd float %tmp_5_1, %processing_element_products_2_s

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="178" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_3 = fadd float %tmp_5_2, %processing_element_products_3_s

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_3 = fadd float %tmp_5_2, %processing_element_products_3_s

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_3 = fadd float %tmp_5_2, %processing_element_products_3_s

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="181" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_3 = fadd float %tmp_5_2, %processing_element_products_3_s

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="182" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_3 = fadd float %tmp_5_2, %processing_element_products_3_s

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">
</state>

<state id="28" st_id="28">

<operation id="183" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_5_4 = fadd float %tmp_5_3, %processing_element_products_4_s

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="184" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_5_4 = fadd float %tmp_5_3, %processing_element_products_4_s

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_5_4 = fadd float %tmp_5_3, %processing_element_products_4_s

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_5_4 = fadd float %tmp_5_3, %processing_element_products_4_s

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_5_4 = fadd float %tmp_5_3, %processing_element_products_4_s

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_5_5 = fadd float %tmp_5_4, %processing_element_products_5_s

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="189" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_5_5 = fadd float %tmp_5_4, %processing_element_products_5_s

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_5_5 = fadd float %tmp_5_4, %processing_element_products_5_s

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="191" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_5_5 = fadd float %tmp_5_4, %processing_element_products_5_s

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="192" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_5_5 = fadd float %tmp_5_4, %processing_element_products_5_s

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">
</state>

<state id="39" st_id="39">

<operation id="193" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_6 = fadd float %tmp_5_5, %processing_element_products_6_s

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="194" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_6 = fadd float %tmp_5_5, %processing_element_products_6_s

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="195" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_6 = fadd float %tmp_5_5, %processing_element_products_6_s

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="196" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_6 = fadd float %tmp_5_5, %processing_element_products_6_s

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="197" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_6 = fadd float %tmp_5_5, %processing_element_products_6_s

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="198" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_5_7 = fadd float %tmp_5_6, %processing_element_products_7_s

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="199" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_5_7 = fadd float %tmp_5_6, %processing_element_products_7_s

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="200" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_5_7 = fadd float %tmp_5_6, %processing_element_products_7_s

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="201" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_5_7 = fadd float %tmp_5_6, %processing_element_products_7_s

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="202" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_5_7 = fadd float %tmp_5_6, %processing_element_products_7_s

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">
</state>

<state id="50" st_id="50">

<operation id="203" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_8 = fadd float %tmp_5_7, %processing_element_products_8_s

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="204" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_8 = fadd float %tmp_5_7, %processing_element_products_8_s

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="205" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_8 = fadd float %tmp_5_7, %processing_element_products_8_s

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="206" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_8 = fadd float %tmp_5_7, %processing_element_products_8_s

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="207" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_5_8 = fadd float %tmp_5_7, %processing_element_products_8_s

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="209" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="32">
<![CDATA[
:73  ret float %tmp_5_8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
