Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 00:26:18 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 expmod/modulus_block/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[20][1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 2.520ns (25.334%)  route 7.427ns (74.666%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5965, routed)        1.546     5.054    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  expmod/modulus_block/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.419     5.473 r  expmod/modulus_block/index_reg[2]/Q
                         net (fo=559, routed)         2.263     7.736    expmod/modulus_block/index[2]
    SLICE_X52Y89         MUXF7 (Prop_muxf7_S_O)       0.467     8.203 r  expmod/modulus_block/intermediate_reg[64][52]_i_11/O
                         net (fo=1, routed)           0.742     8.944    expmod/modulus_block/intermediate_reg[64][52]_i_11_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.297     9.241 r  expmod/modulus_block/intermediate[64][52]_i_4/O
                         net (fo=1, routed)           0.719     9.960    expmod/modulus_block/intermediate[64][52]_i_4_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.084 r  expmod/modulus_block/intermediate[64][52]_i_2/O
                         net (fo=5, routed)           0.836    10.921    expmod/modulus_block/intermediate[64][52]_i_2_n_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.045 r  expmod/modulus_block/intermediate[64][63]_i_73/O
                         net (fo=1, routed)           0.000    11.045    expmod/modulus_block/intermediate[64][63]_i_73_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.425 r  expmod/modulus_block/intermediate_reg[64][63]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.425    expmod/modulus_block/intermediate_reg[64][63]_i_58_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.542 r  expmod/modulus_block/intermediate_reg[64][63]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.542    expmod/modulus_block/intermediate_reg[64][63]_i_53_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.659 r  expmod/modulus_block/intermediate_reg[64][63]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.659    expmod/modulus_block/intermediate_reg[64][63]_i_48_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.776 r  expmod/modulus_block/intermediate_reg[64][63]_i_27/CO[3]
                         net (fo=1, routed)           0.009    11.785    expmod/modulus_block/intermediate_reg[64][63]_i_27_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.902 r  expmod/modulus_block/intermediate_reg[64][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.902    expmod/modulus_block/intermediate_reg[64][63]_i_14_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.019 r  expmod/modulus_block/intermediate_reg[64][63]_i_7/CO[3]
                         net (fo=64, routed)          1.410    13.428    expmod/modulus_block/intermediate_reg[64][63]_i_7_n_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.552 r  expmod/modulus_block/intermediate[64][1]_i_1/O
                         net (fo=64, routed)          1.449    15.001    expmod/modulus_block/intermediate1_in[1]
    SLICE_X40Y62         FDRE                                         r  expmod/modulus_block/intermediate_reg[20][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5965, routed)        1.433    14.762    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  expmod/modulus_block/intermediate_reg[20][1]/C
                         clock pessimism              0.271    15.033    
                         clock uncertainty           -0.035    14.997    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.092    14.905    expmod/modulus_block/intermediate_reg[20][1]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -0.095    




