// Seed: 50271223
module module_0 (
    output uwire id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    output wand id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7,
    input wor id_8
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    output tri0 id_10,
    output tri1 id_11
);
  initial id_11 = 1;
  and (id_11, id_1, id_5, id_7, id_4, id_8, id_9);
  module_0(
      id_10, id_4, id_2, id_5, id_6, id_5, id_5, id_7, id_1
  );
endmodule
