==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5_Base_line/sample0.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.812 ; gain = 46.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.812 ; gain = 46.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 584.000 ; gain = 528.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 626.887 ; gain = 571.090
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 626.887 ; gain = 571.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 626.887 ; gain = 571.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample0' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.037 seconds; current allocated memory: 544.419 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 544.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 544.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 545.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 546.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 548.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', Group_5_Base_line/./include/k2c_helper_functions.h:82) (0 ns)
	'mul' operation ('tmp_39', Group_5_Base_line/./include/k2c_helper_functions.h:83) (2.82 ns)
	'add' operation ('sum8', Group_5_Base_line/./include/k2c_helper_functions.h:83) (3.53 ns)
	'getelementptr' operation ('B_addr', Group_5_Base_line/./include/k2c_helper_functions.h:83) (0 ns)
	'load' operation ('B_load', Group_5_Base_line/./include/k2c_helper_functions.h:83) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 548.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 548.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 549.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 549.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 550.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 550.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 551.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 553.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 553.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 554.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 554.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 554.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 556.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 557.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 558.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 558.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 559.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 559.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 560.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 562.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 563.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 563.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 564.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 565.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_64s_64s_64_2_1' to 'sample0_mul_64s_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 566.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample0_fadd_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample0_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_15s_15s_15_1_1' to 'sample0_mul_mul_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_13s_13s_13_1_1' to 'sample0_mul_mul_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_13s_13s_13ns_13_1_1' to 'sample0_mac_muladg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 567.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_udiv_64ns_64ns_64_68_seq_1' to 'sample0_udiv_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_udiv_15ns_64ns_64_19_seq_1' to 'sample0_udiv_15nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_urem_64ns_64ns_64_68_seq_1' to 'sample0_urem_64nsjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_15nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 570.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_15s_15s_15ns_15_1_1' to 'sample0_mac_muladkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 570.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fcmp_32ns_32ns_1_1_1' to 'sample0_fcmp_32nslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 571.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_14s_14s_14_1_1' to 'sample0_mul_mul_1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_14s_14s_14ns_14_1_1' to 'sample0_mac_muladncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 572.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 575.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 576.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_11s_11s_11_1_1' to 'sample0_mul_mul_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_11s_11s_11ns_11_1_1' to 'sample0_mac_muladpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 577.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 580.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.459 seconds; current allocated memory: 581.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_7s_7s_7ns_7_1_1' to 'sample0_mac_muladqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 582.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 585.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fdiv_32ns_32ns_32_12_1' to 'sample0_fdiv_32nsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample0_fexp_32nssc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fdiv_32nsrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fexp_32nssc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 586.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample0' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_output_arra' to 'sample0_dense_13_tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_arra' to 'sample0_dense_13_udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_arra_4' to 'sample0_dense_13_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_bias_array' to 'sample0_dense_13_wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_bias_array_5' to 'sample0_dense_13_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_output_arra' to 'sample0_dense_14_yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_arra' to 'sample0_dense_14_zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_arra_2' to 'sample0_dense_14_Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_bias_array' to 'sample0_dense_14_Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_bias_array_3' to 'sample0_dense_14_CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_output_arra' to 'sample0_dense_15_DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_arra' to 'sample0_dense_15_Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_arra_1' to 'sample0_dense_15_Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_bias_array1' to 'sample0_dense_15_Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_bias_array' to 'sample0_dense_15_Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_arra' to 'sample0_dense_16_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_arra_0' to 'sample0_dense_16_JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_shap' to 'sample0_dense_13_KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_output_shap' to 'sample0_dense_13_Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_shap' to 'sample0_dense_14_Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_output_shap' to 'sample0_dense_14_Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_shap' to 'sample0_dense_15_OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_output_shap' to 'sample0_dense_15_PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_shap' to 'sample0_dense_16_QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_bias_array' to 'sample0_dense_16_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_fwork' to 'sample0_dense_13_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_fwork' to 'sample0_dense_14_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_fwork' to 'sample0_dense_15_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_fwork' to 'sample0_dense_16_VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample0'.
INFO: [HLS 200-111]  Elapsed time: 3.635 seconds; current allocated memory: 589.412 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_mul_64s_6bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_udiv_64nshbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_udiv_15nsibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_urem_64nsjbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_13_udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_13_wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_14_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_14_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_15_Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_15_Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_16_IfE_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_KfY_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_Shg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_14_Thq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_15_UhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_16_VhK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:36 . Memory (MB): peak = 697.766 ; gain = 641.969
INFO: [SYSC 207-301] Generating SystemC RTL for sample0.
INFO: [VHDL 208-304] Generating VHDL RTL for sample0.
INFO: [VLOG 209-307] Generating Verilog RTL for sample0.
INFO: [HLS 200-112] Total elapsed time: 96.223 seconds; peak allocated memory: 589.412 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5_Base_line/sample0.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 101.707 ; gain = 45.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 101.707 ; gain = 45.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 583.668 ; gain = 527.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 626.020 ; gain = 569.770
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 626.020 ; gain = 569.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:48 . Memory (MB): peak = 626.020 ; gain = 569.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample0' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.965 seconds; current allocated memory: 544.448 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 544.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 545.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 545.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 546.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 548.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', Group_5_Base_line/./include/k2c_helper_functions.h:82) (0 ns)
	'mul' operation ('tmp_39', Group_5_Base_line/./include/k2c_helper_functions.h:83) (2.82 ns)
	'add' operation ('sum8', Group_5_Base_line/./include/k2c_helper_functions.h:83) (3.53 ns)
	'getelementptr' operation ('B_addr', Group_5_Base_line/./include/k2c_helper_functions.h:83) (0 ns)
	'load' operation ('B_load', Group_5_Base_line/./include/k2c_helper_functions.h:83) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 548.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 548.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 549.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 549.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 550.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 550.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 551.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 553.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 553.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 554.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 554.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 554.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 556.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 557.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 558.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 558.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 559.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 559.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 561.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 562.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 563.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 563.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 564.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 565.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_64s_64s_64_2_1' to 'sample0_mul_64s_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 566.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample0_fadd_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample0_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_15s_15s_15_1_1' to 'sample0_mul_mul_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_13s_13s_13_1_1' to 'sample0_mul_mul_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_13s_13s_13ns_13_1_1' to 'sample0_mac_muladg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 567.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_udiv_64ns_64ns_64_68_seq_1' to 'sample0_udiv_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_udiv_15ns_64ns_64_19_seq_1' to 'sample0_udiv_15nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_urem_64ns_64ns_64_68_seq_1' to 'sample0_urem_64nsjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_15nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 570.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_15s_15s_15ns_15_1_1' to 'sample0_mac_muladkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.605 seconds; current allocated memory: 570.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fcmp_32ns_32ns_1_1_1' to 'sample0_fcmp_32nslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 571.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_14s_14s_14_1_1' to 'sample0_mul_mul_1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_14s_14s_14ns_14_1_1' to 'sample0_mac_muladncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 572.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 575.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.411 seconds; current allocated memory: 576.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_11s_11s_11_1_1' to 'sample0_mul_mul_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_11s_11s_11ns_11_1_1' to 'sample0_mac_muladpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 577.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 580.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.537 seconds; current allocated memory: 581.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_7s_7s_7ns_7_1_1' to 'sample0_mac_muladqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 582.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 585.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fdiv_32ns_32ns_32_12_1' to 'sample0_fdiv_32nsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample0_fexp_32nssc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fdiv_32nsrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fexp_32nssc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.643 seconds; current allocated memory: 586.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample0' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_output_arra' to 'sample0_dense_13_tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_arra' to 'sample0_dense_13_udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_arra_4' to 'sample0_dense_13_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_bias_array' to 'sample0_dense_13_wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_bias_array_5' to 'sample0_dense_13_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_output_arra' to 'sample0_dense_14_yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_arra' to 'sample0_dense_14_zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_arra_2' to 'sample0_dense_14_Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_bias_array' to 'sample0_dense_14_Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_bias_array_3' to 'sample0_dense_14_CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_output_arra' to 'sample0_dense_15_DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_arra' to 'sample0_dense_15_Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_arra_1' to 'sample0_dense_15_Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_bias_array1' to 'sample0_dense_15_Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_bias_array' to 'sample0_dense_15_Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_arra' to 'sample0_dense_16_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_arra_0' to 'sample0_dense_16_JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_shap' to 'sample0_dense_13_KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_output_shap' to 'sample0_dense_13_Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_shap' to 'sample0_dense_14_Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_output_shap' to 'sample0_dense_14_Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_shap' to 'sample0_dense_15_OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_output_shap' to 'sample0_dense_15_PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_shap' to 'sample0_dense_16_QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_bias_array' to 'sample0_dense_16_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_fwork' to 'sample0_dense_13_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_fwork' to 'sample0_dense_14_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_fwork' to 'sample0_dense_15_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_fwork' to 'sample0_dense_16_VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample0'.
INFO: [HLS 200-111]  Elapsed time: 3.583 seconds; current allocated memory: 589.570 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_mul_64s_6bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_udiv_64nshbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_udiv_15nsibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_urem_64nsjbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_13_udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_13_wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_14_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_14_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_15_Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_15_Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_16_IfE_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_KfY_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_Shg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_14_Thq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_15_UhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_16_VhK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:33 . Memory (MB): peak = 698.574 ; gain = 642.324
INFO: [SYSC 207-301] Generating SystemC RTL for sample0.
INFO: [VHDL 208-304] Generating VHDL RTL for sample0.
INFO: [VLOG 209-307] Generating Verilog RTL for sample0.
INFO: [HLS 200-112] Total elapsed time: 93.673 seconds; peak allocated memory: 589.570 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5_Base_line/sample0.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 101.781 ; gain = 45.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 101.781 ; gain = 45.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 584.246 ; gain = 528.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 628.164 ; gain = 571.949
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5_Base_line/./include/k2c_helper_functions.h:171) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5_Base_line/./include/k2c_helper_functions.h:185) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5_Base_line/./include/k2c_helper_functions.h:198) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5_Base_line/./include/k2c_helper_functions.h:202) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5_Base_line/./include/k2c_helper_functions.h:218) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5_Base_line/./include/k2c_helper_functions.h:240) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (Group_5_Base_line/./include/k2c_core_layers.h:98) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5_Base_line/./include/k2c_core_layers.h:61:9) to (Group_5_Base_line/./include/k2c_core_layers.h:73:9) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 628.164 ; gain = 571.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 628.164 ; gain = 571.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample0' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.606 seconds; current allocated memory: 544.468 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 544.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 545.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 545.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 547.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 548.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 548.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 549.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 549.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 550.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 550.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 550.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 552.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 553.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 554.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 554.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 555.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 555.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 557.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 558.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 559.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 559.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 560.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 560.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 562.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 563.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 60.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 60.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 564.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 565.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 566.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 567.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_64s_64s_64_6_1' to 'sample0_mul_64s_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 568.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fadd_32ns_32ns_32_9_full_dsp_1' to 'sample0_fadd_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_fmul_32ns_32ns_32_5_max_dsp_1' to 'sample0_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_15s_15s_15_3_1' to 'sample0_mul_mul_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_13s_13s_13_3_1' to 'sample0_mul_mul_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_13s_13s_13ns_13_3_1' to 'sample0_mac_muladg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 569.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_udiv_64ns_64ns_64_68_seq_1' to 'sample0_udiv_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_udiv_15ns_64ns_64_19_seq_1' to 'sample0_udiv_15nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_urem_64ns_64ns_64_68_seq_1' to 'sample0_urem_64nsjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_15nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 572.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_15s_15s_15ns_15_3_1' to 'sample0_mac_muladkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 572.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fcmp_32ns_32ns_1_2_1' to 'sample0_fcmp_32nslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 574.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_14s_14s_14_3_1' to 'sample0_mul_mul_1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_14s_14s_14ns_14_3_1' to 'sample0_mac_muladncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 574.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 577.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 579.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mul_mul_11s_11s_11_3_1' to 'sample0_mul_mul_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_11s_11s_11ns_11_3_1' to 'sample0_mac_muladpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 580.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 583.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 3.755 seconds; current allocated memory: 584.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_mac_muladd_7s_7s_7ns_7_3_1' to 'sample0_mac_muladqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mac_muladqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_mul_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 1.514 seconds; current allocated memory: 585.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample0_udiv_64nshbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_urem_64nsjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 588.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample0_fdiv_32ns_32ns_32_30_1' to 'sample0_fdiv_32nsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_fexp_32ns_32ns_32_18_full_dsp_1' to 'sample0_fexp_32nssc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample0_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fdiv_32nsrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_fexp_32nssc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample0_mul_64s_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 590.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample0/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample0' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_output_arra' to 'sample0_dense_13_tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_arra' to 'sample0_dense_13_udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_arra_4' to 'sample0_dense_13_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_bias_array' to 'sample0_dense_13_wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_bias_array_5' to 'sample0_dense_13_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_output_arra' to 'sample0_dense_14_yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_arra' to 'sample0_dense_14_zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_arra_2' to 'sample0_dense_14_Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_bias_array' to 'sample0_dense_14_Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_bias_array_3' to 'sample0_dense_14_CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_output_arra' to 'sample0_dense_15_DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_arra' to 'sample0_dense_15_Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_arra_1' to 'sample0_dense_15_Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_bias_array1' to 'sample0_dense_15_Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_bias_array' to 'sample0_dense_15_Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_arra' to 'sample0_dense_16_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_arra_0' to 'sample0_dense_16_JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_kernel_shap' to 'sample0_dense_13_KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_output_shap' to 'sample0_dense_13_Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_kernel_shap' to 'sample0_dense_14_Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_output_shap' to 'sample0_dense_14_Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_kernel_shap' to 'sample0_dense_15_OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_output_shap' to 'sample0_dense_15_PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_kernel_shap' to 'sample0_dense_16_QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_16_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_bias_array' to 'sample0_dense_16_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_13_fwork' to 'sample0_dense_13_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_14_fwork' to 'sample0_dense_14_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_15_fwork' to 'sample0_dense_15_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample0_dense_16_fwork' to 'sample0_dense_16_VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample0/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample0/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample0'.
INFO: [HLS 200-111]  Elapsed time: 4.207 seconds; current allocated memory: 593.323 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_mul_64s_6bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_udiv_64nshbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_udiv_15nsibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample0_urem_64nsjbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_13_udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_13_wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_14_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_14_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_15_Ee0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_15_Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sample0_dense_16_IfE_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_KfY_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_13_Shg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_14_Thq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_15_UhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sample0_dense_16_VhK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:24 . Memory (MB): peak = 704.797 ; gain = 648.582
INFO: [SYSC 207-301] Generating SystemC RTL for sample0.
INFO: [VHDL 208-304] Generating VHDL RTL for sample0.
INFO: [VLOG 209-307] Generating Verilog RTL for sample0.
INFO: [HLS 200-112] Total elapsed time: 83.958 seconds; peak allocated memory: 593.323 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
