{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557163512519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557163512520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 22:55:12 2019 " "Processing started: Mon May  6 22:55:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557163512520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163512520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c gpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c gpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163512520 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1557163512685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behave " "Found design unit 1: reg-Behave" {  } { { "register.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/register.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524015 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/register.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524015 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux2.vhdl " "Entity \"Mux\" obtained from \"Mux2.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "Mux2.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/Mux2.vhdl" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1557163524016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Struct " "Found design unit 1: Mux-Struct" {  } { { "Mux2.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/Mux2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux2.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/Mux2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file gpc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpc-Behave " "Found design unit 1: gpc-Behave" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524017 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpc " "Found entity 1: gpc" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-Behave " "Found design unit 1: register_file-Behave" {  } { { "register_file.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/register_file.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524018 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/register_file.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-Struct " "Found design unit 1: Mux8-Struct" {  } { { "Mux8.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/Mux8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Mux8.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/Mux8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/alu.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524019 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit-Form " "Found design unit 1: memory_unit-Form" {  } { { "memory.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/memory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524019 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "memory.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/memory.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557163524019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163524019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpc " "Elaborating entity \"gpc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557163524079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem0 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem0\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524080 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem1 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem1\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524080 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem2 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem2\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem3 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem3\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem4 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem4\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem5 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem5\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem6 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem6\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem7 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem7\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem31 gpc.vhdl(69) " "Verilog HDL or VHDL warning at gpc.vhdl(69): object \"Mem31\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R0\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R1\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R2\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R3\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R4\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R5\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R6\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 gpc.vhdl(70) " "Verilog HDL or VHDL warning at gpc.vhdl(70): object \"R7\" assigned a value but never read" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557163524081 "|gpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "gpc.vhdl" "alu_unit" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557163524194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:mem_unit " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:mem_unit\"" {  } { { "gpc.vhdl" "mem_unit" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557163524195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf_unit " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf_unit\"" {  } { { "gpc.vhdl" "rf_unit" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557163524216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4424 " "4424 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557163526245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "gpc.vhdl" "" { Text "/home/atharv/altera_lite/16.0/projects/GPC/gpc.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557163526249 "|gpc|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557163526249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557163526249 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557163526249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557163526249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557163526330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 22:55:26 2019 " "Processing ended: Mon May  6 22:55:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557163526330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557163526330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557163526330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557163526330 ""}
