Timing Analyzer report for G1
Wed Dec 13 11:43:03 2023
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow vid2 100C Model
 15. Metastability Summary Slow vid2b 100C Model
 16. Metastability Summary Fast vid2a 0C Model
 17. Metastability Summary Fast vid2a 100C Model
 18. Metastability Summary Fast vid2 100C Model
 19. soc_inst|emif_hps|altera_emif_fm_hps_inst
 20. soc_inst|emif_hps|altera_emif_fm_hps_inst
 21. soc_inst|emif_hps|altera_emif_fm_hps_inst
 22. soc_inst|emif_hps|altera_emif_fm_hps_inst
 23. soc_inst|emif_hps|altera_emif_fm_hps_inst
 24. Setup Transfers
 25. Hold Transfers
 26. Recovery Transfers
 27. Removal Transfers
---- Setup Reports ----
     ---- soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 Reports ----
           28. Command Info
           29. Summary of Paths
           30. Path #1: Setup slack is 2.069 
           31. Path #2: Setup slack is 2.080 
           32. Path #3: Setup slack is 2.087 
           33. Path #4: Setup slack is 2.088 
           34. Path #5: Setup slack is 2.098 
           35. Path #6: Setup slack is 2.103 
           36. Path #7: Setup slack is 2.104 
           37. Path #8: Setup slack is 2.105 
           38. Path #9: Setup slack is 2.110 
           39. Path #10: Setup slack is 2.110 
     ---- MAIN_CLOCK Reports ----
           40. Command Info
           41. Summary of Paths
           42. Path #1: Setup slack is 4.841 
           43. Path #2: Setup slack is 4.841 
           44. Path #3: Setup slack is 4.841 
           45. Path #4: Setup slack is 4.841 
           46. Path #5: Setup slack is 4.841 
           47. Path #6: Setup slack is 4.841 
           48. Path #7: Setup slack is 4.841 
           49. Path #8: Setup slack is 4.841 
           50. Path #9: Setup slack is 4.841 
           51. Path #10: Setup slack is 4.841 
     ---- altera_reserved_tck Reports ----
           52. Command Info
           53. Summary of Paths
           54. Path #1: Setup slack is 13.556 
           55. Path #2: Setup slack is 20.130 
           56. Path #3: Setup slack is 20.162 
           57. Path #4: Setup slack is 20.170 
           58. Path #5: Setup slack is 20.185 
           59. Path #6: Setup slack is 20.193 
           60. Path #7: Setup slack is 20.273 
           61. Path #8: Setup slack is 20.281 
           62. Path #9: Setup slack is 20.287 
           63. Path #10: Setup slack is 20.295 
---- Hold Reports ----
     ---- MAIN_CLOCK Reports ----
           64. Command Info
           65. Summary of Paths
           66. Path #1: Hold slack is 0.003 
           67. Path #2: Hold slack is 0.003 
           68. Path #3: Hold slack is 0.005 
           69. Path #4: Hold slack is 0.007 
           70. Path #5: Hold slack is 0.008 
           71. Path #6: Hold slack is 0.008 
           72. Path #7: Hold slack is 0.011 
           73. Path #8: Hold slack is 0.011 
           74. Path #9: Hold slack is 0.012 
           75. Path #10: Hold slack is 0.013 
     ---- altera_reserved_tck Reports ----
           76. Command Info
           77. Summary of Paths
           78. Path #1: Hold slack is 0.050 
           79. Path #2: Hold slack is 0.057 
           80. Path #3: Hold slack is 0.057 
           81. Path #4: Hold slack is 0.059 
           82. Path #5: Hold slack is 0.060 
           83. Path #6: Hold slack is 0.068 
           84. Path #7: Hold slack is 0.069 
           85. Path #8: Hold slack is 0.077 
           86. Path #9: Hold slack is 0.088 
           87. Path #10: Hold slack is 0.088 
     ---- soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 Reports ----
           88. Command Info
           89. Summary of Paths
           90. Path #1: Hold slack is 0.119 
           91. Path #2: Hold slack is 0.119 
           92. Path #3: Hold slack is 0.119 
           93. Path #4: Hold slack is 0.120 
           94. Path #5: Hold slack is 0.121 
           95. Path #6: Hold slack is 0.121 
           96. Path #7: Hold slack is 0.123 
           97. Path #8: Hold slack is 0.124 
           98. Path #9: Hold slack is 0.125 
           99. Path #10: Hold slack is 0.128 
---- Recovery Reports ----
     ---- MAIN_CLOCK Reports ----
          100. Command Info
          101. Summary of Paths
          102. Path #1: Recovery slack is 8.324 
          103. Path #2: Recovery slack is 8.324 
          104. Path #3: Recovery slack is 8.324 
          105. Path #4: Recovery slack is 8.324 
          106. Path #5: Recovery slack is 8.324 
          107. Path #6: Recovery slack is 8.324 
          108. Path #7: Recovery slack is 8.338 
          109. Path #8: Recovery slack is 8.338 
          110. Path #9: Recovery slack is 8.368 
          111. Path #10: Recovery slack is 8.369 
     ---- altera_reserved_tck Reports ----
          112. Command Info
          113. Summary of Paths
          114. Path #1: Recovery slack is 57.373 
          115. Path #2: Recovery slack is 57.373 
          116. Path #3: Recovery slack is 57.374 
          117. Path #4: Recovery slack is 57.378 
          118. Path #5: Recovery slack is 57.379 
          119. Path #6: Recovery slack is 57.383 
          120. Path #7: Recovery slack is 57.386 
          121. Path #8: Recovery slack is 57.387 
          122. Path #9: Recovery slack is 57.390 
          123. Path #10: Recovery slack is 57.768 
---- Removal Reports ----
     ---- MAIN_CLOCK Reports ----
          124. Command Info
          125. Summary of Paths
          126. Path #1: Removal slack is 0.169 
          127. Path #2: Removal slack is 0.169 
          128. Path #3: Removal slack is 0.171 
          129. Path #4: Removal slack is 0.172 
          130. Path #5: Removal slack is 0.172 
          131. Path #6: Removal slack is 0.173 
          132. Path #7: Removal slack is 0.173 
          133. Path #8: Removal slack is 0.173 
          134. Path #9: Removal slack is 0.174 
          135. Path #10: Removal slack is 0.175 
     ---- altera_reserved_tck Reports ----
          136. Command Info
          137. Summary of Paths
          138. Path #1: Removal slack is 0.174 
          139. Path #2: Removal slack is 0.175 
          140. Path #3: Removal slack is 0.175 
          141. Path #4: Removal slack is 0.178 
          142. Path #5: Removal slack is 0.179 
          143. Path #6: Removal slack is 0.179 
          144. Path #7: Removal slack is 0.179 
          145. Path #8: Removal slack is 0.181 
          146. Path #9: Removal slack is 0.181 
          147. Path #10: Removal slack is 0.182 
148. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     149. Unconstrained Paths Summary
     150. Clock Status Summary
     ---- Setup Analysis Reports ----
          151. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          152. Unconstrained Output Ports
153. Multicorner Timing Analysis Summary
154. Design Assistant (Signoff) Results - 7 of 87 Rules Failed
155. TMC-20027 - Collection Filter Matching Multiple Types
156. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
157. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
158. RES-50001 - Asynchronous Reset Is Not Synchronized
159. TMC-20025 - Ignored or Overridden Constraints
160. TMC-20021 - Partial Min-Max Delay Assignment
161. CLK-30032 - Improper Clock Targets
162. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
163. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
164. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
165. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
166. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
167. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
168. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
169. CDC-50011 - Combinational Logic Before Synchronizer Chain
170. CLK-30026 - Missing Clock Assignment
171. CLK-30027 - Multiple Clock Assignments Found
172. CLK-30028 - Invalid Generated Clock
173. CLK-30029 - Invalid Clock Assignments
174. CLK-30030 - PLL Setting Violation
175. CLK-30033 - Invalid Clock Group Assignment
176. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
177. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
178. CLK-30042 - Incorrect Clock Group Type
179. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
180. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
181. RES-50003 - Asynchronous Reset with Insufficient Constraints
182. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
183. TMC-20011 - Missing Input Delay Constraint
184. TMC-20012 - Missing Output Delay Constraint
185. TMC-20013 - Partial Input Delay
186. TMC-20014 - Partial Output Delay
187. TMC-20015 - Inconsistent Min-Max Delay
188. TMC-20016 - Invalid Reference Pin
189. TMC-20017 - Loops Detected
190. TMC-20019 - Partial Multicycle Assignment
191. TMC-20022 - I/O Delay Assignment Missing Parameters
192. TMC-20023 - Invalid Set Net Delay Assignment
193. TMC-30041 - Constraint with Invalid Clock Reference
194. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
195. CLK-30031 - Input Delay Assigned to Clock
196. FLP-10000 - Physical RAM with Utilization Below Threshold
197. LNT-30023 - Reset Nets with Polarity Conflict
198. TMC-20018 - Unsupported Latches Detected
199. TMC-20024 - Synchronous Data Delay Assignment
200. TMC-20026 - Empty Collection Due To Unmatched Filter
201. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
202. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
203. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
204. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
205. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
206. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
207. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
208. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
209. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
210. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
211. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
212. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
213. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
214. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
215. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
216. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
217. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
218. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
219. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
220. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
221. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
222. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
223. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
224. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
225. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
226. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
227. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
228. CDC-50101 - Intra-Clock False Path Synchronizer
229. CDC-50102 - Synchronizer after CDC Topology with Control Signal
230. FLP-40006 - Pipelining Registers That Might Be Recoverable
231. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
232. RES-50010 - Reset Synchronizer Chains with Constant Output
233. RES-50101 - Intra-Clock False Path Reset Synchronizer
234. TMC-20020 - Invalid Multicycle Assignment
235. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
236. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
237. TMC-20552 - User Selected Duplication Candidate was Rejected
238. TMC-20601 - Registers with High Immediate Fan-Out Tension
239. TMC-20602 - Registers with High Timing Path Endpoint Tension
240. TMC-20603 - Registers with High Immediate Fan-Out Span
241. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 22.4.0 Build 94 12/07/2022 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; G1                                                ;
; Device Family         ; Agilex                                            ;
; Device                ; AGFB014R24B2E2V                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                                   ; Instance                                                               ; Promoted ; Status ; Read at                  ; Processing Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; G1_timing.sdc                                                                                                                                                                   ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:42 2023 ; 00:00:00        ;
; ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                        ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:43 2023 ; 00:00:01        ;
; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_7q4nyby.sdc                                                   ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces              ; Yes      ; OK     ; Wed Dec 13 11:42:43 2023 ; 00:00:00        ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc                                                                                 ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:01        ;
; qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                                                         ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:00        ;
; ip/qsys_top/qsys_top_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                                                                            ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:00        ;
; ip/qsys_top/qsys_top_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                                    ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:00        ;
; ip/qsys_top/qsys_top_master_1/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                                                                            ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:00        ;
; ip/qsys_top/qsys_top_master_1/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                                    ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:00        ;
; ip/qsys_top/qsys_top_in_system_sources_probes_0/altera_in_system_sources_probes_1921/synth/altera_in_system_sources_probes.sdc                                                  ; soc_inst|ila|in_system_sources_probes_0                                ; No       ; OK     ; Wed Dec 13 11:42:44 2023 ; 00:00:00        ;
; /home/wisig321/Videos/G1/qdb/_compiler/G1/_flat/22.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 ; No       ; OK     ; Wed Dec 13 11:42:47 2023 ; 00:00:03        ;
; /home/wisig321/intelFPGA_pro/22.4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                      ;                                                                        ; No       ; OK     ; Wed Dec 13 11:42:47 2023 ; 00:00:00        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/wisig321/Videos/G1/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                              ; Source                                                                                           ; Targets                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 62.500 ; 16.0 MHz   ; 0.000 ; 31.250 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { altera_reserved_tck }                                                                                                                               ;
; emif_hps_mem_mem_dqs[0]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[0] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[1]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[1] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[2]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[2] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[3]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[3] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[4]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[4] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[5]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[5] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[6]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[6] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[7]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[7] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[8]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[8] }                                                                                                                           ;
; EMIF_REF_CLOCK                                        ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_pll_ref_clk }                                                                                                                              ;
; internal_clk                                          ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock }                             ;
; MAIN_CLOCK                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { fpga_clk_100 }                                                                                                                                      ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0] }                                                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] }                                                 ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] }                                                   ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] }                                                            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] }                                               ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] }                                                 ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0] }                                                               ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] }                                                  ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0] }                                                    ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Pass        ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; High        ;
+------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
; 20.43 MHz  ; 20.43 MHz       ; altera_reserved_tck                                 ;      ; Slow vid2 100C Model            ;
; 193.84 MHz ; 193.84 MHz      ; MAIN_CLOCK                                          ;      ; Slow vid2 100C Model            ;
; 791.14 MHz ; 791.14 MHz      ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ;      ; Slow vid2 100C Model            ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                       ;
+-----------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                                               ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 2.069  ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; 4.841  ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
; altera_reserved_tck                                 ; 13.556 ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
+-----------------------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                       ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK                                          ; 0.003 ; 0.000         ; 0                  ; Fast vid2 100C Model            ;
; altera_reserved_tck                                 ; 0.050 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.119 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                    ;
+---------------------+--------+---------------+--------------------+---------------------------------+
; Clock               ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+--------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK          ; 8.324  ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
; altera_reserved_tck ; 57.373 ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
+---------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+----------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK          ; 0.169 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
; altera_reserved_tck ; 0.174 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                      ;
+-----------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock                                               ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; 0.132  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; 0.132  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; 0.132  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; 0.189  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; 0.189  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; 0.189  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; 0.191  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; 0.191  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; 0.191  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[0]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[1]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[6]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[7]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[2]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[3]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[4]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[5]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[8]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1.284  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; 1.355  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; 1.355  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; internal_clk                                        ; 2.346  ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; EMIF_REF_CLOCK                                      ; 4.302  ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; 4.426  ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; altera_reserved_tck                                 ; 28.401 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
+-----------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


----------------------------------------------
; Metastability Summary Slow vid2 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 32, or 60.4%

Worst Case Available Settling Time: 14.610 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



-----------------------------------------------
; Metastability Summary Slow vid2b 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 32, or 60.4%

Worst Case Available Settling Time: 14.622 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



---------------------------------------------
; Metastability Summary Fast vid2a 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 32, or 60.4%

Worst Case Available Settling Time: 15.952 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 92.3
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



-----------------------------------------------
; Metastability Summary Fast vid2a 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 32, or 60.4%

Worst Case Available Settling Time: 15.483 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



----------------------------------------------
; Metastability Summary Fast vid2 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 32, or 60.4%

Worst Case Available Settling Time: 15.470 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



+------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                      ;
+----------------------------------------------+----------------------+-------------+------------+
; Path                                         ; Operating Condition  ; Setup Slack ; Hold Slack ;
+----------------------------------------------+----------------------+-------------+------------+
; Core (Slow vid2 100C Model)                  ; Slow vid2 100C Model ; --          ; --         ;
; Core Recovery/Removal (Slow vid2 100C Model) ; Slow vid2 100C Model ; --          ; --         ;
+----------------------------------------------+----------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                        ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Path                                          ; Operating Condition   ; Setup Slack ; Hold Slack ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Core (Slow vid2b 100C Model)                  ; Slow vid2b 100C Model ; --          ; --         ;
; Core Recovery/Removal (Slow vid2b 100C Model) ; Slow vid2b 100C Model ; --          ; --         ;
+-----------------------------------------------+-----------------------+-------------+------------+


+----------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                    ;
+---------------------------------------------+---------------------+-------------+------------+
; Path                                        ; Operating Condition ; Setup Slack ; Hold Slack ;
+---------------------------------------------+---------------------+-------------+------------+
; Core (Fast vid2a 0C Model)                  ; Fast vid2a 0C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2a 0C Model) ; Fast vid2a 0C Model ; --          ; --         ;
+---------------------------------------------+---------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                        ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Path                                          ; Operating Condition   ; Setup Slack ; Hold Slack ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Core (Fast vid2a 100C Model)                  ; Fast vid2a 100C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2a 100C Model) ; Fast vid2a 100C Model ; --          ; --         ;
+-----------------------------------------------+-----------------------+-------------+------------+


+------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                      ;
+----------------------------------------------+----------------------+-------------+------------+
; Path                                         ; Operating Condition  ; Setup Slack ; Hold Slack ;
+----------------------------------------------+----------------------+-------------+------------+
; Core (Fast vid2 100C Model)                  ; Fast vid2 100C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2 100C Model) ; Fast vid2 100C Model ; --          ; --         ;
+----------------------------------------------+----------------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                                 ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[0]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[1]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[2]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[3]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[4]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[5]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[6]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[7]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[8]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK                                          ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; EMIF_REF_CLOCK                                      ; 0          ; 13       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; EMIF_REF_CLOCK                                      ; 12         ; 12       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 109685     ; 109      ; 9        ; 2        ; Intra-Clock (Timed Safe)  ; 13.556           ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; MAIN_CLOCK                                          ; 153299     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.841            ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1642       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 2.069            ; Slow vid2 100C Model            ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                                 ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[0]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[1]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[2]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[3]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[4]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[5]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[6]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[7]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[8]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK                                          ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; EMIF_REF_CLOCK                                      ; 0          ; 13       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; EMIF_REF_CLOCK                                      ; 12         ; 12       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 108993     ; 109      ; 10       ; 2        ; Intra-Clock (Timed Safe)  ; 0.050            ; Fast vid2a 0C Model             ;
; MAIN_CLOCK                                          ; MAIN_CLOCK                                          ; 150660     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.003            ; Fast vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1642       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.119            ; Fast vid2a 0C Model             ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 347        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 57.373           ; Slow vid2 100C Model            ;
; MAIN_CLOCK          ; MAIN_CLOCK          ; 913        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.324            ; Slow vid2 100C Model            ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                        ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 347        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.174            ; Fast vid2a 0C Model             ;
; MAIN_CLOCK          ; MAIN_CLOCK          ; 913        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.169            ; Fast vid2a 0C Model             ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.069 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; 2.069 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.443      ; Slow vid2 100C Model            ;
; 2.080 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.255      ; 1.423      ; Slow vid2 100C Model            ;
; 2.087 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.417      ; Slow vid2 100C Model            ;
; 2.088 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.423      ; Slow vid2 100C Model            ;
; 2.098 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.277      ; 1.417      ; Slow vid2 100C Model            ;
; 2.103 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.255      ; 1.400      ; Slow vid2 100C Model            ;
; 2.104 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.386      ; Slow vid2 100C Model            ;
; 2.105 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.399      ; Slow vid2 100C Model            ;
; 2.110 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.411      ; Slow vid2 100C Model            ;
; 2.110 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.386      ; Slow vid2 100C Model            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.069 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.230                                                                                                                                                                              ;
; Data Required Time              ; 7.299                                                                                                                                                                              ;
; Slack                           ; 2.069                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.443 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.605       ; 42         ; 0.000  ; 0.605  ;
;    uTco                ;       ; 1     ; 0.838       ; 58         ; 0.838  ; 0.838  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.230   ; 1.443    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.625 ;   0.838  ; FF ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[88]                                                            ;
;   5.230 ;   0.605  ; FF ; CELL ; 1      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.230 ;   0.000  ; FF ; CELL ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.299   ; -0.065   ;    ; uTsu ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 2.080 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.210                                                                                                                                                                             ;
; Data Required Time              ; 7.290                                                                                                                                                                             ;
; Slack                           ; 2.080                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.255 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.423 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.570       ; 40         ; 0.000  ; 0.570  ;
;    uTco                ;       ; 1     ; 0.853       ; 60         ; 0.853  ; 0.853  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.741       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.210   ; 1.423    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.640 ;   0.853  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[66]                                                            ;
;   5.210 ;   0.570  ; RR ; CELL ; 1      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.375   ; 4.042    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.754 ;   0.526  ; RR ; CELL ; 1      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.754 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.348 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.375 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.345   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.290   ; -0.055   ;    ; uTsu ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 2.087 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.204                                                                                                                                                                             ;
; Data Required Time              ; 7.291                                                                                                                                                                             ;
; Slack                           ; 2.087                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.417 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.602       ; 42         ; 0.000  ; 0.602  ;
;    uTco                ;       ; 1     ; 0.815       ; 58         ; 0.815  ; 0.815  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.204   ; 1.417    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.602 ;   0.815  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[84]                                                            ;
;   5.204 ;   0.602  ; RR ; CELL ; 1      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.204 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.291   ; -0.073   ;    ; uTsu ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 2.088 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.210                                                                                                                                                                             ;
; Data Required Time              ; 7.298                                                                                                                                                                             ;
; Slack                           ; 2.088                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.423 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.597       ; 42         ; 0.000  ; 0.597  ;
;    uTco                ;       ; 1     ; 0.826       ; 58         ; 0.826  ; 0.826  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.210   ; 1.423    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.613 ;   0.826  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[75]                                                            ;
;   5.210 ;   0.597  ; RR ; CELL ; 1      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.298   ; -0.066   ;    ; uTsu ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 2.098 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.204                                                                                                                                                                             ;
; Data Required Time              ; 7.302                                                                                                                                                                             ;
; Slack                           ; 2.098                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.277 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.417 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.568       ; 40         ; 0.000  ; 0.568  ;
;    uTco                ;       ; 1     ; 0.849       ; 60         ; 0.849  ; 0.849  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.763       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.204   ; 1.417    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.636 ;   0.849  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[74]                                                            ;
;   5.204 ;   0.568  ; RR ; CELL ; 1      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.204 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.397   ; 4.064    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.776 ;   0.548  ; RR ; CELL ; 1      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.776 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.370 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.397 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.367   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.302   ; -0.065   ;    ; uTsu ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 2.103 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.187                                                                                                                                                                             ;
; Data Required Time              ; 7.290                                                                                                                                                                             ;
; Slack                           ; 2.103                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.255 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.400 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.618       ; 44         ; 0.000  ; 0.618  ;
;    uTco                ;       ; 1     ; 0.782       ; 56         ; 0.782  ; 0.782  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.741       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.187   ; 1.400    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.569 ;   0.782  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[28]                                                            ;
;   5.187 ;   0.618  ; RR ; CELL ; 1      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.187 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.375   ; 4.042    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.754 ;   0.526  ; RR ; CELL ; 1      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.754 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.348 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.375 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.345   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.290   ; -0.055   ;    ; uTsu ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 2.104 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.173                                                                                                                                                                             ;
; Data Required Time              ; 7.277                                                                                                                                                                             ;
; Slack                           ; 2.104                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.538       ; 39         ; 0.000  ; 0.538  ;
;    uTco                ;       ; 1     ; 0.848       ; 61         ; 0.848  ; 0.848  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.173   ; 1.386    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.635 ;   0.848  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[82]                                                            ;
;   5.173 ;   0.538  ; RR ; CELL ; 1      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.277   ; -0.087   ;    ; uTsu ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 2.105 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.186                                                                                                                                                                              ;
; Data Required Time              ; 7.291                                                                                                                                                                              ;
; Slack                           ; 2.105                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.399 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.562       ; 40         ; 0.000  ; 0.562  ;
;    uTco                ;       ; 1     ; 0.837       ; 60         ; 0.837  ; 0.837  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.186   ; 1.399    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.624 ;   0.837  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[95]                                                            ;
;   5.186 ;   0.562  ; RR ; CELL ; 1      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.186 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.291   ; -0.073   ;    ; uTsu ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 2.110 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.198                                                                                                                                                                              ;
; Data Required Time              ; 7.308                                                                                                                                                                              ;
; Slack                           ; 2.110                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.411 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.559       ; 40         ; 0.000  ; 0.559  ;
;    uTco                ;       ; 1     ; 0.852       ; 60         ; 0.852  ; 0.852  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.198   ; 1.411    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.639 ;   0.852  ; FF ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[90]                                                            ;
;   5.198 ;   0.559  ; FF ; CELL ; 1      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.198 ;   0.000  ; FF ; CELL ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.308   ; -0.056   ;    ; uTsu ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 2.110 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.173                                                                                                                                                                             ;
; Data Required Time              ; 7.283                                                                                                                                                                             ;
; Slack                           ; 2.110                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.528       ; 38         ; 0.000  ; 0.528  ;
;    uTco                ;       ; 1     ; 0.858       ; 62         ; 0.858  ; 0.858  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.173   ; 1.386    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.645 ;   0.858  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[86]                                                            ;
;   5.173 ;   0.528  ; RR ; CELL ; 1      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.283   ; -0.081   ;    ; uTsu ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 4.841 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
; 4.841 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376~reg0 ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.059     ; 5.054      ; Slow vid2 100C Model            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N9        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N9        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N9      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N9      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N9      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8385~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N8        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N8        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N8      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N8      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N8      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8384~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N7        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N7        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N7      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N7      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N7      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8383~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N6        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N6        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N6      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N6      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N6      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8382~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N5        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N5        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N5      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N5      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N5      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8381~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N4        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N4        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N4      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N4      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N4      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8380~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N3        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N3        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N3      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N3      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N3      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8379~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N2        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N2        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N2      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N2      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N2      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8378~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N1        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N1        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N1      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N1      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N1      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8377~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 4.841 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376~reg0 ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.183                                                                                                                                                                                                                                          ;
; Data Required Time              ; 14.024                                                                                                                                                                                                                                         ;
; Slack                           ; 4.841                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.059 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.054  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 79         ; 0.000 ; 3.282 ;
;    Cell                ;        ; 4     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.555       ; 90         ; 0.105 ; 3.583 ;
;    Cell                ;        ; 3     ; 0.280       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.219       ; 4          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.986       ; 80         ; 0.000 ; 2.986 ;
;    Cell                ;        ; 4     ; 0.755       ; 20         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                  ;
; 4.129   ; 4.129   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                           ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                               ;
;   0.847 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                     ;
;   4.129 ;   3.282 ; RR ; IC   ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|clk                                                                      ;
;   4.129 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE                                                                          ;
; 9.183   ; 5.054   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                         ;
;   4.348 ;   0.219 ; FF ; uTco ; 16     ; FF_X249_Y168_N34       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena~DUPLICATE|q                                                                        ;
;   5.215 ;   0.867 ; FF ; IC   ; 1      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|datab   ;
;   5.367 ;   0.152 ; FR ; CELL ; 4      ; LABCELL_X221_Y167_N21  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~101|combout ;
;   5.472 ;   0.105 ; RR ; IC   ; 1      ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|datad   ;
;   5.600 ;   0.128 ; RF ; CELL ; 132    ; MLABCELL_X220_Y167_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~111|combout ;
;   9.183 ;   3.583 ; FF ; IC   ; 1      ; EC_X241_Y197_N0        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376|portawe ;
;   9.183 ;   0.000 ; FF ; CELL ; 0      ; EC_X241_Y197_N0        ; EC                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376~reg0    ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                                                ;
; 14.070   ; 4.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                                                     ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                                                   ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                                           ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                                           ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                                        ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                                            ;
;   10.755 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                                                  ;
;   13.741 ;   2.986  ; RR ; IC   ; 1      ; EC_X241_Y197_N0      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376|clk0 ;
;   13.741 ;   0.000  ; RR ; CELL ; 0      ; EC_X241_Y197_N0      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376~reg0 ;
;   14.084 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                                        ;
;   14.070 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                                         ;
; 14.040   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                                              ;
; 14.024   ; -0.016   ;    ; uTsu ; 0      ; EC_X241_Y197_N0      ; EC               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a8376~reg0 ;
+----------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 13.556 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 13.556 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                          ; altera_reserved_tdo                                                                        ; altera_reserved_tck (INVERTED) ; altera_reserved_tck (INVERTED) ; 62.500       ; 0.000      ; 4.226      ; Slow vid2 100C Model            ;
; 20.130 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.323     ; 5.714      ; Slow vid2 100C Model            ;
; 20.162 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.323     ; 5.682      ; Slow vid2 100C Model            ;
; 20.170 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.323     ; 5.674      ; Slow vid2 100C Model            ;
; 20.185 ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.329     ; 5.653      ; Slow vid2 100C Model            ;
; 20.193 ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.329     ; 5.645      ; Slow vid2 100C Model            ;
; 20.273 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.322     ; 5.572      ; Slow vid2 100C Model            ;
; 20.281 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.322     ; 5.564      ; Slow vid2 100C Model            ;
; 20.287 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.322     ; 5.558      ; Slow vid2 100C Model            ;
; 20.295 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.322     ; 5.550      ; Slow vid2 100C Model            ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 13.556 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; To Node                         ; altera_reserved_tdo                                                                        ;
; Launch Clock                    ; altera_reserved_tck (INVERTED)                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                   ;
; Data Arrival Time               ; 35.476                                                                                     ;
; Data Required Time              ; 49.032                                                                                     ;
; Slack                           ; 13.556                                                                                     ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship        ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew                ; 0.000  ;       ;             ;            ;       ;       ;
; Data Delay                ; 4.226  ;       ;             ;            ;       ;       ;
; Number of Logic Levels    ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays           ;        ;       ;             ;            ;       ;       ;
;  Arrival Path             ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                    ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                   ;        ; 1     ; 4.226       ; 100        ; 4.226 ; 4.226 ;
;  Required Path            ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; launch edge time                                                                           ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 35.476   ; 4.226   ;    ;      ;        ;                      ;                    ; data path                                                                                  ;
;   35.476 ;   4.226 ; RR ; uTco ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo                         ;
;   35.476 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input                  ;
;   35.476 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo                        ;
;   35.476 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X15_Y0_N71    ; I/O output buffer  ; altera_reserved_tdo~output|i                                                               ;
;   35.476 ;   0.000 ; RR ; CELL ; 1      ; IOOBUF_X15_Y0_N71    ; I/O output buffer  ; altera_reserved_tdo~output|o                                                               ;
;   35.476 ;   0.000 ; RR ; CELL ; 0      ; PIN_CR62             ; I/O pad            ; altera_reserved_tdo                                                                        ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Data Required Path                                                                      ;
+----------+---------+----+------+--------+----------+--------------+---------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location ; Element Type ; Element             ;
+----------+---------+----+------+--------+----------+--------------+---------------------+
; 93.750   ; 93.750  ;    ;      ;        ;          ;              ; latch edge time     ;
; 93.750   ; 0.000   ;    ;      ;        ;          ;              ; clock path          ;
;   93.750 ;   0.000 ; F  ;      ;        ;          ;              ; clock network delay ;
; 93.720   ; -0.030  ;    ;      ;        ;          ;              ; clock uncertainty   ;
; 49.032   ; -44.688 ; R  ; oExt ; 0      ; PIN_CR62 ; I/O pad      ; altera_reserved_tdo ;
+----------+---------+----+------+--------+----------+--------------+---------------------+



Path #2: Setup slack is 20.130 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff          ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 11.037                                                                                              ;
; Data Required Time              ; 31.167                                                                                              ;
; Slack                           ; 20.130                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.323 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.714  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.160       ; 59         ; 0.000 ; 3.160 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 5.005       ; 88         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 8     ; 0.466       ; 8          ; 0.000 ; 0.165 ;
;    uTco                ;        ; 1     ; 0.243       ; 4          ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                  ;
; 5.323    ; 5.323   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                        ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                    ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                       ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                       ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                            ;
;   5.323  ;   3.160 ; RR ; IC   ; 1      ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                                                           ;
;   5.323  ;   0.000 ; RR ; CELL ; 1      ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                               ;
; 11.037   ; 5.714   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                         ;
;   5.566  ;   0.243 ; RR ; uTco ; 107    ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                                                             ;
;   5.566  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[4]|input                                                                                    ;
;   5.566  ;   0.000 ; RR ; CELL ; 30     ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[4]                                                                                          ;
;   5.974  ;   0.408 ; RR ; IC   ; 1      ; LABCELL_X256_Y163_N15  ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|dataa                ;
;   6.088  ;   0.114 ; RR ; CELL ; 2      ; LABCELL_X256_Y163_N15  ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout              ;
;   6.151  ;   0.063 ; RF ; CELL ; 23     ; LABCELL_X256_Y163_N15  ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_la_lab/laboutt[9] ;
;   6.280  ;   0.129 ; FF ; IC   ; 1      ; LABCELL_X254_Y163_N9   ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|dataa                                                 ;
;   6.445  ;   0.165 ; FF ; CELL ; 1      ; LABCELL_X254_Y163_N9   ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                               ;
;   6.445  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]|input                                                                                       ;
;   6.445  ;   0.000 ; FF ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_2[0]                                                                                             ;
;   6.805  ;   0.360 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|datae                                                                ;
;   6.854  ;   0.049 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|combout                                                              ;
;   6.927  ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|dataf                                                               ;
;   7.002  ;   0.075 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                             ;
;   11.037 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                            ;
;   11.037 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                        ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #3: Setup slack is 20.162 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff          ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 11.005                                                                                              ;
; Data Required Time              ; 31.167                                                                                              ;
; Slack                           ; 20.162                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.323 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.682  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.160       ; 59         ; 0.000 ; 3.160 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 5.124       ; 90         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 8     ; 0.315       ; 6          ; 0.000 ; 0.089 ;
;    uTco                ;        ; 1     ; 0.243       ; 4          ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                  ;
; 5.323    ; 5.323   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                        ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                    ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                       ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                       ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                            ;
;   5.323  ;   3.160 ; RR ; IC   ; 1      ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                                                           ;
;   5.323  ;   0.000 ; RR ; CELL ; 1      ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                               ;
; 11.005   ; 5.682   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                         ;
;   5.566  ;   0.243 ; RR ; uTco ; 107    ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                                                             ;
;   5.566  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[4]|input                                                                                    ;
;   5.566  ;   0.000 ; RR ; CELL ; 30     ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[4]                                                                                          ;
;   6.012  ;   0.446 ; RR ; IC   ; 1      ; MLABCELL_X250_Y164_N45 ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|datae                 ;
;   6.041  ;   0.029 ; RR ; CELL ; 2      ; MLABCELL_X250_Y164_N45 ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout               ;
;   6.115  ;   0.074 ; RF ; CELL ; 21     ; MLABCELL_X250_Y164_N45 ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_ml_mlab/laboutb[9] ;
;   6.252  ;   0.137 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datac                                                  ;
;   6.340  ;   0.088 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                                ;
;   6.340  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                                                                       ;
;   6.340  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                                                             ;
;   6.776  ;   0.436 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|dataf                                                           ;
;   6.811  ;   0.035 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|combout                                                         ;
;   6.881  ;   0.070 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                               ;
;   6.970  ;   0.089 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                             ;
;   11.005 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                            ;
;   11.005 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                        ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #4: Setup slack is 20.170 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff          ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 10.997                                                                                              ;
; Data Required Time              ; 31.167                                                                                              ;
; Slack                           ; 20.170                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.323 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.674  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.160       ; 59         ; 0.000 ; 3.160 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 5.082       ; 90         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 8     ; 0.349       ; 6          ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.243       ; 4          ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                  ;
; 5.323    ; 5.323   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                        ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                    ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                       ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                       ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                               ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                            ;
;   5.323  ;   3.160 ; RR ; IC   ; 1      ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk                                                           ;
;   5.323  ;   0.000 ; RR ; CELL ; 1      ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                                               ;
; 10.997   ; 5.674   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                         ;
;   5.566  ;   0.243 ; RR ; uTco ; 107    ; FF_X250_Y161_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                                                             ;
;   5.566  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[4]|input                                                                                    ;
;   5.566  ;   0.000 ; RR ; CELL ; 30     ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[4]                                                                                          ;
;   6.012  ;   0.446 ; RR ; IC   ; 1      ; MLABCELL_X250_Y164_N45 ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|datae                 ;
;   6.041  ;   0.029 ; RR ; CELL ; 2      ; MLABCELL_X250_Y164_N45 ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout               ;
;   6.115  ;   0.074 ; RF ; CELL ; 21     ; MLABCELL_X250_Y164_N45 ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~cw_ml_mlab/laboutb[9] ;
;   6.252  ;   0.137 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datac                                                  ;
;   6.340  ;   0.088 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                                ;
;   6.340  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                                                                       ;
;   6.340  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                                                             ;
;   6.731  ;   0.391 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|dataf                                                                ;
;   6.814  ;   0.083 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|combout                                                              ;
;   6.887  ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|dataf                                                               ;
;   6.962  ;   0.075 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                             ;
;   10.997 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                            ;
;   10.997 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                        ;
+----------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #5: Setup slack is 20.185 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                          ;
; Launch Clock                    ; altera_reserved_tck                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                            ;
; Data Arrival Time               ; 10.982                                                                                                              ;
; Data Required Time              ; 31.167                                                                                                              ;
; Slack                           ; 20.185                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.329 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.653  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.166       ; 59         ; 0.000 ; 3.166 ;
;    Cell                ;        ; 5     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 5.121       ; 91         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 6     ; 0.291       ; 5          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.241       ; 4          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                         ;
; 5.329    ; 5.329   ;    ;      ;        ;                        ;                    ; clock path                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   2.163  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                           ;
;   2.163  ;   0.000 ; RR ; CELL ; 249    ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                 ;
;   5.329  ;   3.166 ; RR ; IC   ; 1      ; FF_X255_Y168_N2        ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|clk  ;
;   5.329  ;   0.000 ; RR ; CELL ; 1      ; FF_X255_Y168_N2        ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]      ;
; 10.982   ; 5.653   ;    ;      ;        ;                        ;                    ; data path                                                                                                                ;
;   5.570  ;   0.241 ; FF ; uTco ; 1      ; FF_X255_Y168_N2        ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|q    ;
;   5.897  ;   0.327 ; FF ; IC   ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|dataf   ;
;   6.017  ;   0.120 ; FF ; CELL ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.270  ;   0.253 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   6.317  ;   0.047 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   6.317  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                              ;
;   6.317  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                    ;
;   6.753  ;   0.436 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|dataf                  ;
;   6.788  ;   0.035 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|combout                ;
;   6.858  ;   0.070 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                      ;
;   6.947  ;   0.089 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                    ;
;   10.982 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                   ;
;   10.982 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                               ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #6: Setup slack is 20.193 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                          ;
; Launch Clock                    ; altera_reserved_tck                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                            ;
; Data Arrival Time               ; 10.974                                                                                                              ;
; Data Required Time              ; 31.167                                                                                                              ;
; Slack                           ; 20.193                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.329 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.645  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.166       ; 59         ; 0.000 ; 3.166 ;
;    Cell                ;        ; 5     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 5.079       ; 90         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 6     ; 0.325       ; 6          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.241       ; 4          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                         ;
; 5.329    ; 5.329   ;    ;      ;        ;                        ;                    ; clock path                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   2.163  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                           ;
;   2.163  ;   0.000 ; RR ; CELL ; 249    ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                 ;
;   5.329  ;   3.166 ; RR ; IC   ; 1      ; FF_X255_Y168_N2        ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|clk  ;
;   5.329  ;   0.000 ; RR ; CELL ; 1      ; FF_X255_Y168_N2        ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]      ;
; 10.974   ; 5.645   ;    ;      ;        ;                        ;                    ; data path                                                                                                                ;
;   5.570  ;   0.241 ; FF ; uTco ; 1      ; FF_X255_Y168_N2        ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]|q    ;
;   5.897  ;   0.327 ; FF ; IC   ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|dataf   ;
;   6.017  ;   0.120 ; FF ; CELL ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.270  ;   0.253 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   6.317  ;   0.047 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   6.317  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                              ;
;   6.317  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                    ;
;   6.708  ;   0.391 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|dataf                       ;
;   6.791  ;   0.083 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|combout                     ;
;   6.864  ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|dataf                      ;
;   6.939  ;   0.075 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                    ;
;   10.974 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                   ;
;   10.974 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                               ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #7: Setup slack is 20.273 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.894                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.273                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.322 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.572  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.159       ; 59         ; 0.000 ; 3.159 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 5.098       ; 91         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 7     ; 0.245       ; 4          ; 0.000 ; 0.089 ;
;    uTco                ;        ; 1     ; 0.229       ; 4          ; 0.229 ; 0.229 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                         ;
; 5.322    ; 5.322   ;    ;      ;        ;                        ;                    ; clock path                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   5.322  ;   3.159 ; RR ; IC   ; 1      ; FF_X253_Y164_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]|clk                        ;
;   5.322  ;   0.000 ; RR ; CELL ; 1      ; FF_X253_Y164_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]                            ;
; 10.894   ; 5.572   ;    ;      ;        ;                        ;                    ; data path                                                                                                                ;
;   5.551  ;   0.229 ; FF ; uTco ; 2      ; FF_X253_Y164_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]|q                          ;
;   5.551  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[23]|input                                          ;
;   5.551  ;   0.000 ; FF ; CELL ; 8      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[23]                                                ;
;   5.855  ;   0.304 ; FF ; IC   ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|datah   ;
;   5.929  ;   0.074 ; FF ; CELL ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.182  ;   0.253 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   6.229  ;   0.047 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   6.229  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                              ;
;   6.229  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                    ;
;   6.665  ;   0.436 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|dataf                  ;
;   6.700  ;   0.035 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|combout                ;
;   6.770  ;   0.070 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                      ;
;   6.859  ;   0.089 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                    ;
;   10.894 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                   ;
;   10.894 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                               ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #8: Setup slack is 20.281 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.886                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.281                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.322 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.564  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.159       ; 59         ; 0.000 ; 3.159 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 5.056       ; 91         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 7     ; 0.279       ; 5          ; 0.000 ; 0.083 ;
;    uTco                ;        ; 1     ; 0.229       ; 4          ; 0.229 ; 0.229 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                         ;
; 5.322    ; 5.322   ;    ;      ;        ;                        ;                    ; clock path                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   5.322  ;   3.159 ; RR ; IC   ; 1      ; FF_X253_Y164_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]|clk                        ;
;   5.322  ;   0.000 ; RR ; CELL ; 1      ; FF_X253_Y164_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]                            ;
; 10.886   ; 5.564   ;    ;      ;        ;                        ;                    ; data path                                                                                                                ;
;   5.551  ;   0.229 ; FF ; uTco ; 2      ; FF_X253_Y164_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][0]|q                          ;
;   5.551  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[23]|input                                          ;
;   5.551  ;   0.000 ; FF ; CELL ; 8      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[23]                                                ;
;   5.855  ;   0.304 ; FF ; IC   ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|datah   ;
;   5.929  ;   0.074 ; FF ; CELL ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.182  ;   0.253 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   6.229  ;   0.047 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   6.229  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                              ;
;   6.229  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                    ;
;   6.620  ;   0.391 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|dataf                       ;
;   6.703  ;   0.083 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|combout                     ;
;   6.776  ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|dataf                      ;
;   6.851  ;   0.075 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                    ;
;   10.886 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                   ;
;   10.886 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                               ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #9: Setup slack is 20.287 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.880                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.287                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.322 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.558  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.159       ; 59         ; 0.000 ; 3.159 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 5.008       ; 90         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 7     ; 0.323       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.227       ; 4          ; 0.227 ; 0.227 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                         ;
; 5.322    ; 5.322   ;    ;      ;        ;                        ;                    ; clock path                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   5.322  ;   3.159 ; RR ; IC   ; 1      ; FF_X253_Y164_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]|clk                        ;
;   5.322  ;   0.000 ; RR ; CELL ; 1      ; FF_X253_Y164_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]                            ;
; 10.880   ; 5.558   ;    ;      ;        ;                        ;                    ; data path                                                                                                                ;
;   5.549  ;   0.227 ; FF ; uTco ; 2      ; FF_X253_Y164_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]|q                          ;
;   5.549  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[24]|input                                          ;
;   5.549  ;   0.000 ; FF ; CELL ; 8      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[24]                                                ;
;   5.763  ;   0.214 ; FF ; IC   ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|datab   ;
;   5.915  ;   0.152 ; FF ; CELL ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.168  ;   0.253 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   6.215  ;   0.047 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   6.215  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                              ;
;   6.215  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                    ;
;   6.651  ;   0.436 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|dataf                  ;
;   6.686  ;   0.035 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~1xsyn|combout                ;
;   6.756  ;   0.070 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                      ;
;   6.845  ;   0.089 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                    ;
;   10.880 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                   ;
;   10.880 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                               ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #10: Setup slack is 20.295 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.872                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.295                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.322 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.550  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.159       ; 59         ; 0.000 ; 3.159 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 4.966       ; 89         ; 0.000 ; 4.035 ;
;    Cell                ;        ; 7     ; 0.357       ; 6          ; 0.000 ; 0.152 ;
;    uTco                ;        ; 1     ; 0.227       ; 4          ; 0.227 ; 0.227 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                         ;
; 5.322    ; 5.322   ;    ;      ;        ;                        ;                    ; clock path                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   5.322  ;   3.159 ; RR ; IC   ; 1      ; FF_X253_Y164_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]|clk                        ;
;   5.322  ;   0.000 ; RR ; CELL ; 1      ; FF_X253_Y164_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]                            ;
; 10.872   ; 5.550   ;    ;      ;        ;                        ;                    ; data path                                                                                                                ;
;   5.549  ;   0.227 ; FF ; uTco ; 2      ; FF_X253_Y164_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[4][1]|q                          ;
;   5.549  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[24]|input                                          ;
;   5.549  ;   0.000 ; FF ; CELL ; 8      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[24]                                                ;
;   5.763  ;   0.214 ; FF ; IC   ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|datab   ;
;   5.915  ;   0.152 ; FF ; CELL ; 1      ; LABCELL_X254_Y164_N51  ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0xsyn|combout ;
;   6.168  ;   0.253 ; FF ; IC   ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae         ;
;   6.215  ;   0.047 ; FF ; CELL ; 1      ; LABCELL_X251_Y164_N3   ; Combinational cell ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout       ;
;   6.215  ;   0.000 ; FF ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]|input                                              ;
;   6.215  ;   0.000 ; FF ; CELL ; 2      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_3[0]                                                    ;
;   6.606  ;   0.391 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|dataf                       ;
;   6.689  ;   0.083 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N33 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|Mux_20~0xsyn|combout                     ;
;   6.762  ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|dataf                      ;
;   6.837  ;   0.075 ; FF ; CELL ; 1      ; MLABCELL_X244_Y162_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                    ;
;   10.872 ;   4.035 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                   ;
;   10.872 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                               ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.003 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.003 ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg                                                                           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.136      ; 0.872      ; Fast vid2 100C Model            ;
; 0.003 ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_translator|av_readdata_pre[16]                                                                                  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg                                                                           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.118      ; 0.836      ; Fast vid2 100C Model            ;
; 0.005 ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]                                                                                       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg                                                                           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.140      ; 0.865      ; Fast vid2 100C Model            ;
; 0.007 ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[34]                                                                                          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg                                                                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.154      ; 0.805      ; Fast vid2 100C Model            ;
; 0.008 ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[104]                                                                                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg                                                                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.165      ; 0.779      ; Fast vid2 100C Model            ;
; 0.008 ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[117]                                                                                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg                                                                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.168      ; 0.779      ; Fast vid2 100C Model            ;
; 0.011 ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[60]                                                                                          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg                                                                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.148      ; 0.764      ; Fast vid2 100C Model            ;
; 0.011 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32] ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.138      ; 0.226      ; Fast vid2 100C Model            ;
; 0.012 ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[14]                                                                                          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg                                                                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.154      ; 0.809      ; Fast vid2 100C Model            ;
; 0.013 ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[61]                                                                                          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg                                                                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.148      ; 0.791      ; Fast vid2 100C Model            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.003 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][0]                                                            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 3.806                                                                                                                                     ;
; Data Required Time              ; 3.803                                                                                                                                     ;
; Slack                           ; 0.003                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.136 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.872 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.366       ; 81         ; 0.000 ; 2.366 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.635       ; 73         ; 0.200 ; 0.435 ;
;    Cell                ;       ; 2     ; 0.092       ; 11         ; 0.000 ; 0.092 ;
;    uTco                ;       ; 1     ; 0.145       ; 17         ; 0.145 ; 0.145 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.703       ; 81         ; 0.000 ; 2.703 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                          ;
; 2.934   ; 2.934   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                      ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                      ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                   ;
;   2.934 ;   2.366 ; RR ; IC   ; 1      ; FF_X302_Y206_N23       ; ALM Register       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][0]|clk                                                        ;
;   2.934 ;   0.000 ; RR ; CELL ; 1      ; FF_X302_Y206_N23       ; ALM Register       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][0]                                                            ;
; 3.806   ; 0.872   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                 ;
;   3.079 ;   0.145 ; RR ; uTco ; 1      ; FF_X302_Y206_N23       ; ALM Register       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][0]|q                                                          ;
;   3.279 ;   0.200 ; RR ; IC   ; 1      ; MLABCELL_X302_Y206_N15 ; Combinational cell ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|internal_out_payload[0]~0|datab                                      ;
;   3.371 ;   0.092 ; RR ; CELL ; 1      ; MLABCELL_X302_Y206_N15 ; Combinational cell ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|internal_out_payload[0]~0|combout                                    ;
;   3.806 ;   0.435 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_r_data[0]                                        ;
;   3.806 ;   0.000 ; RR ; CELL ; 86     ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                           ;
; 3.070   ; 3.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                      ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                      ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                   ;
;   3.325 ;   2.703  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_clk                                              ;
;   3.325 ;   0.000  ; RR ; CELL ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
;   3.077 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                   ;
;   3.070 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                    ;
; 3.070   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                         ;
; 3.803   ; 0.733    ;    ; uTh  ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.003 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_translator|av_readdata_pre[16]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 3.788                                                                                                                                     ;
; Data Required Time              ; 3.785                                                                                                                                     ;
; Slack                           ; 0.003                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.118 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.836 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.384       ; 81         ; 0.000 ; 2.384 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.599       ; 72         ; 0.139 ; 0.460 ;
;    Cell                ;       ; 2     ; 0.100       ; 12         ; 0.000 ; 0.100 ;
;    uTco                ;       ; 1     ; 0.137       ; 16         ; 0.137 ; 0.137 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.703       ; 81         ; 0.000 ; 2.703 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                          ;
; 2.952   ; 2.952   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|i                                                                                                                      ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input|o                                                                                                                      ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                   ;
;   2.952 ;   2.384 ; RR ; IC   ; 1      ; FF_X296_Y206_N7        ; ALM Register       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_translator|av_readdata_pre[16]|clk                                                    ;
;   2.952 ;   0.000 ; RR ; CELL ; 1      ; FF_X296_Y206_N7        ; ALM Register       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_translator|av_readdata_pre[16]                                                        ;
; 3.788   ; 0.836   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                 ;
;   3.089 ;   0.137 ; RR ; uTco ; 2      ; FF_X296_Y206_N7        ; ALM Register       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_translator|av_readdata_pre[16]|q                                                      ;
;   3.228 ;   0.139 ; RR ; IC   ; 1      ; MLABCELL_X296_Y206_N42 ; Combinational cell ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|internal_out_payload[0]~16|dataa                                     ;
;   3.328 ;   0.100 ; RR ; CELL ; 1      ; MLABCELL_X296_Y206_N42 ; Combinational cell ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|internal_out_payload[0]~16|combout                                   ;
;   3.788 ;   0.460 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_r_data[16]                                       ;
;   3.788 ;   0.000 ; RR ; CELL ; 86     ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                           ;
; 3.070   ; 3.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                      ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                      ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                   ;
;   3.325 ;   2.703  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_clk                                              ;
;   3.325 ;   0.000  ; RR ; CELL ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
;   3.077 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                   ;
;   3.070 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                    ;
; 3.070   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                         ;
; 3.785   ; 0.715    ;    ; uTh  ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.005 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]                                                             ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 3.795                                                                                                                                     ;
; Data Required Time              ; 3.790                                                                                                                                     ;
; Slack                           ; 0.005                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.140 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.865 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.362       ; 81         ; 0.000 ; 2.362 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.730       ; 84         ; 0.730 ; 0.730 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.135       ; 16         ; 0.135 ; 0.135 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.703       ; 81         ; 0.000 ; 2.703 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                          ;
; 2.930   ; 2.930   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                      ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                      ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                   ;
;   2.930 ;   2.362 ; RR ; IC   ; 1      ; FF_X305_Y205_N28     ; ALM Register     ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]|clk                                                         ;
;   2.930 ;   0.000 ; RR ; CELL ; 1      ; FF_X305_Y205_N28     ; ALM Register     ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]                                                             ;
; 3.795   ; 0.865   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                 ;
;   3.065 ;   0.135 ; RR ; uTco ; 2      ; FF_X305_Y205_N28     ; ALM Register     ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]|q                                                           ;
;   3.795 ;   0.730 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_r_id[0]                                          ;
;   3.795 ;   0.000 ; RR ; CELL ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                           ;
; 3.070   ; 3.070    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                      ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                      ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                   ;
;   3.325 ;   2.703  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_clk                                              ;
;   3.325 ;   0.000  ; RR ; CELL ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
;   3.077 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                   ;
;   3.070 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                    ;
; 3.070   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                         ;
; 3.790   ; 0.720    ;    ; uTh  ; 86     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.007 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[34]                                                                 ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 3.746                                                                                                                                      ;
; Data Required Time              ; 3.739                                                                                                                                      ;
; Slack                           ; 0.007                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.154 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.805 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.373       ; 81         ; 0.000 ; 2.373 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.667       ; 83         ; 0.667 ; 0.667 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 17         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.728       ; 81         ; 0.000 ; 2.728 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                           ;
; 2.941   ; 2.941   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   2.941 ;   2.373 ; RR ; IC   ; 1      ; FF_X312_Y205_N31     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[34]|clk                                                             ;
;   2.941 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N31     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[34]                                                                 ;
; 3.746   ; 0.805   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                  ;
;   3.079 ;   0.138 ; RR ; uTco ; 1      ; FF_X312_Y205_N31     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[34]|q                                                               ;
;   3.746 ;   0.667 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_r_data[34]                                          ;
;   3.746 ;   0.000 ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 3.095   ; 3.095    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   3.350 ;   2.728  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   3.350 ;   0.000  ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   3.102 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   3.095 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 3.095   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 3.739   ; 0.644    ;    ; uTh  ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.008 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[104]                                                                ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 3.709                                                                                                                                      ;
; Data Required Time              ; 3.701                                                                                                                                      ;
; Slack                           ; 0.008                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.165 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.779 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.362       ; 81         ; 0.000 ; 2.362 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.643       ; 83         ; 0.643 ; 0.643 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 17         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.728       ; 81         ; 0.000 ; 2.728 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                           ;
; 2.930   ; 2.930   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   2.930 ;   2.362 ; RR ; IC   ; 1      ; FF_X310_Y206_N1      ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[104]|clk                                                            ;
;   2.930 ;   0.000 ; RR ; CELL ; 1      ; FF_X310_Y206_N1      ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[104]                                                                ;
; 3.709   ; 0.779   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                  ;
;   3.066 ;   0.136 ; RR ; uTco ; 1      ; FF_X310_Y206_N1      ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[104]|q                                                              ;
;   3.709 ;   0.643 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_r_data[104]                                         ;
;   3.709 ;   0.000 ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 3.095   ; 3.095    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   3.350 ;   2.728  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   3.350 ;   0.000  ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   3.102 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   3.095 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 3.095   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 3.701   ; 0.606    ;    ; uTh  ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.008 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[117]                                                                ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 3.706                                                                                                                                      ;
; Data Required Time              ; 3.698                                                                                                                                      ;
; Slack                           ; 0.008                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.168 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.779 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.359       ; 81         ; 0.000 ; 2.359 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.641       ; 82         ; 0.641 ; 0.641 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 18         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.728       ; 81         ; 0.000 ; 2.728 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                           ;
; 2.927   ; 2.927   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   2.927 ;   2.359 ; RR ; IC   ; 1      ; FF_X309_Y203_N25     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[117]|clk                                                            ;
;   2.927 ;   0.000 ; RR ; CELL ; 1      ; FF_X309_Y203_N25     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[117]                                                                ;
; 3.706   ; 0.779   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                  ;
;   3.065 ;   0.138 ; RR ; uTco ; 1      ; FF_X309_Y203_N25     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[117]|q                                                              ;
;   3.706 ;   0.641 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_r_data[117]                                         ;
;   3.706 ;   0.000 ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 3.095   ; 3.095    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   3.350 ;   2.728  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   3.350 ;   0.000  ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   3.102 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   3.095 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 3.095   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 3.698   ; 0.603    ;    ; uTh  ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.011 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[60]                                                                 ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 3.711                                                                                                                                      ;
; Data Required Time              ; 3.700                                                                                                                                      ;
; Slack                           ; 0.011                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.148 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.764 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.379       ; 81         ; 0.000 ; 2.379 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.618       ; 81         ; 0.618 ; 0.618 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.146       ; 19         ; 0.146 ; 0.146 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.728       ; 81         ; 0.000 ; 2.728 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                           ;
; 2.947   ; 2.947   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   2.947 ;   2.379 ; RR ; IC   ; 1      ; FF_X314_Y206_N35     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[60]|clk                                                             ;
;   2.947 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N35     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[60]                                                                 ;
; 3.711   ; 0.764   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                  ;
;   3.093 ;   0.146 ; RR ; uTco ; 1      ; FF_X314_Y206_N35     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[60]|q                                                               ;
;   3.711 ;   0.618 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_r_data[60]                                          ;
;   3.711 ;   0.000 ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 3.095   ; 3.095    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   3.350 ;   2.728  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   3.350 ;   0.000  ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   3.102 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   3.095 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 3.095   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 3.700   ; 0.605    ;    ; uTh  ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.011 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14]                                                 ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32] ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                            ;
; Data Arrival Time               ; 3.189                                                                                                                                                                                                               ;
; Data Required Time              ; 3.178                                                                                                                                                                                                               ;
; Slack                           ; 0.011                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.138 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.226 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.395       ; 81         ; 0.000 ; 2.395 ;
;    Cell                ;       ; 4     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 36         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.144       ; 64         ; 0.144 ; 0.144 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.637       ; 81         ; 0.000 ; 2.637 ;
;    Cell                ;       ; 4     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                                      ;
; 2.963   ; 2.963   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                  ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                  ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                               ;
;   0.568 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                   ;
;   0.568 ;   0.000 ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                         ;
;   2.963 ;   2.395 ; RR ; IC   ; 1      ; FF_X239_Y167_N29     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14]|clk                                               ;
;   2.963 ;   0.000 ; RR ; CELL ; 1      ; FF_X239_Y167_N29     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14]                                                   ;
; 3.189   ; 0.226   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                             ;
;   3.107 ;   0.144 ; RR ; uTco ; 1      ; FF_X239_Y167_N29     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14]|q                                                 ;
;   3.189 ;   0.082 ; RR ; IC   ; 1      ; FF_X239_Y166_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32]|d ;
;   3.189 ;   0.000 ; RR ; CELL ; 1      ; FF_X239_Y166_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32]   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                         ;
; 3.101   ; 3.101    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                                                                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                                                                                                    ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                                 ;
;   0.622 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                                     ;
;   0.622 ;   0.000  ; RR ; CELL ; 10023  ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                           ;
;   3.259 ;   2.637  ; RR ; IC   ; 1      ; FF_X239_Y166_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32]|clk ;
;   3.259 ;   0.000  ; RR ; CELL ; 1      ; FF_X239_Y166_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32]     ;
;   3.121 ;   -0.138 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                                 ;
;   3.101 ;   -0.020 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                                  ;
; 3.101   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                                       ;
; 3.178   ; 0.077    ;    ; uTh  ; 1      ; FF_X239_Y166_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|cells[0][32]     ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.012 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[14]                                                                 ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 3.750                                                                                                                                      ;
; Data Required Time              ; 3.738                                                                                                                                      ;
; Slack                           ; 0.012                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.154 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.809 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.373       ; 81         ; 0.000 ; 2.373 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.671       ; 83         ; 0.671 ; 0.671 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 17         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.728       ; 81         ; 0.000 ; 2.728 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                           ;
; 2.941   ; 2.941   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   2.941 ;   2.373 ; RR ; IC   ; 1      ; FF_X312_Y205_N10     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[14]|clk                                                             ;
;   2.941 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N10     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[14]                                                                 ;
; 3.750   ; 0.809   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                  ;
;   3.079 ;   0.138 ; RR ; uTco ; 1      ; FF_X312_Y205_N10     ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[14]|q                                                               ;
;   3.750 ;   0.671 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_r_data[14]                                          ;
;   3.750 ;   0.000 ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 3.095   ; 3.095    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   3.350 ;   2.728  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   3.350 ;   0.000  ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   3.102 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   3.095 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 3.095   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 3.738   ; 0.643    ;    ; uTh  ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.013 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[61]                                                                 ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 3.738                                                                                                                                      ;
; Data Required Time              ; 3.725                                                                                                                                      ;
; Slack                           ; 0.013                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.148 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.791 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.379       ; 81         ; 0.000 ; 2.379 ;
;    Cell                ;       ; 3     ; 0.568       ; 19         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.648       ; 82         ; 0.648 ; 0.648 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.143       ; 18         ; 0.143 ; 0.143 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.728       ; 81         ; 0.000 ; 2.728 ;
;    Cell                ;       ; 3     ; 0.622       ; 19         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                           ;
; 2.947   ; 2.947   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.568 ;   0.403 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   2.947 ;   2.379 ; RR ; IC   ; 1      ; FF_X315_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[61]|clk                                                             ;
;   2.947 ;   0.000 ; RR ; CELL ; 1      ; FF_X315_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[61]                                                                 ;
; 3.738   ; 0.791   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                  ;
;   3.090 ;   0.143 ; RR ; uTco ; 1      ; FF_X315_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[61]|q                                                               ;
;   3.738 ;   0.648 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_r_data[61]                                          ;
;   3.738 ;   0.000 ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 3.095   ; 3.095    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                                                       ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                                                       ;
;   0.622 ;   0.457  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                    ;
;   3.350 ;   2.728  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   3.350 ;   0.000  ; RR ; CELL ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   3.102 ;   -0.248 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   3.095 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 3.095   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 3.725   ; 0.630    ;    ; uTh  ; 240    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.050 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.050 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.205      ; Fast vid2a 0C Model             ;
; 0.057 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.212      ; Fast vid2a 0C Model             ;
; 0.057 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.206      ; Fast vid2a 0C Model             ;
; 0.059 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.231      ; Fast vid2a 0C Model             ;
; 0.060 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.231      ; Fast vid2a 0C Model             ;
; 0.068 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.216      ; Fast vid2a 0C Model             ;
; 0.069 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.200      ; Fast vid2a 0C Model             ;
; 0.077 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]                                             ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.229      ; Fast vid2a 0C Model             ;
; 0.088 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.182      ; Fast vid2a 0C Model             ;
; 0.088 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[7] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.182      ; Fast vid2a 0C Model             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.050 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.056                                                                                                                     ;
; Data Required Time              ; 3.006                                                                                                                     ;
; Slack                           ; 0.050                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.205 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.076       ; 37         ; 0.076 ; 0.076 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.129       ; 63         ; 0.129 ; 0.129 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                            ;
; 2.851   ; 2.851   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                          ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                      ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                              ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                    ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]|clk  ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]      ;
; 3.056   ; 0.205   ;    ;      ;        ;                      ;                    ; data path                                                                                                                   ;
;   2.980 ;   0.129 ; RR ; uTco ; 2      ; FF_X265_Y167_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]|q    ;
;   3.056 ;   0.076 ; RR ; IC   ; 1      ; FF_X265_Y166_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]|d ;
;   3.056 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 3.006   ; 0.077    ;    ; uTh  ; 1      ; FF_X265_Y166_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.057 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.063                                                                                                                     ;
; Data Required Time              ; 3.006                                                                                                                     ;
; Slack                           ; 0.057                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.212 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 39         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 61         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                            ;
; 2.851   ; 2.851   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                          ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                      ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                              ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                    ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]|clk  ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]      ;
; 3.063   ; 0.212   ;    ;      ;        ;                      ;                    ; data path                                                                                                                   ;
;   2.981 ;   0.130 ; RR ; uTco ; 2      ; FF_X265_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]|q    ;
;   3.063 ;   0.082 ; RR ; IC   ; 1      ; FF_X265_Y166_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]|d ;
;   3.063 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 3.006   ; 0.077    ;    ; uTh  ; 1      ; FF_X265_Y166_N55     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.057 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.057                                                                                                                     ;
; Data Required Time              ; 3.000                                                                                                                     ;
; Slack                           ; 0.057                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.206 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 37         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.129       ; 63         ; 0.129 ; 0.129 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                            ;
; 2.851   ; 2.851   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                          ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                      ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                              ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                    ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]|clk  ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]      ;
; 3.057   ; 0.206   ;    ;      ;        ;                      ;                    ; data path                                                                                                                   ;
;   2.980 ;   0.129 ; RR ; uTco ; 2      ; FF_X265_Y167_N49     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]|q    ;
;   3.057 ;   0.077 ; RR ; IC   ; 1      ; FF_X265_Y166_N58     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]|d ;
;   3.057 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N58     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N58     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N58     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 3.000   ; 0.071    ;    ; uTh  ; 1      ; FF_X265_Y166_N58     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.059 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]              ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.082                                                                                                                               ;
; Data Required Time              ; 3.023                                                                                                                               ;
; Slack                           ; 0.059                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.231 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 35         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 3     ; 0.020       ; 9          ; 0.000 ; 0.020 ;
;    uTco                ;       ; 1     ; 0.131       ; 57         ; 0.131 ; 0.131 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                      ;
; 2.851   ; 2.851   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                    ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                        ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                              ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N16       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|clk            ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N16       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]                ;
; 3.082   ; 0.231   ;    ;      ;        ;                        ;                    ; data path                                                                                                                             ;
;   2.982 ;   0.131 ; RR ; uTco ; 2      ; FF_X265_Y167_N16       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|q              ;
;   3.062 ;   0.080 ; RR ; IC   ; 1      ; MLABCELL_X265_Y166_N18 ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|i34~7|datae          ;
;   3.082 ;   0.020 ; RR ; CELL ; 2      ; MLABCELL_X265_Y166_N18 ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|i34~7|combout        ;
;   3.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N19       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE|d ;
;   3.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N19       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE   ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                         ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                             ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                      ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                  ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                          ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N19     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N19     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                 ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                  ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                       ;
; 3.023   ; 0.094    ;    ; uTh  ; 1      ; FF_X265_Y166_N19     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.060 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.082                                                                                                                     ;
; Data Required Time              ; 3.022                                                                                                                     ;
; Slack                           ; 0.060                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.231 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.080       ; 35         ; 0.080 ; 0.080 ;
;    Cell                ;       ; 3     ; 0.020       ; 9          ; 0.000 ; 0.020 ;
;    uTco                ;       ; 1     ; 0.131       ; 57         ; 0.131 ; 0.131 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                               ;
; 2.851   ; 2.851   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                      ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                             ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                         ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                 ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                       ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N16       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|clk     ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N16       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]         ;
; 3.082   ; 0.231   ;    ;      ;        ;                        ;                    ; data path                                                                                                                      ;
;   2.982 ;   0.131 ; RR ; uTco ; 2      ; FF_X265_Y167_N16       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|q       ;
;   3.062 ;   0.080 ; RR ; IC   ; 1      ; MLABCELL_X265_Y166_N18 ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|i34~7|datae   ;
;   3.082 ;   0.020 ; RR ; CELL ; 2      ; MLABCELL_X265_Y166_N18 ; Combinational cell ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|i34~7|combout ;
;   3.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N20       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]|d    ;
;   3.082 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N20       ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]      ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N20     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N20     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 3.022   ; 0.093    ;    ; uTh  ; 1      ; FF_X265_Y166_N20     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.068 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.067                                                                                                                     ;
; Data Required Time              ; 2.999                                                                                                                     ;
; Slack                           ; 0.068                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.216 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.085       ; 39         ; 0.085 ; 0.085 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.131       ; 61         ; 0.131 ; 0.131 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                            ;
; 2.851   ; 2.851   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                          ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                      ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                              ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                    ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N16     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|clk  ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N16     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]      ;
; 3.067   ; 0.216   ;    ;      ;        ;                      ;                    ; data path                                                                                                                   ;
;   2.982 ;   0.131 ; RR ; uTco ; 2      ; FF_X265_Y167_N16     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]|q    ;
;   3.067 ;   0.085 ; RR ; IC   ; 1      ; FF_X265_Y166_N56     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]|d ;
;   3.067 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N56     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N56     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N56     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 2.999   ; 0.070    ;    ; uTh  ; 1      ; FF_X265_Y166_N56     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.069 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.051                                                                                                                     ;
; Data Required Time              ; 2.982                                                                                                                     ;
; Slack                           ; 0.069                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.200 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.070       ; 35         ; 0.070 ; 0.070 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 65         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                            ;
; 2.851   ; 2.851   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                          ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                      ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                              ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                    ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clk  ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]      ;
; 3.051   ; 0.200   ;    ;      ;        ;                      ;                    ; data path                                                                                                                   ;
;   2.981 ;   0.130 ; RR ; uTco ; 2      ; FF_X265_Y167_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|q    ;
;   3.051 ;   0.070 ; RR ; IC   ; 1      ; FF_X265_Y166_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]|d ;
;   3.051 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 2.982   ; 0.053    ;    ; uTh  ; 1      ; FF_X265_Y166_N37     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.077 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]    ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 3.080                                                                                                                     ;
; Data Required Time              ; 3.003                                                                                                                     ;
; Slack                           ; 0.077                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.229 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.785       ; 63         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 43         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.131       ; 57         ; 0.131 ; 0.131 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                            ;
; 2.851   ; 2.851   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                          ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                      ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                              ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                    ;
;   2.851 ;   1.785 ; RR ; IC   ; 1      ; FF_X265_Y167_N10     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]|clk  ;
;   2.851 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y167_N10     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]      ;
; 3.080   ; 0.229   ;    ;      ;        ;                      ;                    ; data path                                                                                                                   ;
;   2.982 ;   0.131 ; RR ; uTco ; 2      ; FF_X265_Y167_N10     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]|q    ;
;   3.080 ;   0.098 ; RR ; IC   ; 1      ; FF_X265_Y166_N47     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]|d ;
;   3.080 ;   0.000 ; RR ; CELL ; 1      ; FF_X265_Y166_N47     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                               ;
; 2.929   ; 2.929    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                   ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                      ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X265_Y166_N47     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X265_Y166_N47     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]     ;
;   2.920 ;   -0.285 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                       ;
;   2.929 ;   0.009  ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                        ;
; 2.929   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                             ;
; 3.003   ; 0.074    ;    ; uTh  ; 1      ; FF_X265_Y166_N47     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.088 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                           ;
; Data Arrival Time               ; 3.024                                                                                                                                                              ;
; Data Required Time              ; 2.936                                                                                                                                                              ;
; Slack                           ; 0.088                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.182 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.776       ; 62         ; 0.000 ; 1.776 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.037       ; 20         ; 0.037 ; 0.037 ;
;    Cell                ;       ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;       ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.974       ; 62         ; 0.000 ; 1.974 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                         ;
; 2.842   ; 2.842   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   2.842 ;   1.776 ; RR ; IC   ; 1      ; FF_X245_Y165_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]|clk   ;
;   2.842 ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y165_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]       ;
; 3.024   ; 0.182   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                ;
;   2.970 ;   0.128 ; RR ; uTco ; 1      ; FF_X245_Y165_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]|q     ;
;   3.007 ;   0.037 ; RR ; IC   ; 1      ; LABCELL_X245_Y165_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|rtl~10|datae   ;
;   3.024 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X245_Y165_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|rtl~10|combout ;
;   3.024 ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y165_N38      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]|d     ;
;   3.024 ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y165_N38      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]       ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                        ;
; 2.842   ; 2.842    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                     ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                 ;
;   3.195 ;   1.974  ; RR ; IC   ; 1      ; FF_X245_Y165_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]|clk ;
;   3.195 ;   0.000  ; RR ; CELL ; 1      ; FF_X245_Y165_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]     ;
;   2.842 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                ;
; 2.842   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                      ;
; 2.936   ; 0.094    ;    ; uTh  ; 1      ; FF_X245_Y165_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]     ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.088 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[7] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                           ;
; Data Arrival Time               ; 3.025                                                                                                                                                              ;
; Data Required Time              ; 2.937                                                                                                                                                              ;
; Slack                           ; 0.088                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.182 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.777       ; 63         ; 0.000 ; 1.777 ;
;    Cell                ;       ; 4     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.037       ; 20         ; 0.037 ; 0.037 ;
;    Cell                ;       ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;       ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.975       ; 62         ; 0.000 ; 1.975 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                       ;
; 2.843   ; 2.843   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                     ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                 ;
;   2.843 ;   1.777 ; RR ; IC   ; 1      ; FF_X243_Y161_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[7]|clk ;
;   2.843 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y161_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[7]     ;
; 3.025   ; 0.182   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                              ;
;   2.971 ;   0.128 ; RR ; uTco ; 1      ; FF_X243_Y161_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[7]|q   ;
;   3.008 ;   0.037 ; RR ; IC   ; 1      ; LABCELL_X243_Y161_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i487~7|datae                 ;
;   3.025 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X243_Y161_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i487~7|combout               ;
;   3.025 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y161_N37      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6]|d   ;
;   3.025 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y161_N37      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                        ;
; 2.843   ; 2.843    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                     ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                 ;
;   3.196 ;   1.975  ; RR ; IC   ; 1      ; FF_X243_Y161_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6]|clk ;
;   3.196 ;   0.000  ; RR ; CELL ; 1      ; FF_X243_Y161_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6]     ;
;   2.843 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                ;
; 2.843   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                      ;
; 2.937   ; 0.094    ;    ; uTh  ; 1      ; FF_X243_Y161_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[6]     ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.119 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                       ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.145      ; Fast vid2a 0C Model             ;
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.117      ; Fast vid2a 0C Model             ;
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.116      ; Fast vid2a 0C Model             ;
; 0.120 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.132      ; Fast vid2a 0C Model             ;
; 0.121 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.141      ; Fast vid2a 0C Model             ;
; 0.121 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.179     ; 0.119      ; Fast vid2a 0C Model             ;
; 0.123 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.179     ; 0.120      ; Fast vid2a 0C Model             ;
; 0.124 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.182     ; 0.143      ; Fast vid2a 0C Model             ;
; 0.125 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.138      ; Fast vid2a 0C Model             ;
; 0.128 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.177     ; 0.116      ; Fast vid2a 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.395                                                                                                                                                       ;
; Data Required Time              ; 2.276                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.145  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.071       ; 49         ; 0.000  ; 0.071  ;
;    uTco                ;        ; 1     ; 0.074       ; 51         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.395   ; 0.145    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.324 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.395 ;   0.071  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[49]                                                   ;
;   2.395 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.276   ; 0.217    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.364                                                                                                                                                       ;
; Data Required Time              ; 2.245                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.117  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.043       ; 37         ; 0.000  ; 0.043  ;
;    uTco                ;        ; 1     ; 0.074       ; 63         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.364   ; 0.117    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.321 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.364 ;   0.043  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[27]                                                   ;
;   2.364 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.245   ; 0.186    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.363                                                                                                                                                       ;
; Data Required Time              ; 2.244                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.116  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.041       ; 35         ; 0.000  ; 0.041  ;
;    uTco                ;        ; 1     ; 0.075       ; 65         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.363   ; 0.116    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.322 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.363 ;   0.041  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[26]                                                   ;
;   2.363 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.244   ; 0.185    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.382                                                                                                                                                       ;
; Data Required Time              ; 2.262                                                                                                                                                       ;
; Slack                           ; 0.120                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.132  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.057       ; 43         ; 0.000  ; 0.057  ;
;    uTco                ;        ; 1     ; 0.075       ; 57         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.382   ; 0.132    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.325 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.382 ;   0.057  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[48]                                                   ;
;   2.382 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.262   ; 0.203    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.121 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.388                                                                                                                                                       ;
; Data Required Time              ; 2.267                                                                                                                                                       ;
; Slack                           ; 0.121                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.141  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.066       ; 47         ; 0.000  ; 0.066  ;
;    uTco                ;        ; 1     ; 0.075       ; 53         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.388   ; 0.141    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.322 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.388 ;   0.066  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[25]                                                   ;
;   2.388 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.267   ; 0.208    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.121 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.367                                                                                                                                                       ;
; Data Required Time              ; 2.246                                                                                                                                                       ;
; Slack                           ; 0.121                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.179 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.119  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.459       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.046       ; 39         ; 0.000  ; 0.046  ;
;    uTco                ;        ; 1     ; 0.073       ; 61         ; 0.073  ; 0.073  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.248   ; 2.248    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.248 ;   0.332  ; RR ; CELL ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.248 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.367   ; 0.119    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.321 ;   0.073  ; RR ; uTco ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.367 ;   0.046  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[38]                                                   ;
;   2.367 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.246   ; 0.187    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.123 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.368                                                                                                                                                       ;
; Data Required Time              ; 2.245                                                                                                                                                       ;
; Slack                           ; 0.123                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.179 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.120  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.459       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.045       ; 38         ; 0.000  ; 0.045  ;
;    uTco                ;        ; 1     ; 0.075       ; 63         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.248   ; 2.248    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.248 ;   0.332  ; RR ; CELL ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.248 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.368   ; 0.120    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.323 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.368 ;   0.045  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[33]                                                   ;
;   2.368 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.245   ; 0.186    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.124 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                        ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                  ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 2.394                                                                                                                                                                ;
; Data Required Time              ; 2.270                                                                                                                                                                ;
; Slack                           ; 0.124                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.182 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.143  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.462       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.066       ; 46         ; 0.000  ; 0.066  ;
;    uTco                ;        ; 1     ; 0.077       ; 54         ; 0.077  ; 0.077  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.251   ; 2.251    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.251 ;   0.335  ; RR ; CELL ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                   ;
;   2.251 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg              ;
; 2.394   ; 0.143    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.328 ;   0.077  ; RR ; uTco ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                      ;
;   2.394 ;   0.066  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_sideband[1]                                         ;
;   2.394 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.270   ; 0.211    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.125 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.388                                                                                                                                                       ;
; Data Required Time              ; 2.263                                                                                                                                                       ;
; Slack                           ; 0.125                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.138  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.064       ; 46         ; 0.000  ; 0.064  ;
;    uTco                ;        ; 1     ; 0.074       ; 54         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.388   ; 0.138    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.324 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.388 ;   0.064  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[18]                                                   ;
;   2.388 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.263   ; 0.204    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.128 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                         ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                   ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                              ;
; Data Arrival Time               ; 2.362                                                                                                                                                                 ;
; Data Required Time              ; 2.234                                                                                                                                                                 ;
; Slack                           ; 0.128                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.177 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.116  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.457       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.043       ; 37         ; 0.000  ; 0.043  ;
;    uTco                ;        ; 1     ; 0.073       ; 63         ; 0.073  ; 0.073  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.246   ; 2.246    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.246 ;   0.330  ; RR ; CELL ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                  ;
;   2.246 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg             ;
; 2.362   ; 0.116    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.319 ;   0.073  ; RR ; uTco ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                     ;
;   2.362 ;   0.043  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_sideband[38]                                        ;
;   2.362 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.234   ; 0.175    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 8.324 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                           ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 8.324 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.324 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.324 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.324 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.324 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.324 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.338 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.338 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.098     ; 1.536      ; Slow vid2 100C Model            ;
; 8.368 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.092     ; 1.497      ; Slow vid2 100C Model            ;
; 8.369 ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.092     ; 1.497      ; Slow vid2 100C Model            ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 8.324 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE                                      ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.951                                                                                              ;
; Slack                           ; 8.324                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N7      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE|clrn                                     ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N7      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N7      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE|clk      ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N7      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE          ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.951   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y190_N7      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]~DUPLICATE          ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #2: Recovery slack is 8.324 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.951                                                                                              ;
; Slack                           ; 8.324                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N16     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N16     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N16     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N16     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.951   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y190_N16     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[6]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #3: Recovery slack is 8.324 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.951                                                                                              ;
; Slack                           ; 8.324                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N14     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N14     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N14     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N14     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.951   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y190_N14     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[7]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #4: Recovery slack is 8.324 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.951                                                                                              ;
; Slack                           ; 8.324                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.951   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y190_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[1]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #5: Recovery slack is 8.324 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.951                                                                                              ;
; Slack                           ; 8.324                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N17     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N17     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N17     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N17     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.951   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y190_N17     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[0]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #6: Recovery slack is 8.324 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.951                                                                                              ;
; Slack                           ; 8.324                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N8      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N8      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N8      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N8      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.951   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y190_N8      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[4]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #7: Recovery slack is 8.338 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.965                                                                                              ;
; Slack                           ; 8.338                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N59     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N59     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N59     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N59     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.965   ; 0.002    ;    ; uTsu ; 1      ; FF_X250_Y190_N59     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[5]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #8: Recovery slack is 8.338 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.627                                                                                               ;
; Data Required Time              ; 13.965                                                                                              ;
; Slack                           ; 8.338                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.536  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.310       ; 85         ; 1.310 ; 1.310 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.909       ; 79         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.627   ; 1.536   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.627 ;   1.310 ; RF ; IC   ; 1      ; FF_X250_Y190_N56     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]|clrn                                               ;
;   5.627 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y190_N56     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.993   ; 3.993    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.664 ;   2.909  ; RR ; IC   ; 1      ; FF_X250_Y190_N56     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]|clk                ;
;   13.664 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y190_N56     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]                    ;
;   14.007 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.993 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.963   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.965   ; 0.002    ;    ; uTsu ; 1      ; FF_X250_Y190_N56     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|command[3]                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #9: Recovery slack is 8.368 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0                                                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.588                                                                                               ;
; Data Required Time              ; 13.956                                                                                              ;
; Slack                           ; 8.368                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.092 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.497  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.271       ; 85         ; 1.271 ; 1.271 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.915       ; 79         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.588   ; 1.497   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.588 ;   1.271 ; RF ; IC   ; 1      ; FF_X250_Y191_N2      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0|clrn                                               ;
;   5.588 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y191_N2      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.999   ; 3.999    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.670 ;   2.915  ; RR ; IC   ; 1      ; FF_X250_Y191_N2      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0|clk                ;
;   13.670 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y191_N2      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0                    ;
;   14.013 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.999 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.969   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.956   ; -0.013   ;    ; uTsu ; 1      ; FF_X250_Y191_N2      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|in_ready_0                    ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #10: Recovery slack is 8.369 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE                                     ;
; Launch Clock                    ; MAIN_CLOCK                                                                                          ;
; Latch Clock                     ; MAIN_CLOCK                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 5.588                                                                                               ;
; Data Required Time              ; 13.957                                                                                              ;
; Slack                           ; 8.369                                                                                               ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.092 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.497  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.244       ; 79         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.847       ; 21         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.271       ; 85         ; 1.271 ; 1.271 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.226       ; 15         ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.915       ; 79         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.755       ; 21         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                        ;
; 4.091   ; 4.091   ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                 ;
;   4.091 ;   3.244 ; RR ; IC   ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk ;
;   4.091 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
; 5.588   ; 1.497   ;    ;      ;        ;                      ;                  ; data path                                                                                               ;
;   4.317 ;   0.226 ; RR ; uTco ; 260    ; FF_X264_Y185_N4      ; ALM Register     ; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q   ;
;   5.588 ;   1.271 ; RF ; IC   ; 1      ; FF_X250_Y191_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE|clrn                                    ;
;   5.588 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y191_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE                                         ;
+---------+---------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 13.999   ; 3.999    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   13.670 ;   2.915  ; RR ; IC   ; 1      ; FF_X250_Y191_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE|clk     ;
;   13.670 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y191_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE         ;
;   14.013 ;   0.343  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   13.999 ;   -0.014 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 13.969   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 13.957   ; -0.012   ;    ; uTsu ; 1      ; FF_X250_Y191_N13     ; ALM Register     ; soc_inst|jtag2mm_s|master_1|transacto|p2m|first_trans~DUPLICATE         ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 57.373 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 57.373 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.373 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.374 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.378 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.379 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.383 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.386 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.387 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.390 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.106     ; 4.966      ; Slow vid2 100C Model            ;
; 57.768 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.116     ; 4.587      ; Slow vid2 100C Model            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 57.373 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.685                                                                                                                                                                                                                         ;
; Slack                           ; 57.373                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N14     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N14     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N14     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N14     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.685   ; -0.025   ;    ; uTsu ; 1      ; FF_X254_Y157_N14     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 57.373 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.685                                                                                                                                                                                                                         ;
; Slack                           ; 57.373                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N8      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N8      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N8      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N8      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.685   ; -0.025   ;    ; uTsu ; 1      ; FF_X254_Y157_N8      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 57.374 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.686                                                                                                                                                                                                                         ;
; Slack                           ; 57.374                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.686   ; -0.024   ;    ; uTsu ; 1      ; FF_X254_Y157_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 57.378 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.690                                                                                                                                                                                                                         ;
; Slack                           ; 57.378                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N32     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N32     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N32     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N32     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.690   ; -0.020   ;    ; uTsu ; 1      ; FF_X254_Y157_N32     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 57.379 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.691                                                                                                                                                                                                                         ;
; Slack                           ; 57.379                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.691   ; -0.019   ;    ; uTsu ; 1      ; FF_X254_Y157_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 57.383 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.695                                                                                                                                                                                                                         ;
; Slack                           ; 57.383                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.695   ; -0.015   ;    ; uTsu ; 1      ; FF_X254_Y157_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 57.386 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.698                                                                                                                                                                                                                         ;
; Slack                           ; 57.386                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.698   ; -0.012   ;    ; uTsu ; 1      ; FF_X254_Y157_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 57.387 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.699                                                                                                                                                                                                                         ;
; Slack                           ; 57.387                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.699   ; -0.011   ;    ; uTsu ; 1      ; FF_X254_Y157_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 57.390 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.312                                                                                                                                                                                                                         ;
; Data Required Time              ; 67.702                                                                                                                                                                                                                         ;
; Slack                           ; 57.390                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.106 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.966  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.725       ; 95         ; 4.725 ; 4.725 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.850       ; 63         ; 0.000 ; 2.850 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346    ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346  ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346  ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 10.312   ; 4.966   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587  ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   10.312 ;   4.725 ; FF ; IC   ; 1      ; FF_X254_Y157_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]|clrn ;
;   10.312 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y157_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]      ;
+----------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.740   ; 5.240    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.999 ;   2.850  ; RR ; IC   ; 1      ; FF_X254_Y157_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]|clk ;
;   66.999 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y157_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]     ;
;   67.752 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.740 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.710   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.702   ; -0.008   ;    ; uTsu ; 1      ; FF_X254_Y157_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 57.768 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 9.933                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.701                                                                                                                                                                                                                         ;
; Slack                           ; 57.768                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.116 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.587  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.183       ; 60         ; 0.000 ; 3.183 ;
;    Cell                ;        ; 4     ; 2.163       ; 40         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 4.346       ; 95         ; 4.346 ; 4.346 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 5          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.840       ; 63         ; 0.000 ; 2.840 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.346   ; 5.346   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.346 ;   3.183 ; RR ; IC   ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.346 ;   0.000 ; RR ; CELL ; 1      ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 9.933   ; 4.587   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.587 ;   0.241 ; FF ; uTco ; 211    ; FF_X245_Y164_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   9.933 ;   4.346 ; FF ; IC   ; 1      ; FF_X253_Y154_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]|clrn ;
;   9.933 ;   0.000 ; FF ; CELL ; 1      ; FF_X253_Y154_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.730   ; 5.230    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.989 ;   2.840  ; RR ; IC   ; 1      ; FF_X253_Y154_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]|clk ;
;   66.989 ;   0.000  ; RR ; CELL ; 1      ; FF_X253_Y154_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]     ;
;   67.742 ;   0.753  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.730 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.700   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.701   ; 0.001    ;    ; uTsu ; 1      ; FF_X253_Y154_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.169 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                              ;
+-------+------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                    ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.169 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.169 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[11]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.171 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[10]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.172 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|control[11]               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.172 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|control[5]                ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.173 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.173 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[29]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.173 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[5]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.174 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[28]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
; 0.175 ; soc_inst|dma_0|dma_0|reset_n ; soc_inst|dma_0|dma_0|writelength[4]            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.035      ; 0.261      ; Fast vid2a 0C Model             ;
+-------+------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.169 
===============================================================================
+----------------------------------------------------------------------------------+
; Path Summary                                                                     ;
+---------------------------------+------------------------------------------------+
; Property                        ; Value                                          ;
+---------------------------------+------------------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n                   ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                     ;
; Latch Clock                     ; MAIN_CLOCK                                     ;
; SDC Exception                   ; No SDC Exception on Path                       ;
; Data Arrival Time               ; 2.641                                          ;
; Data Required Time              ; 2.472                                          ;
; Slack                           ; 0.169                                          ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                            ;
+---------------------------------+------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N55     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE|clrn                     ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N55     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N55     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE|clk                      ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N55     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE                          ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.472   ; 0.057    ;    ; uTh  ; 1      ; FF_X293_Y202_N55     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]~DUPLICATE                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #2: Removal slack is 0.169 
===============================================================================
+------------------------------------------------------------------------+
; Path Summary                                                           ;
+---------------------------------+--------------------------------------+
; Property                        ; Value                                ;
+---------------------------------+--------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n         ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[11] ;
; Launch Clock                    ; MAIN_CLOCK                           ;
; Latch Clock                     ; MAIN_CLOCK                           ;
; SDC Exception                   ; No SDC Exception on Path             ;
; Data Arrival Time               ; 2.641                                ;
; Data Required Time              ; 2.472                                ;
; Slack                           ; 0.169                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                  ;
+---------------------------------+--------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N56     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]|clrn                               ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N56     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]                                    ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N56     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]|clk                                ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N56     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]                                    ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.472   ; 0.057    ;    ; uTh  ; 1      ; FF_X293_Y202_N56     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[11]                                    ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #3: Removal slack is 0.171 
===============================================================================
+------------------------------------------------------------------------+
; Path Summary                                                           ;
+---------------------------------+--------------------------------------+
; Property                        ; Value                                ;
+---------------------------------+--------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n         ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[10] ;
; Launch Clock                    ; MAIN_CLOCK                           ;
; Latch Clock                     ; MAIN_CLOCK                           ;
; SDC Exception                   ; No SDC Exception on Path             ;
; Data Arrival Time               ; 2.641                                ;
; Data Required Time              ; 2.470                                ;
; Slack                           ; 0.171                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                  ;
+---------------------------------+--------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N53     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[10]|clrn                               ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N53     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[10]                                    ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N53     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[10]|clk                                ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N53     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[10]                                    ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.470   ; 0.055    ;    ; uTh  ; 1      ; FF_X293_Y202_N53     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[10]                                    ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #4: Removal slack is 0.172 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n     ;
; To Node                         ; soc_inst|dma_0|dma_0|control[11] ;
; Launch Clock                    ; MAIN_CLOCK                       ;
; Latch Clock                     ; MAIN_CLOCK                       ;
; SDC Exception                   ; No SDC Exception on Path         ;
; Data Arrival Time               ; 2.641                            ;
; Data Required Time              ; 2.469                            ;
; Slack                           ; 0.172                            ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model              ;
+---------------------------------+----------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N47     ; ALM Register     ; soc_inst|dma_0|dma_0|control[11]|clrn                                   ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N47     ; ALM Register     ; soc_inst|dma_0|dma_0|control[11]                                        ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N47     ; ALM Register     ; soc_inst|dma_0|dma_0|control[11]|clk                                    ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N47     ; ALM Register     ; soc_inst|dma_0|dma_0|control[11]                                        ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.469   ; 0.054    ;    ; uTh  ; 1      ; FF_X293_Y202_N47     ; ALM Register     ; soc_inst|dma_0|dma_0|control[11]                                        ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #5: Removal slack is 0.172 
===============================================================================
+-------------------------------------------------------------------+
; Path Summary                                                      ;
+---------------------------------+---------------------------------+
; Property                        ; Value                           ;
+---------------------------------+---------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n    ;
; To Node                         ; soc_inst|dma_0|dma_0|control[5] ;
; Launch Clock                    ; MAIN_CLOCK                      ;
; Latch Clock                     ; MAIN_CLOCK                      ;
; SDC Exception                   ; No SDC Exception on Path        ;
; Data Arrival Time               ; 2.641                           ;
; Data Required Time              ; 2.469                           ;
; Slack                           ; 0.172                           ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model             ;
+---------------------------------+---------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N44     ; ALM Register     ; soc_inst|dma_0|dma_0|control[5]|clrn                                    ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N44     ; ALM Register     ; soc_inst|dma_0|dma_0|control[5]                                         ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N44     ; ALM Register     ; soc_inst|dma_0|dma_0|control[5]|clk                                     ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N44     ; ALM Register     ; soc_inst|dma_0|dma_0|control[5]                                         ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.469   ; 0.054    ;    ; uTh  ; 1      ; FF_X293_Y202_N44     ; ALM Register     ; soc_inst|dma_0|dma_0|control[5]                                         ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #6: Removal slack is 0.173 
===============================================================================
+---------------------------------------------------------------------------------+
; Path Summary                                                                    ;
+---------------------------------+-----------------------------------------------+
; Property                        ; Value                                         ;
+---------------------------------+-----------------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n                  ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                    ;
; Latch Clock                     ; MAIN_CLOCK                                    ;
; SDC Exception                   ; No SDC Exception on Path                      ;
; Data Arrival Time               ; 2.641                                         ;
; Data Required Time              ; 2.468                                         ;
; Slack                           ; 0.173                                         ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                           ;
+---------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N40     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE|clrn                      ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N40     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE                           ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N40     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE|clk                       ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N40     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE                           ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.468   ; 0.053    ;    ; uTh  ; 1      ; FF_X293_Y202_N40     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]~DUPLICATE                           ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #7: Removal slack is 0.173 
===============================================================================
+------------------------------------------------------------------------+
; Path Summary                                                           ;
+---------------------------------+--------------------------------------+
; Property                        ; Value                                ;
+---------------------------------+--------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n         ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[29] ;
; Launch Clock                    ; MAIN_CLOCK                           ;
; Latch Clock                     ; MAIN_CLOCK                           ;
; SDC Exception                   ; No SDC Exception on Path             ;
; Data Arrival Time               ; 2.641                                ;
; Data Required Time              ; 2.468                                ;
; Slack                           ; 0.173                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                  ;
+---------------------------------+--------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N38     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[29]|clrn                               ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N38     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[29]                                    ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N38     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[29]|clk                                ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N38     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[29]                                    ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.468   ; 0.053    ;    ; uTh  ; 1      ; FF_X293_Y202_N38     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[29]                                    ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #8: Removal slack is 0.173 
===============================================================================
+-----------------------------------------------------------------------+
; Path Summary                                                          ;
+---------------------------------+-------------------------------------+
; Property                        ; Value                               ;
+---------------------------------+-------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n        ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[5] ;
; Launch Clock                    ; MAIN_CLOCK                          ;
; Latch Clock                     ; MAIN_CLOCK                          ;
; SDC Exception                   ; No SDC Exception on Path            ;
; Data Arrival Time               ; 2.641                               ;
; Data Required Time              ; 2.468                               ;
; Slack                           ; 0.173                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                 ;
+---------------------------------+-------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N41     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]|clrn                                ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N41     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]                                     ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N41     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]|clk                                 ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N41     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]                                     ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.468   ; 0.053    ;    ; uTh  ; 1      ; FF_X293_Y202_N41     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[5]                                     ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #9: Removal slack is 0.174 
===============================================================================
+------------------------------------------------------------------------+
; Path Summary                                                           ;
+---------------------------------+--------------------------------------+
; Property                        ; Value                                ;
+---------------------------------+--------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n         ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[28] ;
; Launch Clock                    ; MAIN_CLOCK                           ;
; Latch Clock                     ; MAIN_CLOCK                           ;
; SDC Exception                   ; No SDC Exception on Path             ;
; Data Arrival Time               ; 2.641                                ;
; Data Required Time              ; 2.467                                ;
; Slack                           ; 0.174                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                  ;
+---------------------------------+--------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N58     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[28]|clrn                               ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N58     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[28]                                    ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N58     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[28]|clk                                ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N58     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[28]                                    ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.467   ; 0.052    ;    ; uTh  ; 1      ; FF_X293_Y202_N58     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[28]                                    ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



Path #10: Removal slack is 0.175 
===============================================================================
+-----------------------------------------------------------------------+
; Path Summary                                                          ;
+---------------------------------+-------------------------------------+
; Property                        ; Value                               ;
+---------------------------------+-------------------------------------+
; From Node                       ; soc_inst|dma_0|dma_0|reset_n        ;
; To Node                         ; soc_inst|dma_0|dma_0|writelength[4] ;
; Launch Clock                    ; MAIN_CLOCK                          ;
; Latch Clock                     ; MAIN_CLOCK                          ;
; SDC Exception                   ; No SDC Exception on Path            ;
; Data Arrival Time               ; 2.641                               ;
; Data Required Time              ; 2.466                               ;
; Slack                           ; 0.175                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                 ;
+---------------------------------+-------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.842       ; 77         ; 0.000 ; 1.842 ;
;    Cell                ;       ; 3     ; 0.538       ; 23         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.120       ; 46         ; 0.120 ; 0.120 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 54         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.050       ; 78         ; 0.000 ; 2.050 ;
;    Cell                ;       ; 3     ; 0.586       ; 22         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                        ;
; 2.380   ; 2.380   ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.380 ;   1.842 ; RR ; IC   ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|clk                                        ;
;   2.380 ;   0.000 ; RR ; CELL ; 1      ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n                                            ;
; 2.641   ; 0.261   ;    ;      ;        ;                      ;                  ; data path                                                               ;
;   2.521 ;   0.141 ; RR ; uTco ; 258    ; FF_X293_Y201_N35     ; ALM Register     ; soc_inst|dma_0|dma_0|reset_n|q                                          ;
;   2.641 ;   0.120 ; RF ; IC   ; 1      ; FF_X293_Y202_N49     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[4]|clrn                                ;
;   2.641 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y202_N49     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[4]                                     ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                         ;
; 2.415   ; 2.415    ;    ;      ;        ;                      ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 10946  ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.636 ;   2.050  ; RR ; IC   ; 1      ; FF_X293_Y202_N49     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[4]|clk                                 ;
;   2.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y202_N49     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[4]                                     ;
;   2.421 ;   -0.215 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                 ;
;   2.415 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                  ;
; 2.415   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                       ;
; 2.466   ; 0.051    ;    ; uTh  ; 1      ; FF_X293_Y202_N49     ; ALM Register     ; soc_inst|dma_0|dma_0|writelength[4]                                     ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.174 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.174 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.175 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.175 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.178 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.179 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.179 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.179 ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out  ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.270      ; Fast vid2a 0C Model             ;
; 0.181 ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out  ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.270      ; Fast vid2a 0C Model             ;
; 0.181 ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.227      ; Fast vid2a 0C Model             ;
; 0.182 ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out  ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.270      ; Fast vid2a 0C Model             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.174 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1                                                ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.905                                                                                                                                                                ;
; Slack                           ; 0.174                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N50     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1|clrn                                               ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N50     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                           ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                        ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                    ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                            ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                  ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N50     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N50     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                   ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                         ;
; 2.905   ; 0.053    ;    ; uTh  ; 1      ; FF_X266_Y167_N50     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_1     ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.175 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE                                     ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.904                                                                                                                                                                ;
; Slack                           ; 0.175                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N43     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE|clrn                                    ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N43     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE                                         ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                      ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                   ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                               ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                       ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                             ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N43     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N43     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                              ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                    ;
; 2.904   ; 0.052    ;    ; uTh  ; 1      ; FF_X266_Y167_N43     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.175 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.904                                                                                                                                                                ;
; Slack                           ; 0.175                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N44     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1|clrn                                              ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N44     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                            ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                  ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                         ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                     ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                             ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                   ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N44     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N44     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                    ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                          ;
; 2.904   ; 0.052    ;    ; uTh  ; 1      ; FF_X266_Y167_N44     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.178 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.901                                                                                                                                                                ;
; Slack                           ; 0.178                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N52     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]|clrn                                  ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N52     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                        ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                     ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                 ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                         ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                               ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N52     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N52     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                      ;
; 2.901   ; 0.049    ;    ; uTh  ; 1      ; FF_X266_Y167_N52     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.179 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.900                                                                                                                                                                ;
; Slack                           ; 0.179                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N46     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]|clrn                                  ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N46     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                        ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                     ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                 ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                         ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                               ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N46     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N46     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                      ;
; 2.900   ; 0.048    ;    ; uTh  ; 1      ; FF_X266_Y167_N46     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.179 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped                                          ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.900                                                                                                                                                                ;
; Slack                           ; 0.179                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N23     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped|clrn                                         ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N23     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                 ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                     ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                       ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                              ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                          ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                  ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                        ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N23     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N23     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                         ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                               ;
; 2.900   ; 0.048    ;    ; uTh  ; 1      ; FF_X266_Y167_N23     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped     ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.179 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                            ;
; Data Arrival Time               ; 3.097                                                                                                                                                               ;
; Data Required Time              ; 2.918                                                                                                                                                               ;
; Slack                           ; 0.179                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 5     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.137       ; 51         ; 0.137 ; 0.137 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.133       ; 49         ; 0.133 ; 0.133 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.959       ; 62         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                  ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                                                                          ;
;   1.066 ;   0.000 ; RR ; CELL ; 249    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                                                                ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.097   ; 0.270   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                               ;
;   2.960 ;   0.133 ; RR ; uTco ; 17     ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.097 ;   0.137 ; RF ; IC   ; 1      ; FF_X254_Y173_N44     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1|clrn                                              ;
;   3.097 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y173_N44     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                           ;
; 2.860   ; 2.860    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                        ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                    ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                            ;
;   1.221 ;   0.000  ; RR ; CELL ; 249    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                  ;
;   3.180 ;   1.959  ; RR ; IC   ; 1      ; FF_X254_Y173_N44     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1|clk ;
;   3.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y173_N44     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1     ;
;   2.866 ;   -0.314 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                   ;
;   2.860 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                    ;
; 2.860   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                         ;
; 2.918   ; 0.058    ;    ; uTh  ; 1      ; FF_X254_Y173_N44     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1     ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.181 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                            ;
; Data Arrival Time               ; 3.097                                                                                                                                                               ;
; Data Required Time              ; 2.916                                                                                                                                                               ;
; Slack                           ; 0.181                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 5     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.137       ; 51         ; 0.137 ; 0.137 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.133       ; 49         ; 0.133 ; 0.133 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.959       ; 62         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                  ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                                                                          ;
;   1.066 ;   0.000 ; RR ; CELL ; 249    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                                                                ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.097   ; 0.270   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                               ;
;   2.960 ;   0.133 ; RR ; uTco ; 17     ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.097 ;   0.137 ; RF ; IC   ; 1      ; FF_X254_Y173_N55     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]|clrn                                              ;
;   3.097 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y173_N55     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                           ;
; 2.860   ; 2.860    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                        ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                    ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                            ;
;   1.221 ;   0.000  ; RR ; CELL ; 249    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                  ;
;   3.180 ;   1.959  ; RR ; IC   ; 1      ; FF_X254_Y173_N55     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]|clk ;
;   3.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y173_N55     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]     ;
;   2.866 ;   -0.314 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                   ;
;   2.860 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                    ;
; 2.860   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                         ;
; 2.916   ; 0.056    ;    ; uTh  ; 1      ; FF_X254_Y173_N55     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]     ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.181 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 3.079                                                                                                                                                                ;
; Data Required Time              ; 2.898                                                                                                                                                                ;
; Slack                           ; 0.181                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.786       ; 63         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 5     ; 1.066       ; 37         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 44         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.128       ; 56         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.984       ; 62         ; 0.000 ; 1.984 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 2.852   ; 2.852   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                                                                           ;
;   1.066 ;   0.000 ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                                                                 ;
;   2.852 ;   1.786 ; RR ; IC   ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.079   ; 0.227   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   2.980 ;   0.128 ; RR ; uTco ; 17     ; FF_X266_Y167_N25     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.079 ;   0.099 ; RF ; IC   ; 1      ; FF_X266_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]|clrn                                              ;
;   3.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X266_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                            ;
; 2.852   ; 2.852    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                  ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                         ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                     ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]|input                                             ;
;   1.221 ;   0.000  ; RR ; CELL ; 257    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_2[0]                                                   ;
;   3.205 ;   1.984  ; RR ; IC   ; 1      ; FF_X266_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]|clk ;
;   3.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X266_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]     ;
;   2.852 ;   -0.353 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                    ;
; 2.852   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                          ;
; 2.898   ; 0.046    ;    ; uTh  ; 1      ; FF_X266_Y167_N34     ; ALM Register       ; soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.182 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]                                               ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                            ;
; Data Arrival Time               ; 3.097                                                                                                                                                               ;
; Data Required Time              ; 2.915                                                                                                                                                               ;
; Slack                           ; 0.182                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 5     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.137       ; 51         ; 0.137 ; 0.137 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.133       ; 49         ; 0.133 ; 0.133 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 1.959       ; 62         ; 0.000 ; 1.959 ;
;    Cell                ;       ; 5     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                  ;
;   1.066 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                                                                          ;
;   1.066 ;   0.000 ; RR ; CELL ; 249    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                                                                ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out     ;
; 3.097   ; 0.270   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                               ;
;   2.960 ;   0.133 ; RR ; uTco ; 17     ; FF_X254_Y174_N37     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out|q   ;
;   3.097 ;   0.137 ; RF ; IC   ; 1      ; FF_X254_Y173_N58     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clrn                                              ;
;   3.097 ;   0.000 ; FF ; CELL ; 1      ; FF_X254_Y173_N58     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                           ;
; 2.860   ; 2.860    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                 ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                        ;
;   1.221 ;   1.221  ; RR ; CELL ; 9885   ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                    ;
;   1.221 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]|input                                            ;
;   1.221 ;   0.000  ; RR ; CELL ; 249    ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_3[0]                                                  ;
;   3.180 ;   1.959  ; RR ; IC   ; 1      ; FF_X254_Y173_N58     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clk ;
;   3.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X254_Y173_N58     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]     ;
;   2.866 ;   -0.314 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                   ;
;   2.860 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                    ;
; 2.860   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                         ;
; 2.915   ; 0.055    ;    ; uTh  ; 1      ; FF_X254_Y173_N58     ; ALM Register       ; soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]     ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Wed Dec 13 11:42:12 2023
    Info: System process ID: 27976
Info: Command: quartus_sta G1 -c G1 --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:22.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_synchronizer_no_reset
        Info (332166): set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (332104): Reading SDC File: 'G1_timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info (18794): Reading SDC File: 'ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_7q4nyby.sdc' for instance: 'soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces'
Info (332104): Reading SDC File: 'ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_ky5ybpi
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_ky5ybpi INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info (332104): Reading SDC File: 'qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/qsys_top_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/qsys_top_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/qsys_top_master_1/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/qsys_top_master_1/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (18794): Reading SDC File: 'ip/qsys_top/qsys_top_in_system_sources_probes_0/altera_in_system_sources_probes_1921/synth/altera_in_system_sources_probes.sdc' for instance: 'soc_inst|ila|in_system_sources_probes_0'
Info (18794): Reading SDC File: '/home/wisig321/Videos/G1/qdb/_compiler/G1/_flat/22.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (332104): Reading SDC File: '/home/wisig321/intelFPGA_pro/22.4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:05.
Warning (332158): Clock uncertainty characteristics of the Agilex device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.069
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.069               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0  Slow vid2 100C Model 
    Info (332119):     4.841               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
    Info (332119):    13.556               0.000         0 altera_reserved_tck  Slow vid2 100C Model 
Info (332146): Worst-case hold slack is 0.003
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.003               0.000         0 MAIN_CLOCK  Fast vid2 100C Model 
    Info (332119):     0.050               0.000         0 altera_reserved_tck   Fast vid2a 0C Model 
    Info (332119):     0.119               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   Fast vid2a 0C Model 
Info (332146): Worst-case recovery slack is 8.324
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     8.324               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
    Info (332119):    57.373               0.000         0 altera_reserved_tck  Slow vid2 100C Model 
Info (332146): Worst-case removal slack is 0.169
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.169               0.000         0 MAIN_CLOCK   Fast vid2a 0C Model 
    Info (332119):     0.174               0.000         0 altera_reserved_tck   Fast vid2a 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.132
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0  Slow vid2 100C Model 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1  Slow vid2 100C Model 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[0]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[1]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[6]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[7]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[2]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[3]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[4]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[5]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[8]_IN  Slow vid2 100C Model 
    Info (332119):     1.284               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0  Slow vid2 100C Model 
    Info (332119):     1.355               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1  Slow vid2 100C Model 
    Info (332119):     1.355               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2  Slow vid2 100C Model 
    Info (332119):     2.346               0.000         0 internal_clk  Slow vid2 100C Model 
    Info (332119):     4.302               0.000         0 EMIF_REF_CLOCK  Slow vid2 100C Model 
    Info (332119):     4.426               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
    Info (332119):    28.401               0.000         0 altera_reserved_tck  Slow vid2 100C Model 
Info (332114): Report Metastability (Slow vid2 100C Model): Found 53 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 32, or 60.4%
    Info (332114): 
Worst Case Available Settling Time: 14.610 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Slow vid2b 100C Model): Found 53 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 32, or 60.4%
    Info (332114): 
Worst Case Available Settling Time: 14.622 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Fast vid2a 0C Model): Found 53 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 32, or 60.4%
    Info (332114): 
Worst Case Available Settling Time: 15.952 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 92.3
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Fast vid2a 100C Model): Found 53 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 32, or 60.4%
    Info (332114): 
Worst Case Available Settling Time: 15.483 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Fast vid2 100C Model): Found 53 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 32, or 60.4%
    Info (332114): 
Worst Case Available Settling Time: 15.470 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_ky5ybpi
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_ky5ybpi INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_ky5ybpi - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Slow vid2 100C Model)                                 |     --     --
Info: Core Recovery/Removal (Slow vid2 100C Model)                |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_ky5ybpi
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_ky5ybpi INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_ky5ybpi - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Slow vid2b 100C Model)                                |     --     --
Info: Core Recovery/Removal (Slow vid2b 100C Model)               |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_ky5ybpi
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_ky5ybpi INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_ky5ybpi - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2a 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Fast vid2a 0C Model)                 |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_ky5ybpi
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_ky5ybpi INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_ky5ybpi - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2a 100C Model)                                |     --     --
Info: Core Recovery/Removal (Fast vid2a 100C Model)               |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_ky5ybpi
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_ky5ybpi INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_ky5ybpi - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2 100C Model)                                 |     --     --
Info: Core Recovery/Removal (Fast vid2 100C Model)                |     --     --
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Hold clock transfer from soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Rise) to soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 80 of 87 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 4 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig321/Videos/G1/output_files/G1.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 2 of 35 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig321/Videos/G1/output_files/G1.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 1 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig321/Videos/G1/output_files/G1.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Wed Dec 13 11:43:04 2023
    Info: Elapsed time: 00:00:52
    Info: System process ID: 27976
Info (19538): Reading SDC files took 00:00:05 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 3     ; 3    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 3     ; 3    ;
+---------------------------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                            ; Clock                                                 ; Type      ; Status      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; altera_reserved_tck                                                                                                                               ; altera_reserved_tck                                   ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock                             ; internal_clk                                          ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[0]                                                                                                                           ; emif_hps_mem_mem_dqs[0]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[1]                                                                                                                           ; emif_hps_mem_mem_dqs[1]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[2]                                                                                                                           ; emif_hps_mem_mem_dqs[2]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[3]                                                                                                                           ; emif_hps_mem_mem_dqs[3]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[4]                                                                                                                           ; emif_hps_mem_mem_dqs[4]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[5]                                                                                                                           ; emif_hps_mem_mem_dqs[5]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[6]                                                                                                                           ; emif_hps_mem_mem_dqs[6]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[7]                                                                                                                           ; emif_hps_mem_mem_dqs[7]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[8]                                                                                                                           ; emif_hps_mem_mem_dqs[8]_IN                            ; Base      ; Constrained ;
; emif_hps_pll_ref_clk                                                                                                                              ; EMIF_REF_CLOCK                                        ; Base      ; Constrained ;
; fpga_clk_100                                                                                                                                      ; MAIN_CLOCK                                            ; Base      ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                              ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                            ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                               ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]                                                 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                               ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]                                                   ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2   ; Generated ; Constrained ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 2.069  ; 0.003 ; 8.324    ; 0.169   ; 0.132               ;
;  EMIF_REF_CLOCK                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 4.302               ;
;  MAIN_CLOCK                                          ; 4.841  ; 0.003 ; 8.324    ; 0.169   ; 4.426               ;
;  altera_reserved_tck                                 ; 13.556 ; 0.050 ; 57.373   ; 0.174   ; 28.401              ;
;  emif_hps_mem_mem_dqs[0]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[1]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[2]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[3]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[4]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[5]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[6]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[7]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[8]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  internal_clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 2.346               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 2.069  ; 0.119 ; N/A      ; N/A     ; 1.284               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.355               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.355               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EMIF_REF_CLOCK                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  MAIN_CLOCK                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  emif_hps_mem_mem_dqs[0]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[1]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[2]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[3]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[4]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[5]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[6]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[7]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[8]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  internal_clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 7 of 87 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 2          ; 0      ; sdc                                            ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 1          ; 0      ; synchronizer                                   ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 1          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 137        ; 0      ; sdc                                            ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 6          ; 0      ; sdc                                            ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-------------------------+--------+
; Bare String Filter                                                                                                                                                                                          ; SDC Command                                                                                                        ; Analyzer Deduced Type ; Possible Matching Type ; Location                ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-------------------------+--------+
; fpga_reset_n_debounced                                                                                                                                                                                      ; set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} ; keeper                ; cell                   ; G1_timing.sdc:27        ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck* ; get_fanins $filter -clock -stop_at_clocks                                                                          ; keeper                ; cell                   ; intel_signal_tap.sdc:75 ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; From                                                                                                                                               ; To                                                                                  ; From Clock                ; To Clock   ; Reason                ; Waived ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; MAIN_CLOCK   internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                 ; Data Clock Domain ; Reset Clock Domain                              ; Number of Reconvergent Registers ; Sample Reconvergent Register                                                                                                   ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+
; soc_inst|jtag2mm_s|master_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   soc_inst|jtag2mm_ns|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced   soc_inst|jtag2mm_ns|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   soc_inst|jtag2mm_s|master_1|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; MAIN_CLOCK        ; MAIN_CLOCK   altera_reserved_tck   internal_clk ; 17682                            ; soc_inst|mm_interconnect_2|dma_0_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+
; Reset Source                                                                                                              ; Reset Source Clock ; Register Clock ; Number of Registers Being Reset ; Sample Register Being Reset               ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; internal_clk       ; MAIN_CLOCK     ; 33                              ; fpga_reset_n_debounce_inst|counter[0][14] ;        ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	137
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                                                   ; Reason                                 ; Waived ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------+--------+
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[64].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[65].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[66].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[67].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[68].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[69].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[70].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[71].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:880 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs[0]} {emif_hps_mem_mem_dqs[1]} {emif_hps_mem_mem_dqs[2]} {emif_hps_mem_mem_dqs[3]} {emif_hps_mem_mem_dqs[4]} {emif_hps_mem_mem_dqs[5]} {emif_hps_mem_mem_dqs[6]} {emif_hps_mem_mem_dqs[7]} {emif_hps_mem_mem_dqs[8]}}]                                                                                                                                                                                                                ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:906 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs_n[0]} {emif_hps_mem_mem_dqs_n[1]} {emif_hps_mem_mem_dqs_n[2]} {emif_hps_mem_mem_dqs_n[3]} {emif_hps_mem_mem_dqs_n[4]} {emif_hps_mem_mem_dqs_n[5]} {emif_hps_mem_mem_dqs_n[6]} {emif_hps_mem_mem_dqs_n[7]} {emif_hps_mem_mem_dqs_n[8]}}]                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:908 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_reset_n[0]} {emif_hps_mem_mem_alert_n[0]}}]                                                                                                                                                                                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:921 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:708 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:714 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:720 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:726 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:768 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                                                                                                                                                        ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:774 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 ; intel_signal_tap.sdc:61                                    ; Exception is fully overridden          ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b|no_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:847 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:823 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:864 (from IP) ; Exception is invalid (covers no paths) ;        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; Assignment                                                                                                                                                                                                                                      ; Reason                                                   ; Location                                                   ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:750 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_p2c_ufi_i|*ufi_write_reg}]  ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:762 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:732 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:738 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:744 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_ky5ybpi.sdc:756 (from IP) ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                          ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; Assignment                                                              ; Reason                                                 ; Location                                        ; Waived ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }] ; Target contains node other than top level input ports. ; altera_s10_user_rst_clkgate_fm.sdc:20 (from IP) ;        ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


