M:dma
F:G$dmaInit$0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fdma$__00010000[({0}S:S$SRCADDRH$0$0({1}SC:U),Z,0,0)({1}S:S$SRCADDRL$0$0({1}SC:U),Z,0,0)({2}S:S$DESTADDRH$0$0({1}SC:U),Z,0,0)({3}S:S$DESTADDRL$0$0({1}SC:U),Z,0,0)({4}S:S$VLEN_LENH$0$0({1}SC:U),Z,0,0)({5}S:S$LENL$0$0({1}SC:U),Z,0,0)({6}S:S$DC6$0$0({1}SC:U),Z,0,0)({7}S:S$DC7$0$0({1}SC:U),Z,0,0)]
T:Fdma$DMA14_CONFIG[({0}S:S$radio$0$0({8}ST__00010000:S),Z,0,0)({8}S:S$_2$0$0({8}ST__00010000:S),Z,0,0)({16}S:S$_3$0$0({8}ST__00010000:S),Z,0,0)({24}S:S$_4$0$0({8}ST__00010000:S),Z,0,0)]
S:Fdma$SYNC1$0$0({1}SC:U),F,0,0
S:Fdma$SYNC0$0$0({1}SC:U),F,0,0
S:Fdma$PKTLEN$0$0({1}SC:U),F,0,0
S:Fdma$PKTCTRL1$0$0({1}SC:U),F,0,0
S:Fdma$PKTCTRL0$0$0({1}SC:U),F,0,0
S:Fdma$ADDR$0$0({1}SC:U),F,0,0
S:Fdma$CHANNR$0$0({1}SC:U),F,0,0
S:Fdma$FSCTRL1$0$0({1}SC:U),F,0,0
S:Fdma$FSCTRL0$0$0({1}SC:U),F,0,0
S:Fdma$FREQ2$0$0({1}SC:U),F,0,0
S:Fdma$FREQ1$0$0({1}SC:U),F,0,0
S:Fdma$FREQ0$0$0({1}SC:U),F,0,0
S:Fdma$MDMCFG4$0$0({1}SC:U),F,0,0
S:Fdma$MDMCFG3$0$0({1}SC:U),F,0,0
S:Fdma$MDMCFG2$0$0({1}SC:U),F,0,0
S:Fdma$MDMCFG1$0$0({1}SC:U),F,0,0
S:Fdma$MDMCFG0$0$0({1}SC:U),F,0,0
S:Fdma$DEVIATN$0$0({1}SC:U),F,0,0
S:Fdma$MCSM2$0$0({1}SC:U),F,0,0
S:Fdma$MCSM1$0$0({1}SC:U),F,0,0
S:Fdma$MCSM0$0$0({1}SC:U),F,0,0
S:Fdma$FOCCFG$0$0({1}SC:U),F,0,0
S:Fdma$BSCFG$0$0({1}SC:U),F,0,0
S:Fdma$AGCCTRL2$0$0({1}SC:U),F,0,0
S:Fdma$AGCCTRL1$0$0({1}SC:U),F,0,0
S:Fdma$AGCCTRL0$0$0({1}SC:U),F,0,0
S:Fdma$FREND1$0$0({1}SC:U),F,0,0
S:Fdma$FREND0$0$0({1}SC:U),F,0,0
S:Fdma$FSCAL3$0$0({1}SC:U),F,0,0
S:Fdma$FSCAL2$0$0({1}SC:U),F,0,0
S:Fdma$FSCAL1$0$0({1}SC:U),F,0,0
S:Fdma$FSCAL0$0$0({1}SC:U),F,0,0
S:Fdma$TEST2$0$0({1}SC:U),F,0,0
S:Fdma$TEST1$0$0({1}SC:U),F,0,0
S:Fdma$TEST0$0$0({1}SC:U),F,0,0
S:Fdma$PA_TABLE0$0$0({1}SC:U),F,0,0
S:Fdma$IOCFG2$0$0({1}SC:U),F,0,0
S:Fdma$IOCFG1$0$0({1}SC:U),F,0,0
S:Fdma$IOCFG0$0$0({1}SC:U),F,0,0
S:Fdma$PARTNUM$0$0({1}SC:U),F,0,0
S:Fdma$VERSION$0$0({1}SC:U),F,0,0
S:Fdma$FREQEST$0$0({1}SC:U),F,0,0
S:Fdma$LQI$0$0({1}SC:U),F,0,0
S:Fdma$RSSI$0$0({1}SC:U),F,0,0
S:Fdma$MARCSTATE$0$0({1}SC:U),F,0,0
S:Fdma$PKTSTATUS$0$0({1}SC:U),F,0,0
S:Fdma$VCO_VC_DAC$0$0({1}SC:U),F,0,0
S:Fdma$I2SCFG0$0$0({1}SC:U),F,0,0
S:Fdma$I2SCFG1$0$0({1}SC:U),F,0,0
S:Fdma$I2SDATL$0$0({1}SC:U),F,0,0
S:Fdma$I2SDATH$0$0({1}SC:U),F,0,0
S:Fdma$I2SWCNT$0$0({1}SC:U),F,0,0
S:Fdma$I2SSTAT$0$0({1}SC:U),F,0,0
S:Fdma$I2SCLKF0$0$0({1}SC:U),F,0,0
S:Fdma$I2SCLKF1$0$0({1}SC:U),F,0,0
S:Fdma$I2SCLKF2$0$0({1}SC:U),F,0,0
S:Fdma$USBADDR$0$0({1}SC:U),F,0,0
S:Fdma$USBPOW$0$0({1}SC:U),F,0,0
S:Fdma$USBIIF$0$0({1}SC:U),F,0,0
S:Fdma$USBOIF$0$0({1}SC:U),F,0,0
S:Fdma$USBCIF$0$0({1}SC:U),F,0,0
S:Fdma$USBIIE$0$0({1}SC:U),F,0,0
S:Fdma$USBOIE$0$0({1}SC:U),F,0,0
S:Fdma$USBCIE$0$0({1}SC:U),F,0,0
S:Fdma$USBFRML$0$0({1}SC:U),F,0,0
S:Fdma$USBFRMH$0$0({1}SC:U),F,0,0
S:Fdma$USBINDEX$0$0({1}SC:U),F,0,0
S:Fdma$USBMAXI$0$0({1}SC:U),F,0,0
S:Fdma$USBCSIL$0$0({1}SC:U),F,0,0
S:Fdma$USBCSIH$0$0({1}SC:U),F,0,0
S:Fdma$USBMAXO$0$0({1}SC:U),F,0,0
S:Fdma$USBCSOL$0$0({1}SC:U),F,0,0
S:Fdma$USBCSOH$0$0({1}SC:U),F,0,0
S:Fdma$USBCNTL$0$0({1}SC:U),F,0,0
S:Fdma$USBCNTH$0$0({1}SC:U),F,0,0
S:Fdma$USBF0$0$0({1}SC:U),F,0,0
S:Fdma$USBF1$0$0({1}SC:U),F,0,0
S:Fdma$USBF2$0$0({1}SC:U),F,0,0
S:Fdma$USBF3$0$0({1}SC:U),F,0,0
S:Fdma$USBF4$0$0({1}SC:U),F,0,0
S:Fdma$USBF5$0$0({1}SC:U),F,0,0
S:G$dmaConfig$0$0({32}STDMA14_CONFIG:S),F,0,0
S:Fdma$P0$0$0({1}SC:U),I,0,0
S:Fdma$SP$0$0({1}SC:U),I,0,0
S:Fdma$DPL0$0$0({1}SC:U),I,0,0
S:Fdma$DPH0$0$0({1}SC:U),I,0,0
S:Fdma$DPL1$0$0({1}SC:U),I,0,0
S:Fdma$DPH1$0$0({1}SC:U),I,0,0
S:Fdma$U0CSR$0$0({1}SC:U),I,0,0
S:Fdma$PCON$0$0({1}SC:U),I,0,0
S:Fdma$TCON$0$0({1}SC:U),I,0,0
S:Fdma$P0IFG$0$0({1}SC:U),I,0,0
S:Fdma$P1IFG$0$0({1}SC:U),I,0,0
S:Fdma$P2IFG$0$0({1}SC:U),I,0,0
S:Fdma$PICTL$0$0({1}SC:U),I,0,0
S:Fdma$P1IEN$0$0({1}SC:U),I,0,0
S:Fdma$P0INP$0$0({1}SC:U),I,0,0
S:Fdma$P1$0$0({1}SC:U),I,0,0
S:Fdma$RFIM$0$0({1}SC:U),I,0,0
S:Fdma$DPS$0$0({1}SC:U),I,0,0
S:Fdma$MPAGE$0$0({1}SC:U),I,0,0
S:Fdma$ENDIAN$0$0({1}SC:U),I,0,0
S:Fdma$S0CON$0$0({1}SC:U),I,0,0
S:Fdma$IEN2$0$0({1}SC:U),I,0,0
S:Fdma$S1CON$0$0({1}SC:U),I,0,0
S:Fdma$T2CT$0$0({1}SC:U),I,0,0
S:Fdma$T2PR$0$0({1}SC:U),I,0,0
S:Fdma$T2CTL$0$0({1}SC:U),I,0,0
S:Fdma$P2$0$0({1}SC:U),I,0,0
S:Fdma$WORIRQ$0$0({1}SC:U),I,0,0
S:Fdma$WORCTRL$0$0({1}SC:U),I,0,0
S:Fdma$WOREVT0$0$0({1}SC:U),I,0,0
S:Fdma$WOREVT1$0$0({1}SC:U),I,0,0
S:Fdma$WORTIME0$0$0({1}SC:U),I,0,0
S:Fdma$WORTIME1$0$0({1}SC:U),I,0,0
S:Fdma$IEN0$0$0({1}SC:U),I,0,0
S:Fdma$IP0$0$0({1}SC:U),I,0,0
S:Fdma$FWT$0$0({1}SC:U),I,0,0
S:Fdma$FADDRL$0$0({1}SC:U),I,0,0
S:Fdma$FADDRH$0$0({1}SC:U),I,0,0
S:Fdma$FCTL$0$0({1}SC:U),I,0,0
S:Fdma$FWDATA$0$0({1}SC:U),I,0,0
S:Fdma$ENCDI$0$0({1}SC:U),I,0,0
S:Fdma$ENCDO$0$0({1}SC:U),I,0,0
S:Fdma$ENCCS$0$0({1}SC:U),I,0,0
S:Fdma$ADCCON1$0$0({1}SC:U),I,0,0
S:Fdma$ADCCON2$0$0({1}SC:U),I,0,0
S:Fdma$ADCCON3$0$0({1}SC:U),I,0,0
S:Fdma$IEN1$0$0({1}SC:U),I,0,0
S:Fdma$IP1$0$0({1}SC:U),I,0,0
S:Fdma$ADCL$0$0({1}SC:U),I,0,0
S:Fdma$ADCH$0$0({1}SC:U),I,0,0
S:Fdma$RNDL$0$0({1}SC:U),I,0,0
S:Fdma$RNDH$0$0({1}SC:U),I,0,0
S:Fdma$SLEEP$0$0({1}SC:U),I,0,0
S:Fdma$IRCON$0$0({1}SC:U),I,0,0
S:Fdma$U0DBUF$0$0({1}SC:U),I,0,0
S:Fdma$U0BAUD$0$0({1}SC:U),I,0,0
S:Fdma$U0UCR$0$0({1}SC:U),I,0,0
S:Fdma$U0GCR$0$0({1}SC:U),I,0,0
S:Fdma$CLKCON$0$0({1}SC:U),I,0,0
S:Fdma$MEMCTR$0$0({1}SC:U),I,0,0
S:Fdma$WDCTL$0$0({1}SC:U),I,0,0
S:Fdma$T3CNT$0$0({1}SC:U),I,0,0
S:Fdma$T3CTL$0$0({1}SC:U),I,0,0
S:Fdma$T3CCTL0$0$0({1}SC:U),I,0,0
S:Fdma$T3CC0$0$0({1}SC:U),I,0,0
S:Fdma$T3CCTL1$0$0({1}SC:U),I,0,0
S:Fdma$T3CC1$0$0({1}SC:U),I,0,0
S:Fdma$PSW$0$0({1}SC:U),I,0,0
S:Fdma$DMAIRQ$0$0({1}SC:U),I,0,0
S:Fdma$DMA1CFGL$0$0({1}SC:U),I,0,0
S:Fdma$DMA1CFGH$0$0({1}SC:U),I,0,0
S:Fdma$DMA0CFGL$0$0({1}SC:U),I,0,0
S:Fdma$DMA0CFGH$0$0({1}SC:U),I,0,0
S:Fdma$DMAARM$0$0({1}SC:U),I,0,0
S:Fdma$DMAREQ$0$0({1}SC:U),I,0,0
S:Fdma$TIMIF$0$0({1}SC:U),I,0,0
S:Fdma$RFD$0$0({1}SC:U),I,0,0
S:Fdma$T1CC0L$0$0({1}SC:U),I,0,0
S:Fdma$T1CC0H$0$0({1}SC:U),I,0,0
S:Fdma$T1CC1L$0$0({1}SC:U),I,0,0
S:Fdma$T1CC1H$0$0({1}SC:U),I,0,0
S:Fdma$T1CC2L$0$0({1}SC:U),I,0,0
S:Fdma$T1CC2H$0$0({1}SC:U),I,0,0
S:Fdma$ACC$0$0({1}SC:U),I,0,0
S:Fdma$RFST$0$0({1}SC:U),I,0,0
S:Fdma$T1CNTL$0$0({1}SC:U),I,0,0
S:Fdma$T1CNTH$0$0({1}SC:U),I,0,0
S:Fdma$T1CTL$0$0({1}SC:U),I,0,0
S:Fdma$T1CCTL0$0$0({1}SC:U),I,0,0
S:Fdma$T1CCTL1$0$0({1}SC:U),I,0,0
S:Fdma$T1CCTL2$0$0({1}SC:U),I,0,0
S:Fdma$IRCON2$0$0({1}SC:U),I,0,0
S:Fdma$RFIF$0$0({1}SC:U),I,0,0
S:Fdma$T4CNT$0$0({1}SC:U),I,0,0
S:Fdma$T4CTL$0$0({1}SC:U),I,0,0
S:Fdma$T4CCTL0$0$0({1}SC:U),I,0,0
S:Fdma$T4CC0$0$0({1}SC:U),I,0,0
S:Fdma$T4CCTL1$0$0({1}SC:U),I,0,0
S:Fdma$T4CC1$0$0({1}SC:U),I,0,0
S:Fdma$B$0$0({1}SC:U),I,0,0
S:Fdma$PERCFG$0$0({1}SC:U),I,0,0
S:Fdma$ADCCFG$0$0({1}SC:U),I,0,0
S:Fdma$P0SEL$0$0({1}SC:U),I,0,0
S:Fdma$P1SEL$0$0({1}SC:U),I,0,0
S:Fdma$P2SEL$0$0({1}SC:U),I,0,0
S:Fdma$P1INP$0$0({1}SC:U),I,0,0
S:Fdma$P2INP$0$0({1}SC:U),I,0,0
S:Fdma$U1CSR$0$0({1}SC:U),I,0,0
S:Fdma$U1DBUF$0$0({1}SC:U),I,0,0
S:Fdma$U1BAUD$0$0({1}SC:U),I,0,0
S:Fdma$U1UCR$0$0({1}SC:U),I,0,0
S:Fdma$U1GCR$0$0({1}SC:U),I,0,0
S:Fdma$P0DIR$0$0({1}SC:U),I,0,0
S:Fdma$P1DIR$0$0({1}SC:U),I,0,0
S:Fdma$P2DIR$0$0({1}SC:U),I,0,0
S:Fdma$DMA0CFG$0$0({2}SI:U),I,0,0
S:Fdma$DMA1CFG$0$0({2}SI:U),I,0,0
S:Fdma$FADDR$0$0({2}SI:U),I,0,0
S:Fdma$ADC$0$0({2}SI:U),I,0,0
S:Fdma$T1CC0$0$0({2}SI:U),I,0,0
S:Fdma$T1CC1$0$0({2}SI:U),I,0,0
S:Fdma$T1CC2$0$0({2}SI:U),I,0,0
S:Fdma$P0_0$0$0({1}SX:U),J,0,0
S:Fdma$P0_1$0$0({1}SX:U),J,0,0
S:Fdma$P0_2$0$0({1}SX:U),J,0,0
S:Fdma$P0_3$0$0({1}SX:U),J,0,0
S:Fdma$P0_4$0$0({1}SX:U),J,0,0
S:Fdma$P0_5$0$0({1}SX:U),J,0,0
S:Fdma$P0_6$0$0({1}SX:U),J,0,0
S:Fdma$P0_7$0$0({1}SX:U),J,0,0
S:Fdma$_TCON_0$0$0({1}SX:U),J,0,0
S:Fdma$RFTXRXIF$0$0({1}SX:U),J,0,0
S:Fdma$_TCON_2$0$0({1}SX:U),J,0,0
S:Fdma$URX0IF$0$0({1}SX:U),J,0,0
S:Fdma$_TCON_4$0$0({1}SX:U),J,0,0
S:Fdma$ADCIF$0$0({1}SX:U),J,0,0
S:Fdma$_TCON_6$0$0({1}SX:U),J,0,0
S:Fdma$URX1IF$0$0({1}SX:U),J,0,0
S:Fdma$P1_0$0$0({1}SX:U),J,0,0
S:Fdma$P1_1$0$0({1}SX:U),J,0,0
S:Fdma$P1_2$0$0({1}SX:U),J,0,0
S:Fdma$P1_3$0$0({1}SX:U),J,0,0
S:Fdma$P1_4$0$0({1}SX:U),J,0,0
S:Fdma$P1_5$0$0({1}SX:U),J,0,0
S:Fdma$P1_6$0$0({1}SX:U),J,0,0
S:Fdma$P1_7$0$0({1}SX:U),J,0,0
S:Fdma$ENCIF_0$0$0({1}SX:U),J,0,0
S:Fdma$ENCIF_1$0$0({1}SX:U),J,0,0
S:Fdma$_SOCON2$0$0({1}SX:U),J,0,0
S:Fdma$_SOCON3$0$0({1}SX:U),J,0,0
S:Fdma$_SOCON4$0$0({1}SX:U),J,0,0
S:Fdma$_SOCON5$0$0({1}SX:U),J,0,0
S:Fdma$_SOCON6$0$0({1}SX:U),J,0,0
S:Fdma$_SOCON7$0$0({1}SX:U),J,0,0
S:Fdma$P2_0$0$0({1}SX:U),J,0,0
S:Fdma$P2_1$0$0({1}SX:U),J,0,0
S:Fdma$P2_2$0$0({1}SX:U),J,0,0
S:Fdma$P2_3$0$0({1}SX:U),J,0,0
S:Fdma$P2_4$0$0({1}SX:U),J,0,0
S:Fdma$P2_5$0$0({1}SX:U),J,0,0
S:Fdma$P2_6$0$0({1}SX:U),J,0,0
S:Fdma$P2_7$0$0({1}SX:U),J,0,0
S:Fdma$RFTXRXIE$0$0({1}SX:U),J,0,0
S:Fdma$ADCIE$0$0({1}SX:U),J,0,0
S:Fdma$URX0IE$0$0({1}SX:U),J,0,0
S:Fdma$URX1IE$0$0({1}SX:U),J,0,0
S:Fdma$ENCIE$0$0({1}SX:U),J,0,0
S:Fdma$STIE$0$0({1}SX:U),J,0,0
S:Fdma$_IEN06$0$0({1}SX:U),J,0,0
S:Fdma$EA$0$0({1}SX:U),J,0,0
S:Fdma$DMAIE$0$0({1}SX:U),J,0,0
S:Fdma$T1IE$0$0({1}SX:U),J,0,0
S:Fdma$T2IE$0$0({1}SX:U),J,0,0
S:Fdma$T3IE$0$0({1}SX:U),J,0,0
S:Fdma$T4IE$0$0({1}SX:U),J,0,0
S:Fdma$P0IE$0$0({1}SX:U),J,0,0
S:Fdma$_IEN16$0$0({1}SX:U),J,0,0
S:Fdma$_IEN17$0$0({1}SX:U),J,0,0
S:Fdma$DMAIF$0$0({1}SX:U),J,0,0
S:Fdma$T1IF$0$0({1}SX:U),J,0,0
S:Fdma$T2IF$0$0({1}SX:U),J,0,0
S:Fdma$T3IF$0$0({1}SX:U),J,0,0
S:Fdma$T4IF$0$0({1}SX:U),J,0,0
S:Fdma$P0IF$0$0({1}SX:U),J,0,0
S:Fdma$_IRCON6$0$0({1}SX:U),J,0,0
S:Fdma$STIF$0$0({1}SX:U),J,0,0
S:Fdma$P$0$0({1}SX:U),J,0,0
S:Fdma$F1$0$0({1}SX:U),J,0,0
S:Fdma$OV$0$0({1}SX:U),J,0,0
S:Fdma$RS0$0$0({1}SX:U),J,0,0
S:Fdma$RS1$0$0({1}SX:U),J,0,0
S:Fdma$F0$0$0({1}SX:U),J,0,0
S:Fdma$AC$0$0({1}SX:U),J,0,0
S:Fdma$CY$0$0({1}SX:U),J,0,0
S:Fdma$T3OVFIF$0$0({1}SX:U),J,0,0
S:Fdma$T3CH0IF$0$0({1}SX:U),J,0,0
S:Fdma$T3CH1IF$0$0({1}SX:U),J,0,0
S:Fdma$T4OVFIF$0$0({1}SX:U),J,0,0
S:Fdma$T4CH0IF$0$0({1}SX:U),J,0,0
S:Fdma$T4CH1IF$0$0({1}SX:U),J,0,0
S:Fdma$OVFIM$0$0({1}SX:U),J,0,0
S:Fdma$_TIMIF7$0$0({1}SX:U),J,0,0
S:Fdma$ACC_0$0$0({1}SX:U),J,0,0
S:Fdma$ACC_1$0$0({1}SX:U),J,0,0
S:Fdma$ACC_2$0$0({1}SX:U),J,0,0
S:Fdma$ACC_3$0$0({1}SX:U),J,0,0
S:Fdma$ACC_4$0$0({1}SX:U),J,0,0
S:Fdma$ACC_5$0$0({1}SX:U),J,0,0
S:Fdma$ACC_6$0$0({1}SX:U),J,0,0
S:Fdma$ACC_7$0$0({1}SX:U),J,0,0
S:Fdma$P2IF$0$0({1}SX:U),J,0,0
S:Fdma$UTX0IF$0$0({1}SX:U),J,0,0
S:Fdma$UTX1IF$0$0({1}SX:U),J,0,0
S:Fdma$P1IF$0$0({1}SX:U),J,0,0
S:Fdma$WDTIF$0$0({1}SX:U),J,0,0
S:Fdma$_IRCON25$0$0({1}SX:U),J,0,0
S:Fdma$_IRCON26$0$0({1}SX:U),J,0,0
S:Fdma$_IRCON27$0$0({1}SX:U),J,0,0
S:Fdma$B_0$0$0({1}SX:U),J,0,0
S:Fdma$B_1$0$0({1}SX:U),J,0,0
S:Fdma$B_2$0$0({1}SX:U),J,0,0
S:Fdma$B_3$0$0({1}SX:U),J,0,0
S:Fdma$B_4$0$0({1}SX:U),J,0,0
S:Fdma$B_5$0$0({1}SX:U),J,0,0
S:Fdma$B_6$0$0({1}SX:U),J,0,0
S:Fdma$B_7$0$0({1}SX:U),J,0,0
S:Fdma$U1ACTIVE$0$0({1}SX:U),J,0,0
S:Fdma$U1TX_BYTE$0$0({1}SX:U),J,0,0
S:Fdma$U1RX_BYTE$0$0({1}SX:U),J,0,0
S:Fdma$U1ERR$0$0({1}SX:U),J,0,0
S:Fdma$U1FE$0$0({1}SX:U),J,0,0
S:Fdma$U1SLAVE$0$0({1}SX:U),J,0,0
S:Fdma$U1RE$0$0({1}SX:U),J,0,0
S:Fdma$U1MODE$0$0({1}SX:U),J,0,0
