// Seed: 2470743004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  final $display(id_4 - id_1);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3
    , id_13,
    input uwire id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    output uwire id_8,
    output supply1 id_9,
    output wand id_10,
    input tri id_11
);
  assign id_9 = id_11;
  xor primCall (id_7, id_4, id_13, id_11, id_1, id_0);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_9 = 1;
endmodule
