// Seed: 3173769078
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = !1;
  assign id_1 = id_1;
  wire id_2;
  id_3(
      1, 1
  );
  wire id_4;
  wire id_5, id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_1 <= 1'b0;
  module_0(
      id_6
  );
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12;
endmodule
