# MIT License

# Copyright (c) 2022 Po Jui Shih
# Copyright (c) 2022 Hassaan Saadat
# Copyright (c) 2022 Sri Parameswaran
# Copyright (c) 2022 Hasindu Gamaarachchi

# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:

# The above copyright notice and this permission notice shall be included in all
# copies or substantial portions of the Software.

# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
# SOFTWARE.


# defaults
SIM ?= icarus
TOPLEVEL_LANG ?= verilog

ifneq ($(TOPLEVEL_LANG),verilog)
all:
	@echo "Skipping; DTW accel does not support VHDL at the top-level"
clean::

else

ifeq ($(SIM),icarus)
COMPILE_ARGS+=-I$(PWD)/src/
else
COMPILE_ARGS+=+incdir+$(PWD)/src/
endif

#DUT
VERILOG_SOURCES += $(PWD)/src/zynq_dtw.v \
				   $(PWD)/src/axi_lite_slave.v \
				   $(PWD)/src/axis_2_fifo.v \
				   $(PWD)/src/fifo.v \
				   $(PWD)/src/dtw_core.v \
				   $(PWD)/src/dtw_core_datapath.v \
				   $(PWD)/src/dtw_core_pe.v \

#Test Bench
VERILOG_SOURCES += $(PWD)/src/sim/cocotb_zynq_dtw.v

TOPLEVEL = tb_zynq_dtw
GPI_IMPL := vpi

MODULE = test_dut

include $(shell cocotb-config --makefiles)/Makefile.sim

# TODO: Add waveform generation

endif
