/*-------------------------------- Arctic Core ------------------------------
 * Copyright (C) 2013, ArcCore AB, Sweden, www.arccore.com.
 * Contact: <contact@arccore.com>
 * 
 * You may ONLY use this file:
 * 1)if you have a valid commercial ArcCore license and then in accordance with  
 * the terms contained in the written license agreement between you and ArcCore, 
 * or alternatively
 * 2)if you follow the terms found in GNU General Public License version 2 as 
 * published by the Free Software Foundation and appearing in the file 
 * LICENSE.GPL included in the packaging of this file or here 
 * <http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt>
 *-------------------------------- Arctic Core -----------------------------*/


/*
 * context.h
 *
 *  Created on: 7 jul 2009
 *      Author: mahi
 *
 * DESCRIPTION
 *   ARM Cortex-M3 (architecture ARMv7-M).
 *
 * REFERENCES
 * - Procedure Call Standard for the ARM Architecture, release 2.07
 *
 * REGISTER USE
 *   Args
 *     r0-r3
 *
 * RETURN
 *   ?? r0?
 *
 *   Non-volatile regs (saved by function call)
 *     r4-r8,r10,r11 and SP
 *
 *   Misc
 *     r9 - Platform specific ???
 *     r12 - IP (Intra Procedure call)
 *     r13 - SP
 *     r14 - LR
 *     r15 - PC
 *
 *   See "Procedure Call Standard for the ARMï¿½ Architecture" for more information.
 *
 *   Other:
 *   PSR
 *   PRIMASK[0]      0 - No effect,
 *                   1 - Prevents the activation of all exceptions with
 *                       configurable priority.
 *   FAULTMASK
 *   BASEPRI[7:4]    0x0 - No effect
 *                   !=0 -  When BASEPRI is set to a nonzero value, it prevents
 *                          the activation of all exceptions with same or lower
 *                          priority level as the BASEPRI value.
 *   CONTOROL
 *
 *
 * EXCEPTION FRAME
 *
 *   The following registers are auto-magically pushed by the CPU
 *   Pushes:
 *     <previous>
 *     xPSR
 *     PC (r15)
 *     LR (r14)
 *     r12,r3,r2,r1,r0
 *
 * EXCEPTION/IRQ TABLE
 *   The table is a combined exception and irq table. The first 16 (0 to 15) entries
 *   are exceptions and the rest are irq's.
 *   The table just lists the addresses of the handlers (offset of 4 bytes)
 *
 *   EXCEPTIONS
 *     There are fixed negative priority values for Reset, Hard fault and NMI.
 *     For the rest of the exceptions prio's can be set to 0-15. Priority 0 have higher
 *     priority than 1. Access through SHPRx.
 *
 *   IRQ
 *     The IRQ's also have 4-bits of priority. All IRQ prio's are squeezed into
 *     17 registers (4 in each) -> 68 IRQ's. Of the 8 bits accesssible to the
 *     priority only 4 bits are used, the least significant nibble is 0.
 *     Access through NVIC_IPR0 to IVPR_IPR16.
 *
 * EXCEPTION/IRQ FLOW
 *  MODES
 *    - Thread mode (normal execution). The privilige level can be set.
 *    - Handler mode (exception mode). The privilige level is always "priviliged"
 *
 *  STACKS
 *    Two stacks, process and main.
 *
 *  PRIORITY
 *    Reset, NMI and HardFault execute at fixed priorities of -3, -2, and -1 respectively.
 *    PRIMASK   : Setting this mask bit to 1 raises the execution priority to 0.
 *	  FAULTMASK : Setting this mask bit to 1 raises the execution priority to -1.
 *
 *  ENTRY
 *   - The exception hits
 *      - Irq_Handler() is called.
 *      - The processor now enters "handler" mode and saves
 *        - r0--r3,r12,LR,PC, xPSR on the current stack (MSR) (Don't use PSP)
 *        - Sets LR to EXC_RETURN (0xFFFF_FFFx)
 *
 *  EXIT
 *  - Exception return instructions are bx,poppc or ldr, ldm
 *  - When the interrupt return instruction is excuted, the registers
 *    - will be pop:ed back
 *    - The active bit in the NVIC controller will be clear
 *    - The ICSR register will ?????
 *
 *
 *  STRATEGY
 *  - _estack and
 *
 *
 *
 */

#ifndef CONTEXT_H_
#define CONTEXT_H_


#define SC_PATTERN		0xde
#define LC_PATTERN		0xad

/* Minimum alignment req */
#define ARCH_ALIGN		4

/* Small context (task swap==function call) */
#define SAVE_NVGPR(_x,_y)
#define RESTORE_NVGPR(_x,_y)

/* Save volatile regs, NOT preserved by function calls */
#define SAVE_VGPR(_x,_y)
#define RESTORE_VGPR(_x,_y)

/* Large context (interrupt) */
#define SAVE_ALL_GPR(_x,_y)
#define RESTORE_ALL_GPR(_x,_y)


// NVREGS: r4+r5+r6+r7+r8++r10+r11+lr = 9*4 = 36
// r4-r12 =
#define NVGPR_SIZE		40
// VGPR: 9*4 = 36
#define VGPR_SIZE		36
// SP + context
#define C_SIZE			8

#if defined(CFG_HW_FLOAT)
#define FLOAT_SC_SIZE		(4*16+4)
#define FLOAT_LC_SIZE		(4*32+4)
#else
#define FLOAT_SC_SIZE		0
#define FLOAT_LC_SIZE		0
#endif


//...
#define VGPR_LR_OFF		(C_SIZE+NVGPR_SIZE+FLOAT_SC_SIZE-4)
#define C_CONTEXT_OFFS  4
#define C_SP_OFF 		0


#define SC_SIZE			(NVGPR_SIZE+C_SIZE+FLOAT_SC_SIZE)

#if !defined(_ASSEMBLER_)
#include <stdint.h>




/* These are auto-magically pushed by the hardware */
typedef struct StackException {
	uint32_t r0;
	uint32_t r1;
	uint32_t r2;
	uint32_t r3;
	uint32_t r12;
	uint32_t lr;
	uint32_t pc;
	uint32_t xpsr;
} StackExceptionType;

typedef struct StackFunc {
    uint32_t r4;
    uint32_t r5;
    uint32_t r6;
    uint32_t r7;
    uint32_t r8;
    uint32_t r9;
    uint32_t r10;
    uint32_t r11;
    uint32_t lr;
} StackFuncType;



typedef struct StackNvgpr {
    uint32_t r4;
    uint32_t r5;
    uint32_t r6;
    uint32_t r7;
    uint32_t r8;
    uint32_t r10;
    uint32_t r11;
    uint32_t va;
} StackNvgprType;


typedef struct {
    uint32_t r0;
    uint32_t r1;
    uint32_t r2;

    uint32_t r3;
    uint32_t r4;
    uint32_t r5;
    uint32_t r6;

    uint32_t r7;
    uint32_t r8;
    uint32_t r9;
    uint32_t r10;

    uint32_t r11;
    uint32_t r12;       /* REG_SAVE */
    uint32_t lr;        /* REG_SAVE, lr */
    uint32_t pc;        /* rfeia + next address */
    uint32_t psr;
} Os_IsrFrameType;


struct StackVGpr {
    uint32_t i_have_no_idea;
};


typedef struct StackCallAndContext {
    uint32_t context;
    // possibly some backchains and other stuff here..
} StackCallAndContextType;

#endif /* _ASSEMBLER_ */


#endif /* CONTEXT_H_ */
