#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000101a450 .scope module, "ren_conv_top_wrapper" "ren_conv_top_wrapper" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0000000001242660 .param/l "COL_WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
P_0000000001242698 .param/l "IMG_ADDR_WIDTH" 0 2 18, +C4<00000000000000000000000000000110>;
P_00000000012426d0 .param/l "KERN_CNT_WIDTH" 0 2 17, +C4<00000000000000000000000000000011>;
P_0000000001242708 .param/l "KERN_COL_WIDTH" 0 2 15, +C4<00000000000000000000000000000011>;
P_0000000001242740 .param/l "NO_OF_INSTS" 0 2 14, +C4<00000000000000000000000000000100>;
P_0000000001242778 .param/l "RSLT_ADDR_WIDTH" 0 2 19, +C4<00000000000000000000000000000110>;
L_000000000127e990 .functor OR 1, v00000000012e7840_0, v00000000012f5fb0_0, C4<0>, C4<0>;
L_000000000127e7d0 .functor OR 1, L_000000000127e990, v000000000130d440_0, C4<0>, C4<0>;
L_000000000127e3e0 .functor OR 1, L_000000000127e7d0, v0000000001321870_0, C4<0>, C4<0>;
v0000000001320e70_0 .net *"_s0", 0 0, L_000000000127e990;  1 drivers
v0000000001320650_0 .net *"_s2", 0 0, L_000000000127e7d0;  1 drivers
o0000000001287c18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000013214b0_0 .net "wb_clk_i", 0 0, o0000000001287c18;  0 drivers
o0000000001287c48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001321050_0 .net "wb_rst_i", 0 0, o0000000001287c48;  0 drivers
v0000000001321f50_0 .net "wbs_ack_o", 0 0, L_000000000127e3e0;  1 drivers
v0000000001321730_0 .net "wbs_ack_out_0", 0 0, v00000000012e7840_0;  1 drivers
v000000000131fbb0_0 .net "wbs_ack_out_1", 0 0, v00000000012f5fb0_0;  1 drivers
v0000000001320790_0 .net "wbs_ack_out_2", 0 0, v000000000130d440_0;  1 drivers
v0000000001321a50_0 .net "wbs_ack_out_3", 0 0, v0000000001321870_0;  1 drivers
o0000000001287ca8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001320830_0 .net "wbs_adr_i", 31 0, o0000000001287ca8;  0 drivers
o0000000001287cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001321550_0 .net "wbs_cyc_i", 0 0, o0000000001287cd8;  0 drivers
o0000000001284b28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000013215f0_0 .net "wbs_dat_i", 31 0, o0000000001284b28;  0 drivers
v0000000001321690_0 .var "wbs_dat_o", 31 0;
v00000000013217d0_0 .net "wbs_dat_out_0", 31 0, L_000000000127fe20;  1 drivers
v0000000001321910_0 .net "wbs_dat_out_1", 31 0, L_000000000127e370;  1 drivers
v00000000013219b0_0 .net "wbs_dat_out_2", 31 0, L_000000000127ffe0;  1 drivers
v0000000001321af0_0 .net "wbs_dat_out_3", 31 0, L_000000000122b950;  1 drivers
o0000000001287d38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000001323b70_0 .net "wbs_sel_i", 3 0, o0000000001287d38;  0 drivers
o0000000001287d68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001324750_0 .net "wbs_stb_i", 0 0, o0000000001287d68;  0 drivers
o0000000001287d98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001322450_0 .net "wbs_we_i", 0 0, o0000000001287d98;  0 drivers
E_0000000001226cc0/0 .event edge, v00000000012e6c60_0, v00000000012e50e0_0, v00000000012f74f0_0, v00000000012f73b0_0;
E_0000000001226cc0/1 .event edge, v000000000130de40_0, v000000000130df80_0, v0000000001320470_0, v0000000001320290_0;
E_0000000001226cc0 .event/or E_0000000001226cc0/0, E_0000000001226cc0/1;
S_0000000001018e50 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 2 63, 3 11 0, S_000000000101a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_00000000010147e0 .param/l "COL_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_0000000001014818 .param/l "IMG_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000110>;
P_0000000001014850 .param/l "KERN_CNT_WIDTH" 0 3 18, +C4<00000000000000000000000000000011>;
P_0000000001014888 .param/l "KERN_COL_WIDTH" 0 3 16, +C4<00000000000000000000000000000011>;
P_00000000010148c0 .param/l "MY_ADDR" 0 3 13, C4<000000000000000000000000000110000>;
P_00000000010148f8 .param/l "MY_ADDR_LSB" 0 3 15, +C4<00000000000000000000000000011000>;
P_0000000001014930 .param/l "MY_ADDR_MSB" 0 3 14, +C4<00000000000000000000000000100000>;
P_0000000001014968 .param/l "RSLT_ADDR_WIDTH" 0 3 20, +C4<00000000000000000000000000000110>;
L_000000000127e840 .functor BUFZ 1, o0000000001287c18, C4<0>, C4<0>, C4<0>;
L_000000000127e5a0 .functor BUFZ 1, o0000000001287c48, C4<0>, C4<0>, C4<0>;
L_000000000127f1e0 .functor AND 1, L_000000000131f890, o0000000001287cd8, C4<1>, C4<1>;
L_000000000127f9c0 .functor AND 1, L_000000000127f1e0, o0000000001287d68, C4<1>, C4<1>;
L_000000000127fe20 .functor BUFZ 32, v00000000012e5860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000127f090 .functor AND 1, L_000000000131ec10, L_000000000127f9c0, C4<1>, C4<1>;
L_000000000127fbf0 .functor AND 1, L_000000000127f090, o0000000001287d98, C4<1>, C4<1>;
L_000000000127e6f0 .functor AND 1, L_000000000131e0d0, L_000000000127f9c0, C4<1>, C4<1>;
L_000000000127f8e0 .functor AND 1, L_000000000127e6f0, o0000000001287d98, C4<1>, C4<1>;
L_000000000127f560 .functor AND 1, L_000000000131d770, L_000000000127f9c0, C4<1>, C4<1>;
L_000000000127f720 .functor AND 1, L_000000000127f560, o0000000001287d98, C4<1>, C4<1>;
L_000000000127e680 .functor AND 1, L_000000000131db30, L_000000000127f9c0, C4<1>, C4<1>;
L_000000000127f870 .functor AND 1, L_000000000127e680, o0000000001287d98, C4<1>, C4<1>;
L_000000000127eca0 .functor OR 1, L_000000000127e5a0, L_000000000131de50, C4<0>, C4<0>;
L_000000000127f950 .functor NOT 1, v0000000001228890_0, C4<0>, C4<0>, C4<0>;
L_000000000127f410 .functor AND 1, v00000000011bf3a0_0, L_000000000127f950, C4<1>, C4<1>;
L_000000000133d940 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v00000000012e2f20_0 .net/2u *"_s10", 32 0, L_000000000133d940;  1 drivers
v00000000012e2e80_0 .net *"_s12", 0 0, L_000000000131f890;  1 drivers
v00000000012e4c80_0 .net *"_s14", 0 0, L_000000000127f1e0;  1 drivers
v00000000012e31a0_0 .net *"_s23", 1 0, L_000000000131d6d0;  1 drivers
v00000000012e37e0_0 .net *"_s24", 31 0, L_000000000131eb70;  1 drivers
L_000000000133d988 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012e4d20_0 .net *"_s27", 29 0, L_000000000133d988;  1 drivers
L_000000000133d9d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012e3380_0 .net/2u *"_s28", 31 0, L_000000000133d9d0;  1 drivers
v00000000012e2fc0_0 .net *"_s30", 0 0, L_000000000131ec10;  1 drivers
v00000000012e4dc0_0 .net *"_s32", 0 0, L_000000000127f090;  1 drivers
v00000000012e45a0_0 .net *"_s37", 1 0, L_000000000131dc70;  1 drivers
v00000000012e4e60_0 .net *"_s38", 31 0, L_000000000131ea30;  1 drivers
L_000000000133da18 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012e3740_0 .net *"_s41", 29 0, L_000000000133da18;  1 drivers
L_000000000133da60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000012e4fa0_0 .net/2u *"_s42", 31 0, L_000000000133da60;  1 drivers
v00000000012e3060_0 .net *"_s44", 0 0, L_000000000131e0d0;  1 drivers
v00000000012e4500_0 .net *"_s46", 0 0, L_000000000127e6f0;  1 drivers
v00000000012e3100_0 .net *"_s5", 7 0, L_000000000131f2f0;  1 drivers
v00000000012e2a20_0 .net *"_s51", 1 0, L_000000000131d590;  1 drivers
v00000000012e4960_0 .net *"_s52", 31 0, L_000000000131f4d0;  1 drivers
L_000000000133daa8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012e3420_0 .net *"_s55", 29 0, L_000000000133daa8;  1 drivers
L_000000000133daf0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000012e4320_0 .net/2u *"_s56", 31 0, L_000000000133daf0;  1 drivers
v00000000012e4140_0 .net *"_s58", 0 0, L_000000000131d770;  1 drivers
v00000000012e3560_0 .net *"_s6", 32 0, L_000000000131e8f0;  1 drivers
v00000000012e4a00_0 .net *"_s60", 0 0, L_000000000127f560;  1 drivers
v00000000012e34c0_0 .net *"_s65", 1 0, L_000000000131ee90;  1 drivers
v00000000012e3600_0 .net *"_s66", 31 0, L_000000000131e530;  1 drivers
L_000000000133db38 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012e3b00_0 .net *"_s69", 29 0, L_000000000133db38;  1 drivers
L_000000000133db80 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000012e36a0_0 .net/2u *"_s70", 31 0, L_000000000133db80;  1 drivers
v00000000012e3880_0 .net *"_s72", 0 0, L_000000000131db30;  1 drivers
v00000000012e4640_0 .net *"_s74", 0 0, L_000000000127e680;  1 drivers
L_000000000133d8f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012e4780_0 .net *"_s9", 24 0, L_000000000133d8f8;  1 drivers
v00000000012e3c40_0 .net *"_s94", 0 0, L_000000000127f950;  1 drivers
v00000000012e3ce0_0 .net "accum_ovrflow", 0 0, v00000000011ecf50_0;  1 drivers
v00000000012e3d80_0 .net "clk", 0 0, L_000000000127e840;  1 drivers
v00000000012e3e20_0 .net "cols", 7 0, L_000000000131df90;  1 drivers
v00000000012e4000_0 .net "data_out_regs", 31 0, v0000000001255dc0_0;  1 drivers
v00000000012e40a0_0 .net "data_out_result", 7 0, v00000000012e2de0_0;  1 drivers
v00000000012e4820_0 .net "done", 0 0, v0000000001228890_0;  1 drivers
v00000000012e41e0_0 .net "en_max_pool", 0 0, L_000000000131f390;  1 drivers
v00000000012e5220_0 .net "img_addr", 5 0, v00000000011bcc40_0;  1 drivers
v00000000012e5ae0_0 .net "img_data", 23 0, v000000000122a5f0_0;  1 drivers
v00000000012e6f80_0 .net "kern_addr", 5 0, v00000000011bddc0_0;  1 drivers
v00000000012e63a0_0 .net "kern_addr_mode", 0 0, L_000000000131e210;  1 drivers
v00000000012e77a0_0 .net "kern_cols", 2 0, L_000000000131d310;  1 drivers
v00000000012e59a0_0 .net "kern_data", 23 0, v000000000122aa50_0;  1 drivers
v00000000012e72a0_0 .net "kerns", 2 0, L_000000000131d810;  1 drivers
v00000000012e6800_0 .net "mask", 2 0, L_000000000131e5d0;  1 drivers
v00000000012e5860_0 .var "rdata", 31 0;
v00000000012e7840_0 .var "ready", 0 0;
v00000000012e7660_0 .net "reset", 0 0, L_000000000127e5a0;  1 drivers
v00000000012e57c0_0 .net "result_addr", 5 0, v00000000011beae0_0;  1 drivers
v00000000012e7700_0 .net "result_cols", 7 0, L_000000000131da90;  1 drivers
v00000000012e5900_0 .net "result_data", 7 0, v00000000011c0480_0;  1 drivers
v00000000012e5540_0 .net "result_valid", 0 0, v00000000011bf3a0_0;  1 drivers
v00000000012e64e0_0 .net "shift", 3 0, L_000000000131e030;  1 drivers
v00000000012e5a40_0 .net "soft_reset", 0 0, L_000000000131de50;  1 drivers
v00000000012e5720_0 .net "start", 0 0, L_000000000131edf0;  1 drivers
v00000000012e5b80_0 .net "stride", 7 0, L_000000000131ef30;  1 drivers
v00000000012e5400_0 .net "valid", 0 0, L_000000000127f9c0;  1 drivers
v00000000012e5c20_0 .net "wb_clk_i", 0 0, o0000000001287c18;  alias, 0 drivers
v00000000012e69e0_0 .net "wb_rst_i", 0 0, o0000000001287c48;  alias, 0 drivers
v00000000012e50e0_0 .net "wbs_ack_o", 0 0, v00000000012e7840_0;  alias, 1 drivers
v00000000012e7020_0 .net "wbs_adr_i", 31 0, o0000000001287ca8;  alias, 0 drivers
v00000000012e7160_0 .net "wbs_cyc_i", 0 0, o0000000001287cd8;  alias, 0 drivers
v00000000012e5ea0_0 .net "wbs_dat_i", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012e6c60_0 .net "wbs_dat_o", 31 0, L_000000000127fe20;  alias, 1 drivers
v00000000012e6ee0_0 .net "wbs_sel_i", 3 0, o0000000001287d38;  alias, 0 drivers
v00000000012e70c0_0 .net "wbs_stb_i", 0 0, o0000000001287d68;  alias, 0 drivers
v00000000012e6120_0 .net "wbs_we_i", 0 0, o0000000001287d98;  alias, 0 drivers
v00000000012e7340_0 .net "we_img_ram", 0 0, L_000000000127f8e0;  1 drivers
v00000000012e5180_0 .net "we_kern_ram", 0 0, L_000000000127f720;  1 drivers
v00000000012e54a0_0 .net "we_regs", 0 0, L_000000000127fbf0;  1 drivers
v00000000012e55e0_0 .net "we_res_ram", 0 0, L_000000000127f870;  1 drivers
L_000000000131f2f0 .part o0000000001287ca8, 24, 8;
L_000000000131e8f0 .concat [ 8 25 0 0], L_000000000131f2f0, L_000000000133d8f8;
L_000000000131f890 .cmp/eq 33, L_000000000131e8f0, L_000000000133d940;
L_000000000131d6d0 .part o0000000001287ca8, 8, 2;
L_000000000131eb70 .concat [ 2 30 0 0], L_000000000131d6d0, L_000000000133d988;
L_000000000131ec10 .cmp/eq 32, L_000000000131eb70, L_000000000133d9d0;
L_000000000131dc70 .part o0000000001287ca8, 8, 2;
L_000000000131ea30 .concat [ 2 30 0 0], L_000000000131dc70, L_000000000133da18;
L_000000000131e0d0 .cmp/eq 32, L_000000000131ea30, L_000000000133da60;
L_000000000131d590 .part o0000000001287ca8, 8, 2;
L_000000000131f4d0 .concat [ 2 30 0 0], L_000000000131d590, L_000000000133daa8;
L_000000000131d770 .cmp/eq 32, L_000000000131f4d0, L_000000000133daf0;
L_000000000131ee90 .part o0000000001287ca8, 8, 2;
L_000000000131e530 .concat [ 2 30 0 0], L_000000000131ee90, L_000000000133db38;
L_000000000131db30 .cmp/eq 32, L_000000000131e530, L_000000000133db80;
L_000000000131e670 .part o0000000001287ca8, 2, 2;
L_000000000131e7b0 .part L_000000000131ef30, 0, 6;
L_000000000131f570 .part L_000000000131da90, 0, 6;
L_000000000131f7f0 .part o0000000001284b28, 0, 24;
L_000000000139a850 .part o0000000001287ca8, 2, 6;
L_00000000013987d0 .part o0000000001284b28, 0, 24;
L_000000000139a5d0 .part o0000000001287ca8, 2, 6;
L_000000000139a030 .part o0000000001287ca8, 2, 6;
S_00000000010149b0 .scope module, "cfg_regs_inst" "regs" 3 94, 4 12 0, S_0000000001018e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0000000001226d00 .param/l "DWIDTH" 0 4 14, +C4<00000000000000000000000000100000>;
v0000000001255fa0_0 .net *"_s6", 29 0, L_000000000131f250;  1 drivers
v00000000012560e0_0 .net "accum_ovrflow", 0 0, v00000000011ecf50_0;  alias, 1 drivers
v0000000001255500_0 .net "addr", 1 0, L_000000000131e670;  1 drivers
v0000000001255320_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000012553c0_0 .net "cols", 7 0, L_000000000131df90;  alias, 1 drivers
v0000000001255be0_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012556e0_0 .net "data_out", 31 0, v0000000001255dc0_0;  alias, 1 drivers
v0000000001254380_0 .net "done", 0 0, v0000000001228890_0;  alias, 1 drivers
v0000000001254240_0 .net "en_max_pool", 0 0, L_000000000131f390;  alias, 1 drivers
v00000000012533e0_0 .net "kern_addr_mode", 0 0, L_000000000131e210;  alias, 1 drivers
v00000000012529e0_0 .net "kern_cols", 2 0, L_000000000131d310;  alias, 1 drivers
v00000000012526c0_0 .net "kerns", 2 0, L_000000000131d810;  alias, 1 drivers
v0000000001252a80_0 .net "mask", 2 0, L_000000000131e5d0;  alias, 1 drivers
v00000000012523a0 .array "regs", 4 0;
v00000000012523a0_0 .net v00000000012523a0 0, 31 0, v0000000001255960_0; 1 drivers
v00000000012523a0_1 .net v00000000012523a0 1, 31 0, v0000000001255d20_0; 1 drivers
v00000000012523a0_2 .net v00000000012523a0 2, 31 0, v0000000001254c40_0; 1 drivers
v00000000012523a0_3 .net v00000000012523a0 3, 31 0, v0000000001255000_0; 1 drivers
o0000000001285068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000012523a0_4 .net v00000000012523a0 4, 31 0, o0000000001285068; 0 drivers
v0000000001254060_0 .net "reset", 0 0, L_000000000127e5a0;  alias, 1 drivers
v00000000012542e0_0 .net "result_cols", 7 0, L_000000000131da90;  alias, 1 drivers
v00000000012524e0_0 .net "shift", 3 0, L_000000000131e030;  alias, 1 drivers
v0000000001252800_0 .net "soft_reset", 0 0, L_000000000131de50;  alias, 1 drivers
v0000000001253660_0 .net "start", 0 0, L_000000000131edf0;  alias, 1 drivers
v0000000001252da0_0 .net "stride", 7 0, L_000000000131ef30;  alias, 1 drivers
v0000000001252ee0_0 .net "wr_en", 0 0, L_000000000127fbf0;  alias, 1 drivers
L_000000000131f250 .part v0000000001255960_0, 2, 30;
L_000000000131d450 .concat [ 1 1 30 0], v0000000001228890_0, v00000000011ecf50_0, L_000000000131f250;
L_000000000131edf0 .part v0000000001255960_0, 2, 1;
L_000000000131de50 .part v0000000001255960_0, 3, 1;
L_000000000131d310 .part v0000000001255d20_0, 0, 3;
L_000000000131df90 .part v0000000001255d20_0, 8, 8;
L_000000000131d810 .part v0000000001255d20_0, 16, 3;
L_000000000131ef30 .part v0000000001255d20_0, 24, 8;
L_000000000131da90 .part v0000000001254c40_0, 0, 8;
L_000000000131e030 .part v0000000001254c40_0, 8, 4;
L_000000000131e210 .part v0000000001254c40_0, 16, 1;
L_000000000131f390 .part v0000000001254c40_0, 17, 1;
L_000000000131e5d0 .part v0000000001254c40_0, 18, 3;
S_0000000001009c40 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 51, 5 15 0, S_00000000010149b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_00000000012269c0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v00000000012555a0_0 .net "addr", 1 0, L_000000000131e670;  alias, 1 drivers
v00000000012558c0_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v0000000001255960_0 .var "ctrl0", 31 0;
v0000000001255d20_0 .var "ctrl1", 31 0;
v0000000001254c40_0 .var "ctrl2", 31 0;
v0000000001255000_0 .var "ctrl3", 31 0;
v0000000001255640_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v0000000001255dc0_0 .var "data_out", 31 0;
v0000000001255820_0 .net "reset", 0 0, L_000000000127e5a0;  alias, 1 drivers
v0000000001255140_0 .net "status0", 31 0, L_000000000131d450;  1 drivers
v0000000001255f00_0 .net "status1", 31 0, v0000000001255d20_0;  alias, 1 drivers
v00000000012551e0_0 .net "status2", 31 0, v0000000001254c40_0;  alias, 1 drivers
v0000000001255280_0 .net "status3", 31 0, v0000000001255000_0;  alias, 1 drivers
v0000000001255aa0_0 .net "wr_en", 0 0, L_000000000127fbf0;  alias, 1 drivers
E_0000000001227180/0 .event edge, v00000000012555a0_0, v0000000001255140_0, v0000000001255d20_0, v0000000001254c40_0;
E_0000000001227180/1 .event edge, v0000000001255000_0;
E_0000000001227180 .event/or E_0000000001227180/0, E_0000000001227180/1;
E_0000000001227240 .event posedge, v00000000012558c0_0;
S_0000000000ff8b80 .scope module, "img_dffram" "dffram" 3 156, 6 1 0, S_0000000001018e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123f420 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123f458 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0000000001255460_0 .net "adr_r", 5 0, v00000000011bcc40_0;  alias, 1 drivers
v0000000001253160_0 .net "adr_w", 5 0, L_000000000139a850;  1 drivers
v0000000001253b60_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v000000000122a910_0 .net "dat_i", 23 0, L_000000000131f7f0;  1 drivers
v000000000122aeb0_0 .var "dat_o", 23 0;
v000000000122a5f0_0 .var "dat_o2", 23 0;
v000000000122a0f0 .array "r", 63 0, 23 0;
v000000000122b130_0 .net "we", 0 0, L_000000000127f8e0;  alias, 1 drivers
S_0000000000ff8d10 .scope module, "kerns_dffram" "dffram" 3 172, 6 1 0, S_0000000001018e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123e9a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123e9d8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v000000000122b1d0_0 .net "adr_r", 5 0, v00000000011bddc0_0;  alias, 1 drivers
v000000000122a370_0 .net "adr_w", 5 0, L_000000000139a5d0;  1 drivers
v0000000001229c90_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v000000000122a4b0_0 .net "dat_i", 23 0, L_00000000013987d0;  1 drivers
v000000000122a9b0_0 .var "dat_o", 23 0;
v000000000122aa50_0 .var "dat_o2", 23 0;
v0000000001227670 .array "r", 63 0, 23 0;
v0000000001229ab0_0 .net "we", 0 0, L_000000000127f720;  alias, 1 drivers
S_0000000000feee40 .scope module, "ren_conv_inst" "ren_conv" 3 126, 7 25 0, S_0000000001018e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0000000000feefd0 .param/l "COL_WIDTH" 0 7 28, +C4<00000000000000000000000000001000>;
P_0000000000fef008 .param/l "IMG_ADDR_WIDTH" 0 7 30, +C4<00000000000000000000000000000110>;
P_0000000000fef040 .param/l "IMG_DWIDTH" 0 7 33, +C4<00000000000000000000000000011000>;
P_0000000000fef078 .param/l "KERN_CNT_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0000000000fef0b0 .param/l "KERN_COL_WIDTH" 0 7 27, +C4<00000000000000000000000000000011>;
P_0000000000fef0e8 .param/l "KERN_DWIDTH" 0 7 34, +C4<00000000000000000000000000011000>;
P_0000000000fef120 .param/l "RESULT_DWIDTH" 0 7 35, +C4<00000000000000000000000000001000>;
P_0000000000fef158 .param/l "RSLT_ADDR_WIDTH" 0 7 31, +C4<00000000000000000000000000000110>;
P_0000000000fef190 .param/l "SHFT_WIDTH" 0 7 32, +C4<00000000000000000000000000000100>;
v00000000011ae870_0 .net "accum_ovrflow", 0 0, v00000000011ecf50_0;  alias, 1 drivers
v00000000010e1e30_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000010e1f70_0 .net "clr_col_cnt", 0 0, v0000000001228ed0_0;  1 drivers
v00000000010e1430_0 .net "clr_k_col_cnt", 0 0, v00000000012287f0_0;  1 drivers
v00000000010e0a30_0 .net "cols", 7 0, L_000000000131df90;  alias, 1 drivers
v00000000012e2b60_0 .net "done", 0 0, v0000000001228890_0;  alias, 1 drivers
v00000000012e2c00_0 .net "en_max_pool", 0 0, L_000000000131f390;  alias, 1 drivers
v00000000012e5040_0 .net "img_addr", 5 0, v00000000011bcc40_0;  alias, 1 drivers
v00000000012e39c0_0 .net "img_data", 23 0, v000000000122a5f0_0;  alias, 1 drivers
v00000000012e3240_0 .net "kern_addr", 5 0, v00000000011bddc0_0;  alias, 1 drivers
v00000000012e2d40_0 .net "kern_addr_mode", 0 0, L_000000000131e210;  alias, 1 drivers
v00000000012e3ec0_0 .net "kern_cols", 2 0, L_000000000131d310;  alias, 1 drivers
v00000000012e3a60_0 .net "kern_data", 23 0, v000000000122aa50_0;  alias, 1 drivers
v00000000012e46e0_0 .net "kerns", 2 0, L_000000000131d810;  alias, 1 drivers
v00000000012e4aa0_0 .net "mask", 2 0, L_000000000131e5d0;  alias, 1 drivers
v00000000012e3f60_0 .net "reset", 0 0, L_000000000127eca0;  1 drivers
v00000000012e43c0_0 .net "result_addr", 5 0, v00000000011beae0_0;  alias, 1 drivers
v00000000012e32e0_0 .net "result_cols", 5 0, L_000000000131f570;  1 drivers
v00000000012e3ba0_0 .net "result_data", 7 0, v00000000011c0480_0;  alias, 1 drivers
v00000000012e2ca0_0 .net "result_valid", 0 0, v00000000011bf3a0_0;  alias, 1 drivers
v00000000012e4280_0 .net "shift", 3 0, L_000000000131e030;  alias, 1 drivers
v00000000012e2ac0_0 .net "start", 0 0, L_000000000131edf0;  alias, 1 drivers
v00000000012e28e0_0 .net "stride", 5 0, L_000000000131e7b0;  1 drivers
S_0000000000fe5980 .scope module, "agu_inst" "agu" 7 81, 8 24 0, S_0000000000feee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000125cb20 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_000000000125cb58 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_000000000125cb90 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_000000000125cbc8 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_000000000125cc00 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0000000001227c10_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v0000000001228ed0_0 .var "clr_col_cnt", 0 0;
v0000000001229330_0 .var "clr_img_addr", 0 0;
v0000000001227df0_0 .var "clr_img_st", 0 0;
v00000000012287f0_0 .var "clr_k_col_cnt", 0 0;
v0000000001227cb0_0 .var "clr_kerns_cnt", 0 0;
v0000000001227f30_0 .net "clr_kerns_cnt_d", 7 0, v0000000001228750_0;  1 drivers
v00000000012298d0_0 .var "clr_result_addr", 0 0;
v0000000001229b50_0 .var "col_cnt", 7 0;
v0000000001228110_0 .net "cols", 7 0, L_000000000131df90;  alias, 1 drivers
v0000000001228890_0 .var "done", 0 0;
v0000000001228570_0 .var "en_col_cnt", 0 0;
v0000000001228610_0 .var "en_img_addr", 0 0;
v0000000001229830_0 .var "en_img_st", 0 0;
v00000000012286b0_0 .var "en_k_col_cnt", 0 0;
v0000000001229150_0 .var "en_kerns_cnt", 0 0;
v0000000001227490_0 .net "en_result_addr", 0 0, v00000000011bf3a0_0;  alias, 1 drivers
v00000000011bcc40_0 .var "img_addr", 5 0;
v00000000011bd6e0_0 .var "img_st", 5 0;
v00000000011bdc80_0 .var "k_col_cnt", 2 0;
v00000000011bddc0_0 .var "kern_addr", 5 0;
v00000000011be680_0 .net "kern_addr_mode", 0 0, L_000000000131e210;  alias, 1 drivers
v00000000011be2c0_0 .net "kern_cols", 2 0, L_000000000131d310;  alias, 1 drivers
v00000000011be720_0 .net "kerns", 2 0, L_000000000131d810;  alias, 1 drivers
v00000000011be7c0_0 .var "kerns_cnt", 2 0;
v00000000011bd3c0_0 .net "reset", 0 0, L_000000000127eca0;  alias, 1 drivers
v00000000011beae0_0 .var "result_addr", 5 0;
v00000000011bed60_0 .net "result_cols", 5 0, L_000000000131f570;  alias, 1 drivers
v00000000011bc600_0 .net "start", 0 0, L_000000000131edf0;  alias, 1 drivers
v00000000011bc880_0 .var "start_d", 0 0;
v00000000011bfd00_0 .var "start_pedge", 0 0;
v00000000011bf4e0_0 .net "stride", 5 0, L_000000000131e7b0;  alias, 1 drivers
E_00000000012272c0 .event edge, v00000000011beae0_0, v00000000011bed60_0, v0000000001227490_0;
E_0000000001226680 .event edge, v0000000001253660_0, v00000000011bc880_0;
E_0000000001217a00 .event edge, v00000000012533e0_0, v00000000011be7c0_0, v00000000011bdc80_0;
E_0000000001217580 .event edge, v0000000001253660_0;
E_0000000001217a80 .event edge, v00000000012287f0_0;
E_0000000001217600 .event edge, v0000000001228ed0_0;
E_0000000001217780 .event edge, v00000000011be7c0_0, v00000000012526c0_0, v0000000001229150_0;
E_0000000001217ec0 .event edge, v0000000001229b50_0, v00000000012553c0_0, v0000000001228570_0;
E_0000000001218200 .event edge, v00000000011bdc80_0, v00000000012529e0_0, v0000000001253660_0;
S_0000000000fe2be0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0000000000fe5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001217b40 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v00000000012278f0_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v0000000001228750_0 .var "par_out", 7 0;
v00000000012295b0_0 .net "reset", 0 0, L_000000000127eca0;  alias, 1 drivers
v00000000012282f0_0 .net "ser_in", 0 0, v0000000001227cb0_0;  1 drivers
S_0000000000fe2d70 .scope module, "datapath_inst" "datapath" 7 109, 10 1 0, S_0000000000feee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0000000000fdfac0 .param/l "CLR_DLY" 0 10 162, +C4<00000000000000000000000000000010>;
P_0000000000fdfaf8 .param/l "CLR_DLY_WIDTH" 0 10 163, +C4<00000000000000000000000000000011>;
P_0000000000fdfb30 .param/l "DLY_WIDTH" 0 10 146, +C4<00000000000000000000000000010000>;
P_0000000000fdfb68 .param/l "IMG_DWIDTH" 0 10 3, +C4<00000000000000000000000000011000>;
P_0000000000fdfba0 .param/l "KERN_DWIDTH" 0 10 4, +C4<00000000000000000000000000011000>;
P_0000000000fdfbd8 .param/l "RESULT_DWIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000000000fdfc10 .param/l "SHFT_WIDTH" 0 10 6, +C4<00000000000000000000000000000100>;
L_000000000127e450 .functor OR 1, L_000000000127eca0, L_000000000131e710, C4<0>, C4<0>;
L_000000000127f330 .functor AND 1, v000000000119fa40_0, L_000000000131f430, C4<1>, C4<1>;
v00000000011ef110_0 .net *"_s13", 0 0, L_000000000131e710;  1 drivers
v00000000011ef1b0_0 .net *"_s17", 0 0, L_000000000131f430;  1 drivers
v00000000011ecf50_0 .var "accum_ovrflow", 0 0;
v00000000011ed3b0_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000011ed450_0 .net "clr_col_cnt", 0 0, v0000000001228ed0_0;  alias, 1 drivers
v00000000011ed4f0_0 .net "clr_col_cnt_d", 7 0, v00000000011ee8f0_0;  1 drivers
v00000000011a0940_0 .net "clr_k_col_cnt", 0 0, v00000000012287f0_0;  alias, 1 drivers
v000000000119edc0_0 .net "clr_k_col_cnt_d", 2 0, v00000000011eefd0_0;  1 drivers
v000000000119fa40_0 .var "clr_mult_accum", 0 0;
v000000000119f860_0 .net "en_max_pool", 0 0, L_000000000131f390;  alias, 1 drivers
v00000000011a0440_0 .net "img_data", 23 0, v000000000122a5f0_0;  alias, 1 drivers
v00000000011a0800_0 .net "kern_data", 23 0, v000000000122aa50_0;  alias, 1 drivers
v00000000011a0080_0 .net "mask", 2 0, L_000000000131e5d0;  alias, 1 drivers
v000000000119f400_0 .var "mult_accum", 19 0;
v000000000119fb80_0 .var "mult_accum_mux", 20 0;
v00000000011a0120_0 .var "mult_accum_r", 20 0;
v000000000119f5e0_0 .net "mult_out0", 15 0, v00000000011f0010_0;  1 drivers
v000000000119ec80_0 .var "mult_out0_r", 15 0;
v000000000119fea0_0 .net "mult_out1", 15 0, v00000000011ed630_0;  1 drivers
v000000000119f720_0 .var "mult_out1_r", 15 0;
v00000000011a0260_0 .net "mult_out2", 15 0, v00000000011ed9f0_0;  1 drivers
v000000000119ff40_0 .var "mult_out2_r", 15 0;
v000000000119eb40_0 .net "reset", 0 0, L_000000000127eca0;  alias, 1 drivers
v000000000119f4a0_0 .net "result_data", 7 0, v00000000011c0480_0;  alias, 1 drivers
v000000000119fc20_0 .net "result_valid", 0 0, v00000000011bf3a0_0;  alias, 1 drivers
v000000000119fcc0_0 .net "shift", 3 0, L_000000000131e030;  alias, 1 drivers
v00000000011af770_0 .net "shift_out", 7 0, v00000000011ef070_0;  1 drivers
v00000000011afb30_0 .net "start", 0 0, L_000000000131edf0;  alias, 1 drivers
v00000000011b0030_0 .net "start_d", 15 0, v00000000011eeb70_0;  1 drivers
E_0000000001217c00 .event edge, v00000000011eefd0_0, v00000000011eeb70_0;
E_0000000001217c40 .event edge, v00000000011a0120_0;
E_00000000012176c0 .event edge, v000000000119fa40_0, v00000000011a0120_0;
L_000000000131efd0 .part v000000000122a5f0_0, 0, 8;
L_000000000131e2b0 .part v000000000122aa50_0, 0, 8;
L_000000000131e350 .part v000000000122a5f0_0, 8, 8;
L_000000000131e850 .part v000000000122aa50_0, 8, 8;
L_000000000131f110 .part v000000000122a5f0_0, 16, 8;
L_000000000131e3f0 .part v000000000122aa50_0, 16, 8;
L_000000000131e710 .part v00000000011ee8f0_0, 3, 1;
L_000000000131f430 .part v00000000011eeb70_0, 2, 1;
S_0000000000fdfc50 .scope module, "max_pool_inst" "max_pool" 10 135, 11 12 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0000000001217740 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v00000000011bff80_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000011c00c0_0 .net "data_in", 7 0, v00000000011ef070_0;  alias, 1 drivers
v00000000011c0480_0 .var "data_out", 7 0;
v00000000011bf300_0 .var "data_r", 7 0;
v00000000011bf620_0 .net "en_maxpool", 0 0, L_000000000131f390;  alias, 1 drivers
v00000000011c0160_0 .var "max_pool_out", 7 0;
v00000000011befe0_0 .var "max_pool_valid", 0 0;
v00000000011bf8a0_0 .net "reset", 0 0, L_000000000127e450;  1 drivers
v00000000011bf080_0 .var "toggle", 0 0;
v00000000011bf1c0_0 .net "valid_in", 0 0, L_000000000127f330;  1 drivers
v00000000011bf3a0_0 .var "valid_out", 0 0;
E_0000000001217900 .event edge, v00000000011bf080_0, v00000000011bf1c0_0;
E_0000000001218080 .event edge, v00000000011bf300_0, v00000000011c00c0_0;
S_0000000000fdc800 .scope module, "mult_inst0" "mult" 10 53, 12 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123db20 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123db58 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000011bf760_0 .net/s "a", 7 0, L_000000000131efd0;  1 drivers
v00000000011bf940_0 .net/s "b", 7 0, L_000000000131e2b0;  1 drivers
v00000000011f0010_0 .var/s "out", 15 0;
E_00000000012180c0 .event edge, v00000000011bf760_0, v00000000011bf940_0;
S_0000000000fdc990 .scope module, "mult_inst1" "mult" 10 65, 12 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123f520 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123f558 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000011ef750_0 .net/s "a", 7 0, L_000000000131e350;  1 drivers
v00000000011f0830_0 .net/s "b", 7 0, L_000000000131e850;  1 drivers
v00000000011ed630_0 .var/s "out", 15 0;
E_0000000001217f40 .event edge, v00000000011ef750_0, v00000000011f0830_0;
S_0000000000fc9d70 .scope module, "mult_inst2" "mult" 10 77, 12 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123f020 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123f058 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000011ef570_0 .net/s "a", 7 0, L_000000000131f110;  1 drivers
v00000000011ee670_0 .net/s "b", 7 0, L_000000000131e3f0;  1 drivers
v00000000011ed9f0_0 .var/s "out", 15 0;
E_0000000001217640 .event edge, v00000000011ef570_0, v00000000011ee670_0;
S_0000000000fc9f00 .scope module, "ser_shift_clr_col" "serial_shift" 10 186, 9 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001217dc0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v00000000011ed130_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000011ee8f0_0 .var "par_out", 7 0;
v00000000011ef610_0 .net "reset", 0 0, L_000000000127eca0;  alias, 1 drivers
v00000000011eddb0_0 .net "ser_in", 0 0, v0000000001228ed0_0;  alias, 1 drivers
S_00000000012d5100 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 170, 9 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0000000001218280 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v00000000011eea30_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000011eefd0_0 .var "par_out", 2 0;
v00000000011ede50_0 .net "reset", 0 0, L_000000000127eca0;  alias, 1 drivers
v00000000011eda90_0 .net "ser_in", 0 0, v00000000012287f0_0;  alias, 1 drivers
S_00000000012d5420 .scope module, "ser_shift_start" "serial_shift" 10 153, 9 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0000000001217e40 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v00000000011ed6d0_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000011eeb70_0 .var "par_out", 15 0;
v00000000011eed50_0 .net "reset", 0 0, L_000000000127eca0;  alias, 1 drivers
v00000000011ed310_0 .net "ser_in", 0 0, L_000000000131edf0;  alias, 1 drivers
S_00000000012d4ac0 .scope module, "shifter_inst" "shifter" 10 123, 13 1 0, S_0000000000fe2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_00000000011c0600 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_00000000011c0638 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_00000000011c0670 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v00000000011ef390_0 .net "in", 19 0, v000000000119f400_0;  1 drivers
v00000000011ef070_0 .var "out", 7 0;
v00000000011edbd0_0 .net "shift", 3 0, L_000000000131e030;  alias, 1 drivers
E_0000000001217e80 .event edge, v00000000012524e0_0, v00000000011ef390_0;
S_00000000012d55b0 .scope module, "results_dffram" "dffram" 3 188, 6 1 0, S_0000000001018e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123f5a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123f5d8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v00000000012e4460_0 .net "adr_r", 5 0, L_000000000139a030;  1 drivers
v00000000012e4b40_0 .net "adr_w", 5 0, v00000000011beae0_0;  alias, 1 drivers
v00000000012e3920_0 .net "clk", 0 0, L_000000000127e840;  alias, 1 drivers
v00000000012e4be0_0 .net "dat_i", 7 0, v00000000011c0480_0;  alias, 1 drivers
v00000000012e4f00_0 .var "dat_o", 7 0;
v00000000012e2de0_0 .var "dat_o2", 7 0;
v00000000012e2980 .array "r", 63 0, 7 0;
v00000000012e48c0_0 .net "we", 0 0, L_000000000127f410;  1 drivers
S_00000000012d58d0 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 2 89, 3 11 0, S_000000000101a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0000000000f82b70 .param/l "COL_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_0000000000f82ba8 .param/l "IMG_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000110>;
P_0000000000f82be0 .param/l "KERN_CNT_WIDTH" 0 3 18, +C4<00000000000000000000000000000011>;
P_0000000000f82c18 .param/l "KERN_COL_WIDTH" 0 3 16, +C4<00000000000000000000000000000011>;
P_0000000000f82c50 .param/l "MY_ADDR" 0 3 13, C4<000000000000000000000000000110001>;
P_0000000000f82c88 .param/l "MY_ADDR_LSB" 0 3 15, +C4<00000000000000000000000000011000>;
P_0000000000f82cc0 .param/l "MY_ADDR_MSB" 0 3 14, +C4<00000000000000000000000000100000>;
P_0000000000f82cf8 .param/l "RSLT_ADDR_WIDTH" 0 3 20, +C4<00000000000000000000000000000110>;
L_000000000127f2c0 .functor BUFZ 1, o0000000001287c18, C4<0>, C4<0>, C4<0>;
L_000000000127ef40 .functor BUFZ 1, o0000000001287c48, C4<0>, C4<0>, C4<0>;
L_000000000127f100 .functor AND 1, L_000000000139a7b0, o0000000001287cd8, C4<1>, C4<1>;
L_000000000127fb80 .functor AND 1, L_000000000127f100, o0000000001287d68, C4<1>, C4<1>;
L_000000000127e370 .functor BUFZ 32, v00000000012f5f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000127eae0 .functor AND 1, L_0000000001399810, L_000000000127fb80, C4<1>, C4<1>;
L_000000000127ebc0 .functor AND 1, L_000000000127eae0, o0000000001287d98, C4<1>, C4<1>;
L_000000000127ec30 .functor AND 1, L_000000000139a210, L_000000000127fb80, C4<1>, C4<1>;
L_000000000127e530 .functor AND 1, L_000000000127ec30, o0000000001287d98, C4<1>, C4<1>;
L_000000000127fa30 .functor AND 1, L_0000000001398870, L_000000000127fb80, C4<1>, C4<1>;
L_000000000127ed10 .functor AND 1, L_000000000127fa30, o0000000001287d98, C4<1>, C4<1>;
L_000000000127edf0 .functor AND 1, L_00000000013994f0, L_000000000127fb80, C4<1>, C4<1>;
L_000000000127ed80 .functor AND 1, L_000000000127edf0, o0000000001287d98, C4<1>, C4<1>;
L_000000000127e610 .functor OR 1, L_000000000127ef40, L_000000000139a170, C4<0>, C4<0>;
L_000000000127fb10 .functor NOT 1, v00000000012e20c0_0, C4<0>, C4<0>, C4<0>;
L_000000000127f4f0 .functor AND 1, v00000000012e1c60_0, L_000000000127fb10, C4<1>, C4<1>;
L_000000000133dc10 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v00000000012f60f0_0 .net/2u *"_s10", 32 0, L_000000000133dc10;  1 drivers
v00000000012f4cf0_0 .net *"_s12", 0 0, L_000000000139a7b0;  1 drivers
v00000000012f6870_0 .net *"_s14", 0 0, L_000000000127f100;  1 drivers
v00000000012f4d90_0 .net *"_s23", 1 0, L_0000000001398730;  1 drivers
v00000000012f6ff0_0 .net *"_s24", 31 0, L_0000000001399950;  1 drivers
L_000000000133dc58 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012f50b0_0 .net *"_s27", 29 0, L_000000000133dc58;  1 drivers
L_000000000133dca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012f5ab0_0 .net/2u *"_s28", 31 0, L_000000000133dca0;  1 drivers
v00000000012f4f70_0 .net *"_s30", 0 0, L_0000000001399810;  1 drivers
v00000000012f6050_0 .net *"_s32", 0 0, L_000000000127eae0;  1 drivers
v00000000012f4e30_0 .net *"_s37", 1 0, L_000000000139a8f0;  1 drivers
v00000000012f5010_0 .net *"_s38", 31 0, L_0000000001398af0;  1 drivers
L_000000000133dce8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012f5970_0 .net *"_s41", 29 0, L_000000000133dce8;  1 drivers
L_000000000133dd30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000012f5150_0 .net/2u *"_s42", 31 0, L_000000000133dd30;  1 drivers
v00000000012f5330_0 .net *"_s44", 0 0, L_000000000139a210;  1 drivers
v00000000012f51f0_0 .net *"_s46", 0 0, L_000000000127ec30;  1 drivers
v00000000012f5830_0 .net *"_s5", 7 0, L_0000000001399ef0;  1 drivers
v00000000012f58d0_0 .net *"_s51", 1 0, L_0000000001398190;  1 drivers
v00000000012f6d70_0 .net *"_s52", 31 0, L_0000000001398d70;  1 drivers
L_000000000133dd78 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012f69b0_0 .net *"_s55", 29 0, L_000000000133dd78;  1 drivers
L_000000000133ddc0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000012f53d0_0 .net/2u *"_s56", 31 0, L_000000000133ddc0;  1 drivers
v00000000012f5d30_0 .net *"_s58", 0 0, L_0000000001398870;  1 drivers
v00000000012f6230_0 .net *"_s6", 32 0, L_0000000001398230;  1 drivers
v00000000012f5290_0 .net *"_s60", 0 0, L_000000000127fa30;  1 drivers
v00000000012f4a70_0 .net *"_s65", 1 0, L_0000000001398370;  1 drivers
v00000000012f6410_0 .net *"_s66", 31 0, L_0000000001398910;  1 drivers
L_000000000133de08 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012f5510_0 .net *"_s69", 29 0, L_000000000133de08;  1 drivers
L_000000000133de50 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000012f5c90_0 .net/2u *"_s70", 31 0, L_000000000133de50;  1 drivers
v00000000012f62d0_0 .net *"_s72", 0 0, L_00000000013994f0;  1 drivers
v00000000012f6f50_0 .net *"_s74", 0 0, L_000000000127edf0;  1 drivers
L_000000000133dbc8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012f56f0_0 .net *"_s9", 24 0, L_000000000133dbc8;  1 drivers
v00000000012f6a50_0 .net *"_s94", 0 0, L_000000000127fb10;  1 drivers
v00000000012f6550_0 .net "accum_ovrflow", 0 0, v00000000012f2e50_0;  1 drivers
v00000000012f65f0_0 .net "clk", 0 0, L_000000000127f2c0;  1 drivers
v00000000012f4b10_0 .net "cols", 7 0, L_0000000001399090;  1 drivers
v00000000012f71d0_0 .net "data_out_regs", 31 0, v00000000012e5cc0_0;  1 drivers
v00000000012f5790_0 .net "data_out_result", 7 0, v00000000012f4ed0_0;  1 drivers
v00000000012f5a10_0 .net "done", 0 0, v00000000012e20c0_0;  1 drivers
v00000000012f5b50_0 .net "en_max_pool", 0 0, L_0000000001398a50;  1 drivers
v00000000012f6af0_0 .net "img_addr", 5 0, v00000000012e18a0_0;  1 drivers
v00000000012f5bf0_0 .net "img_data", 23 0, v00000000012e7de0_0;  1 drivers
v00000000012f6e10_0 .net "kern_addr", 5 0, v00000000012e0b80_0;  1 drivers
v00000000012f64b0_0 .net "kern_addr_mode", 0 0, L_000000000139a670;  1 drivers
v00000000012f7090_0 .net "kern_cols", 2 0, L_0000000001399590;  1 drivers
v00000000012f5dd0_0 .net "kern_data", 23 0, v00000000012e0ea0_0;  1 drivers
v00000000012f7130_0 .net "kerns", 2 0, L_00000000013989b0;  1 drivers
v00000000012f5e70_0 .net "mask", 2 0, L_00000000013984b0;  1 drivers
v00000000012f5f10_0 .var "rdata", 31 0;
v00000000012f5fb0_0 .var "ready", 0 0;
v00000000012f6190_0 .net "reset", 0 0, L_000000000127ef40;  1 drivers
v00000000012f6690_0 .net "result_addr", 5 0, v00000000012e00e0_0;  1 drivers
v00000000012f6730_0 .net "result_cols", 7 0, L_0000000001399310;  1 drivers
v00000000012f80d0_0 .net "result_data", 7 0, v00000000012e1620_0;  1 drivers
v00000000012f9390_0 .net "result_valid", 0 0, v00000000012e1c60_0;  1 drivers
v00000000012f78b0_0 .net "shift", 3 0, L_0000000001398410;  1 drivers
v00000000012f87b0_0 .net "soft_reset", 0 0, L_000000000139a170;  1 drivers
v00000000012f9110_0 .net "start", 0 0, L_0000000001399a90;  1 drivers
v00000000012f8df0_0 .net "stride", 7 0, L_000000000139a2b0;  1 drivers
v00000000012f8030_0 .net "valid", 0 0, L_000000000127fb80;  1 drivers
v00000000012f7b30_0 .net "wb_clk_i", 0 0, o0000000001287c18;  alias, 0 drivers
v00000000012f7310_0 .net "wb_rst_i", 0 0, o0000000001287c48;  alias, 0 drivers
v00000000012f73b0_0 .net "wbs_ack_o", 0 0, v00000000012f5fb0_0;  alias, 1 drivers
v00000000012f7450_0 .net "wbs_adr_i", 31 0, o0000000001287ca8;  alias, 0 drivers
v00000000012f7270_0 .net "wbs_cyc_i", 0 0, o0000000001287cd8;  alias, 0 drivers
v00000000012f8fd0_0 .net "wbs_dat_i", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012f74f0_0 .net "wbs_dat_o", 31 0, L_000000000127e370;  alias, 1 drivers
v00000000012f85d0_0 .net "wbs_sel_i", 3 0, o0000000001287d38;  alias, 0 drivers
v00000000012f8f30_0 .net "wbs_stb_i", 0 0, o0000000001287d68;  alias, 0 drivers
v00000000012f7a90_0 .net "wbs_we_i", 0 0, o0000000001287d98;  alias, 0 drivers
v00000000012f8350_0 .net "we_img_ram", 0 0, L_000000000127e530;  1 drivers
v00000000012f8170_0 .net "we_kern_ram", 0 0, L_000000000127ed10;  1 drivers
v00000000012f7590_0 .net "we_regs", 0 0, L_000000000127ebc0;  1 drivers
v00000000012f8a30_0 .net "we_res_ram", 0 0, L_000000000127ed80;  1 drivers
L_0000000001399ef0 .part o0000000001287ca8, 24, 8;
L_0000000001398230 .concat [ 8 25 0 0], L_0000000001399ef0, L_000000000133dbc8;
L_000000000139a7b0 .cmp/eq 33, L_0000000001398230, L_000000000133dc10;
L_0000000001398730 .part o0000000001287ca8, 8, 2;
L_0000000001399950 .concat [ 2 30 0 0], L_0000000001398730, L_000000000133dc58;
L_0000000001399810 .cmp/eq 32, L_0000000001399950, L_000000000133dca0;
L_000000000139a8f0 .part o0000000001287ca8, 8, 2;
L_0000000001398af0 .concat [ 2 30 0 0], L_000000000139a8f0, L_000000000133dce8;
L_000000000139a210 .cmp/eq 32, L_0000000001398af0, L_000000000133dd30;
L_0000000001398190 .part o0000000001287ca8, 8, 2;
L_0000000001398d70 .concat [ 2 30 0 0], L_0000000001398190, L_000000000133dd78;
L_0000000001398870 .cmp/eq 32, L_0000000001398d70, L_000000000133ddc0;
L_0000000001398370 .part o0000000001287ca8, 8, 2;
L_0000000001398910 .concat [ 2 30 0 0], L_0000000001398370, L_000000000133de08;
L_00000000013994f0 .cmp/eq 32, L_0000000001398910, L_000000000133de50;
L_0000000001398550 .part o0000000001287ca8, 2, 2;
L_0000000001398690 .part L_000000000139a2b0, 0, 6;
L_000000000139a3f0 .part L_0000000001399310, 0, 6;
L_0000000001399630 .part o0000000001284b28, 0, 24;
L_0000000001398cd0 .part o0000000001287ca8, 2, 6;
L_0000000001398c30 .part o0000000001284b28, 0, 24;
L_0000000001398f50 .part o0000000001287ca8, 2, 6;
L_0000000001398ff0 .part o0000000001287ca8, 2, 6;
S_00000000012d5290 .scope module, "cfg_regs_inst" "regs" 3 94, 4 12 0, S_00000000012d58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0000000001217f80 .param/l "DWIDTH" 0 4 14, +C4<00000000000000000000000000100000>;
v00000000012e75c0_0 .net *"_s6", 29 0, L_00000000013996d0;  1 drivers
v00000000012e6080_0 .net "accum_ovrflow", 0 0, v00000000012f2e50_0;  alias, 1 drivers
v00000000012e6260_0 .net "addr", 1 0, L_0000000001398550;  1 drivers
v00000000012e6620_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e6300_0 .net "cols", 7 0, L_0000000001399090;  alias, 1 drivers
v00000000012e6440_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012e66c0_0 .net "data_out", 31 0, v00000000012e5cc0_0;  alias, 1 drivers
v00000000012e6760_0 .net "done", 0 0, v00000000012e20c0_0;  alias, 1 drivers
v00000000012e68a0_0 .net "en_max_pool", 0 0, L_0000000001398a50;  alias, 1 drivers
v00000000012e6940_0 .net "kern_addr_mode", 0 0, L_000000000139a670;  alias, 1 drivers
v00000000012e6a80_0 .net "kern_cols", 2 0, L_0000000001399590;  alias, 1 drivers
v00000000012e6b20_0 .net "kerns", 2 0, L_00000000013989b0;  alias, 1 drivers
v00000000012e6bc0_0 .net "mask", 2 0, L_00000000013984b0;  alias, 1 drivers
v00000000012e6d00 .array "regs", 4 0;
v00000000012e6d00_0 .net v00000000012e6d00 0, 31 0, v00000000012e5360_0; 1 drivers
v00000000012e6d00_1 .net v00000000012e6d00 1, 31 0, v00000000012e6580_0; 1 drivers
v00000000012e6d00_2 .net v00000000012e6d00 2, 31 0, v00000000012e5680_0; 1 drivers
v00000000012e6d00_3 .net v00000000012e6d00 3, 31 0, v00000000012e73e0_0; 1 drivers
o0000000001288608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000012e6d00_4 .net v00000000012e6d00 4, 31 0, o0000000001288608; 0 drivers
v00000000012e6e40_0 .net "reset", 0 0, L_000000000127ef40;  alias, 1 drivers
v00000000012e7fc0_0 .net "result_cols", 7 0, L_0000000001399310;  alias, 1 drivers
v00000000012e7ca0_0 .net "shift", 3 0, L_0000000001398410;  alias, 1 drivers
v00000000012e7b60_0 .net "soft_reset", 0 0, L_000000000139a170;  alias, 1 drivers
v00000000012e7e80_0 .net "start", 0 0, L_0000000001399a90;  alias, 1 drivers
v00000000012e7f20_0 .net "stride", 7 0, L_000000000139a2b0;  alias, 1 drivers
v00000000012e78e0_0 .net "wr_en", 0 0, L_000000000127ebc0;  alias, 1 drivers
L_00000000013996d0 .part v00000000012e5360_0, 2, 30;
L_00000000013982d0 .concat [ 1 1 30 0], v00000000012e20c0_0, v00000000012f2e50_0, L_00000000013996d0;
L_0000000001399a90 .part v00000000012e5360_0, 2, 1;
L_000000000139a170 .part v00000000012e5360_0, 3, 1;
L_0000000001399590 .part v00000000012e6580_0, 0, 3;
L_0000000001399090 .part v00000000012e6580_0, 8, 8;
L_00000000013989b0 .part v00000000012e6580_0, 16, 3;
L_000000000139a2b0 .part v00000000012e6580_0, 24, 8;
L_0000000001399310 .part v00000000012e5680_0, 0, 8;
L_0000000001398410 .part v00000000012e5680_0, 8, 4;
L_000000000139a670 .part v00000000012e5680_0, 16, 1;
L_0000000001398a50 .part v00000000012e5680_0, 17, 1;
L_00000000013984b0 .part v00000000012e5680_0, 18, 3;
S_00000000012d4de0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 51, 5 15 0, S_00000000012d5290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0000000001217440 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v00000000012e52c0_0 .net "addr", 1 0, L_0000000001398550;  alias, 1 drivers
v00000000012e7200_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e5360_0 .var "ctrl0", 31 0;
v00000000012e6580_0 .var "ctrl1", 31 0;
v00000000012e5680_0 .var "ctrl2", 31 0;
v00000000012e73e0_0 .var "ctrl3", 31 0;
v00000000012e7480_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012e5cc0_0 .var "data_out", 31 0;
v00000000012e5d60_0 .net "reset", 0 0, L_000000000127ef40;  alias, 1 drivers
v00000000012e5e00_0 .net "status0", 31 0, L_00000000013982d0;  1 drivers
v00000000012e5f40_0 .net "status1", 31 0, v00000000012e6580_0;  alias, 1 drivers
v00000000012e6da0_0 .net "status2", 31 0, v00000000012e5680_0;  alias, 1 drivers
v00000000012e7520_0 .net "status3", 31 0, v00000000012e73e0_0;  alias, 1 drivers
v00000000012e5fe0_0 .net "wr_en", 0 0, L_000000000127ebc0;  alias, 1 drivers
E_0000000001218380/0 .event edge, v00000000012e52c0_0, v00000000012e5e00_0, v00000000012e6580_0, v00000000012e5680_0;
E_0000000001218380/1 .event edge, v00000000012e73e0_0;
E_0000000001218380 .event/or E_0000000001218380/0, E_0000000001218380/1;
E_00000000012183c0 .event posedge, v00000000012e7200_0;
S_00000000012d4c50 .scope module, "img_dffram" "dffram" 3 156, 6 1 0, S_00000000012d58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123e8a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123e8d8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v00000000012e61c0_0 .net "adr_r", 5 0, v00000000012e18a0_0;  alias, 1 drivers
v00000000012e7a20_0 .net "adr_w", 5 0, L_0000000001398cd0;  1 drivers
v00000000012e7ac0_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e7c00_0 .net "dat_i", 23 0, L_0000000001399630;  1 drivers
v00000000012e7d40_0 .var "dat_o", 23 0;
v00000000012e7de0_0 .var "dat_o2", 23 0;
v00000000012e1300 .array "r", 63 0, 23 0;
v00000000012e2840_0 .net "we", 0 0, L_000000000127e530;  alias, 1 drivers
S_00000000012d5740 .scope module, "kerns_dffram" "dffram" 3 172, 6 1 0, S_00000000012d58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123e620 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123e658 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v00000000012e0360_0 .net "adr_r", 5 0, v00000000012e0b80_0;  alias, 1 drivers
v00000000012e11c0_0 .net "adr_w", 5 0, L_0000000001398f50;  1 drivers
v00000000012e0a40_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e2660_0 .net "dat_i", 23 0, L_0000000001398c30;  1 drivers
v00000000012e16c0_0 .var "dat_o", 23 0;
v00000000012e0ea0_0 .var "dat_o2", 23 0;
v00000000012e0f40 .array "r", 63 0, 23 0;
v00000000012e22a0_0 .net "we", 0 0, L_000000000127ed10;  alias, 1 drivers
S_00000000012d4f70 .scope module, "ren_conv_inst" "ren_conv" 3 126, 7 25 0, S_00000000012d58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0000000000f82d40 .param/l "COL_WIDTH" 0 7 28, +C4<00000000000000000000000000001000>;
P_0000000000f82d78 .param/l "IMG_ADDR_WIDTH" 0 7 30, +C4<00000000000000000000000000000110>;
P_0000000000f82db0 .param/l "IMG_DWIDTH" 0 7 33, +C4<00000000000000000000000000011000>;
P_0000000000f82de8 .param/l "KERN_CNT_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0000000000f82e20 .param/l "KERN_COL_WIDTH" 0 7 27, +C4<00000000000000000000000000000011>;
P_0000000000f82e58 .param/l "KERN_DWIDTH" 0 7 34, +C4<00000000000000000000000000011000>;
P_0000000000f82e90 .param/l "RESULT_DWIDTH" 0 7 35, +C4<00000000000000000000000000001000>;
P_0000000000f82ec8 .param/l "RSLT_ADDR_WIDTH" 0 7 31, +C4<00000000000000000000000000000110>;
P_0000000000f82f00 .param/l "SHFT_WIDTH" 0 7 32, +C4<00000000000000000000000000000100>;
v00000000012f32b0_0 .net "accum_ovrflow", 0 0, v00000000012f2e50_0;  alias, 1 drivers
v00000000012f3030_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012f4070_0 .net "clr_col_cnt", 0 0, v00000000012e1da0_0;  1 drivers
v00000000012f3350_0 .net "clr_k_col_cnt", 0 0, v00000000012e0180_0;  1 drivers
v00000000012f3530_0 .net "cols", 7 0, L_0000000001399090;  alias, 1 drivers
v00000000012f4430_0 .net "done", 0 0, v00000000012e20c0_0;  alias, 1 drivers
v00000000012f3670_0 .net "en_max_pool", 0 0, L_0000000001398a50;  alias, 1 drivers
v00000000012f3710_0 .net "img_addr", 5 0, v00000000012e18a0_0;  alias, 1 drivers
v00000000012f3990_0 .net "img_data", 23 0, v00000000012e7de0_0;  alias, 1 drivers
v00000000012f37b0_0 .net "kern_addr", 5 0, v00000000012e0b80_0;  alias, 1 drivers
v00000000012f44d0_0 .net "kern_addr_mode", 0 0, L_000000000139a670;  alias, 1 drivers
v00000000012f3850_0 .net "kern_cols", 2 0, L_0000000001399590;  alias, 1 drivers
v00000000012f3b70_0 .net "kern_data", 23 0, v00000000012e0ea0_0;  alias, 1 drivers
v00000000012f3c10_0 .net "kerns", 2 0, L_00000000013989b0;  alias, 1 drivers
v00000000012f3df0_0 .net "mask", 2 0, L_00000000013984b0;  alias, 1 drivers
v00000000012f4570_0 .net "reset", 0 0, L_000000000127e610;  1 drivers
v00000000012f4610_0 .net "result_addr", 5 0, v00000000012e00e0_0;  alias, 1 drivers
v00000000012f46b0_0 .net "result_cols", 5 0, L_000000000139a3f0;  1 drivers
v00000000012f5650_0 .net "result_data", 7 0, v00000000012e1620_0;  alias, 1 drivers
v00000000012f6c30_0 .net "result_valid", 0 0, v00000000012e1c60_0;  alias, 1 drivers
v00000000012f4c50_0 .net "shift", 3 0, L_0000000001398410;  alias, 1 drivers
v00000000012f6cd0_0 .net "start", 0 0, L_0000000001399a90;  alias, 1 drivers
v00000000012f5470_0 .net "stride", 5 0, L_0000000001398690;  1 drivers
S_00000000012f0250 .scope module, "agu_inst" "agu" 7 81, 8 24 0, S_00000000012d4f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000125aba0 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_000000000125abd8 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_000000000125ac10 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_000000000125ac48 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_000000000125ac80 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v00000000012e1e40_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e1da0_0 .var "clr_col_cnt", 0 0;
v00000000012e23e0_0 .var "clr_img_addr", 0 0;
v00000000012e1080_0 .var "clr_img_st", 0 0;
v00000000012e0180_0 .var "clr_k_col_cnt", 0 0;
v00000000012e1120_0 .var "clr_kerns_cnt", 0 0;
v00000000012e1f80_0 .net "clr_kerns_cnt_d", 7 0, v00000000012e0fe0_0;  1 drivers
v00000000012e27a0_0 .var "clr_result_addr", 0 0;
v00000000012e0680_0 .var "col_cnt", 7 0;
v00000000012e25c0_0 .net "cols", 7 0, L_0000000001399090;  alias, 1 drivers
v00000000012e20c0_0 .var "done", 0 0;
v00000000012e02c0_0 .var "en_col_cnt", 0 0;
v00000000012e14e0_0 .var "en_img_addr", 0 0;
v00000000012e1580_0 .var "en_img_st", 0 0;
v00000000012e1940_0 .var "en_k_col_cnt", 0 0;
v00000000012e0d60_0 .var "en_kerns_cnt", 0 0;
v00000000012e1260_0 .net "en_result_addr", 0 0, v00000000012e1c60_0;  alias, 1 drivers
v00000000012e18a0_0 .var "img_addr", 5 0;
v00000000012e0860_0 .var "img_st", 5 0;
v00000000012e0900_0 .var "k_col_cnt", 2 0;
v00000000012e0b80_0 .var "kern_addr", 5 0;
v00000000012e2700_0 .net "kern_addr_mode", 0 0, L_000000000139a670;  alias, 1 drivers
v00000000012e0c20_0 .net "kern_cols", 2 0, L_0000000001399590;  alias, 1 drivers
v00000000012e13a0_0 .net "kerns", 2 0, L_00000000013989b0;  alias, 1 drivers
v00000000012e1760_0 .var "kerns_cnt", 2 0;
v00000000012e2480_0 .net "reset", 0 0, L_000000000127e610;  alias, 1 drivers
v00000000012e00e0_0 .var "result_addr", 5 0;
v00000000012e2160_0 .net "result_cols", 5 0, L_000000000139a3f0;  alias, 1 drivers
v00000000012e1800_0 .net "start", 0 0, L_0000000001399a90;  alias, 1 drivers
v00000000012e0220_0 .var "start_d", 0 0;
v00000000012e1ee0_0 .var "start_pedge", 0 0;
v00000000012e1440_0 .net "stride", 5 0, L_0000000001398690;  alias, 1 drivers
E_0000000001217880 .event edge, v00000000012e00e0_0, v00000000012e2160_0, v00000000012e1260_0;
E_00000000012178c0 .event edge, v00000000012e7e80_0, v00000000012e0220_0;
E_0000000001217940 .event edge, v00000000012e6940_0, v00000000012e1760_0, v00000000012e0900_0;
E_0000000001219100 .event edge, v00000000012e7e80_0;
E_00000000012190c0 .event edge, v00000000012e0180_0;
E_0000000001219180 .event edge, v00000000012e1da0_0;
E_00000000012189c0 .event edge, v00000000012e1760_0, v00000000012e6b20_0, v00000000012e0d60_0;
E_0000000001218dc0 .event edge, v00000000012e0680_0, v00000000012e6300_0, v00000000012e02c0_0;
E_0000000001218480 .event edge, v00000000012e0900_0, v00000000012e6a80_0, v00000000012e7e80_0;
S_00000000012f16a0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_00000000012f0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001219340 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v00000000012e09a0_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e0fe0_0 .var "par_out", 7 0;
v00000000012e2520_0 .net "reset", 0 0, L_000000000127e610;  alias, 1 drivers
v00000000012e0ae0_0 .net "ser_in", 0 0, v00000000012e1120_0;  1 drivers
S_00000000012f03e0 .scope module, "datapath_inst" "datapath" 7 109, 10 1 0, S_00000000012d4f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_00000000012f0570 .param/l "CLR_DLY" 0 10 162, +C4<00000000000000000000000000000010>;
P_00000000012f05a8 .param/l "CLR_DLY_WIDTH" 0 10 163, +C4<00000000000000000000000000000011>;
P_00000000012f05e0 .param/l "DLY_WIDTH" 0 10 146, +C4<00000000000000000000000000010000>;
P_00000000012f0618 .param/l "IMG_DWIDTH" 0 10 3, +C4<00000000000000000000000000011000>;
P_00000000012f0650 .param/l "KERN_DWIDTH" 0 10 4, +C4<00000000000000000000000000011000>;
P_00000000012f0688 .param/l "RESULT_DWIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_00000000012f06c0 .param/l "SHFT_WIDTH" 0 10 6, +C4<00000000000000000000000000000100>;
L_000000000127f170 .functor OR 1, L_000000000127e610, L_00000000013999f0, C4<0>, C4<0>;
L_000000000127f3a0 .functor AND 1, v00000000012f35d0_0, L_000000000139a350, C4<1>, C4<1>;
v00000000012f2450_0 .net *"_s13", 0 0, L_00000000013999f0;  1 drivers
v00000000012f2bd0_0 .net *"_s17", 0 0, L_000000000139a350;  1 drivers
v00000000012f2e50_0 .var "accum_ovrflow", 0 0;
v00000000012f23b0_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012f2590_0 .net "clr_col_cnt", 0 0, v00000000012e1da0_0;  alias, 1 drivers
v00000000012f28b0_0 .net "clr_col_cnt_d", 7 0, v00000000012f4110_0;  1 drivers
v00000000012f3fd0_0 .net "clr_k_col_cnt", 0 0, v00000000012e0180_0;  alias, 1 drivers
v00000000012f2630_0 .net "clr_k_col_cnt_d", 2 0, v00000000012f4390_0;  1 drivers
v00000000012f35d0_0 .var "clr_mult_accum", 0 0;
v00000000012f3f30_0 .net "en_max_pool", 0 0, L_0000000001398a50;  alias, 1 drivers
v00000000012f2a90_0 .net "img_data", 23 0, v00000000012e7de0_0;  alias, 1 drivers
v00000000012f29f0_0 .net "kern_data", 23 0, v00000000012e0ea0_0;  alias, 1 drivers
v00000000012f26d0_0 .net "mask", 2 0, L_00000000013984b0;  alias, 1 drivers
v00000000012f3210_0 .var "mult_accum", 19 0;
v00000000012f3e90_0 .var "mult_accum_mux", 20 0;
v00000000012f3490_0 .var "mult_accum_r", 20 0;
v00000000012f4930_0 .net "mult_out0", 15 0, v00000000012e05e0_0;  1 drivers
v00000000012f4250_0 .var "mult_out0_r", 15 0;
v00000000012f2770_0 .net "mult_out1", 15 0, v00000000012e2340_0;  1 drivers
v00000000012f3cb0_0 .var "mult_out1_r", 15 0;
v00000000012f3ad0_0 .net "mult_out2", 15 0, v00000000012f24f0_0;  1 drivers
v00000000012f2b30_0 .var "mult_out2_r", 15 0;
v00000000012f2810_0 .net "reset", 0 0, L_000000000127e610;  alias, 1 drivers
v00000000012f3a30_0 .net "result_data", 7 0, v00000000012e1620_0;  alias, 1 drivers
v00000000012f2c70_0 .net "result_valid", 0 0, v00000000012e1c60_0;  alias, 1 drivers
v00000000012f2d10_0 .net "shift", 3 0, L_0000000001398410;  alias, 1 drivers
v00000000012f4750_0 .net "shift_out", 7 0, v00000000012f2950_0;  1 drivers
v00000000012f2db0_0 .net "start", 0 0, L_0000000001399a90;  alias, 1 drivers
v00000000012f2f90_0 .net "start_d", 15 0, v00000000012f2310_0;  1 drivers
E_00000000012184c0 .event edge, v00000000012f4390_0, v00000000012f2310_0;
E_00000000012185c0 .event edge, v00000000012f3490_0;
E_0000000001218c40 .event edge, v00000000012f35d0_0, v00000000012f3490_0;
L_0000000001398e10 .part v00000000012e7de0_0, 0, 8;
L_000000000139a490 .part v00000000012e0ea0_0, 0, 8;
L_00000000013985f0 .part v00000000012e7de0_0, 8, 8;
L_00000000013991d0 .part v00000000012e0ea0_0, 8, 8;
L_0000000001398eb0 .part v00000000012e7de0_0, 16, 8;
L_0000000001398b90 .part v00000000012e0ea0_0, 16, 8;
L_00000000013999f0 .part v00000000012f4110_0, 3, 1;
L_000000000139a350 .part v00000000012f2310_0, 2, 1;
S_00000000012f0d40 .scope module, "max_pool_inst" "max_pool" 10 135, 11 12 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0000000001218640 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v00000000012e0400_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012e0cc0_0 .net "data_in", 7 0, v00000000012f2950_0;  alias, 1 drivers
v00000000012e1620_0 .var "data_out", 7 0;
v00000000012e19e0_0 .var "data_r", 7 0;
v00000000012e0e00_0 .net "en_maxpool", 0 0, L_0000000001398a50;  alias, 1 drivers
v00000000012e1bc0_0 .var "max_pool_out", 7 0;
v00000000012e1a80_0 .var "max_pool_valid", 0 0;
v00000000012e2020_0 .net "reset", 0 0, L_000000000127f170;  1 drivers
v00000000012e1b20_0 .var "toggle", 0 0;
v00000000012e04a0_0 .net "valid_in", 0 0, L_000000000127f3a0;  1 drivers
v00000000012e1c60_0 .var "valid_out", 0 0;
E_0000000001218b40 .event edge, v00000000012e1b20_0, v00000000012e04a0_0;
E_0000000001218800 .event edge, v00000000012e19e0_0, v00000000012e0cc0_0;
S_00000000012f1ce0 .scope module, "mult_inst0" "mult" 10 53, 12 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123f320 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123f358 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000012e0540_0 .net/s "a", 7 0, L_0000000001398e10;  1 drivers
v00000000012e1d00_0 .net/s "b", 7 0, L_000000000139a490;  1 drivers
v00000000012e05e0_0 .var/s "out", 15 0;
E_00000000012188c0 .event edge, v00000000012e0540_0, v00000000012e1d00_0;
S_00000000012f0bb0 .scope module, "mult_inst1" "mult" 10 65, 12 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123f6a0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123f6d8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000012e0720_0 .net/s "a", 7 0, L_00000000013985f0;  1 drivers
v00000000012e2200_0 .net/s "b", 7 0, L_00000000013991d0;  1 drivers
v00000000012e2340_0 .var/s "out", 15 0;
E_0000000001218bc0 .event edge, v00000000012e0720_0, v00000000012e2200_0;
S_00000000012f1380 .scope module, "mult_inst2" "mult" 10 77, 12 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123eaa0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123ead8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000012e07c0_0 .net/s "a", 7 0, L_0000000001398eb0;  1 drivers
v00000000012f2270_0 .net/s "b", 7 0, L_0000000001398b90;  1 drivers
v00000000012f24f0_0 .var/s "out", 15 0;
E_0000000001218f80 .event edge, v00000000012e07c0_0, v00000000012f2270_0;
S_00000000012f0ed0 .scope module, "ser_shift_clr_col" "serial_shift" 10 186, 9 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001219000 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v00000000012f30d0_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012f4110_0 .var "par_out", 7 0;
v00000000012f33f0_0 .net "reset", 0 0, L_000000000127e610;  alias, 1 drivers
v00000000012f4890_0 .net "ser_in", 0 0, v00000000012e1da0_0;  alias, 1 drivers
S_00000000012f0890 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 170, 9 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0000000001219dc0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v00000000012f2ef0_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012f4390_0 .var "par_out", 2 0;
v00000000012f3170_0 .net "reset", 0 0, L_000000000127e610;  alias, 1 drivers
v00000000012f47f0_0 .net "ser_in", 0 0, v00000000012e0180_0;  alias, 1 drivers
S_00000000012f1060 .scope module, "ser_shift_start" "serial_shift" 10 153, 9 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0000000001219600 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v00000000012f3d50_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012f2310_0 .var "par_out", 15 0;
v00000000012f41b0_0 .net "reset", 0 0, L_000000000127e610;  alias, 1 drivers
v00000000012f42f0_0 .net "ser_in", 0 0, L_0000000001399a90;  alias, 1 drivers
S_00000000012f0700 .scope module, "shifter_inst" "shifter" 10 123, 13 1 0, S_00000000012f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_00000000011c0a20 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_00000000011c0a58 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_00000000011c0a90 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v00000000012f49d0_0 .net "in", 19 0, v00000000012f3210_0;  1 drivers
v00000000012f2950_0 .var "out", 7 0;
v00000000012f38f0_0 .net "shift", 3 0, L_0000000001398410;  alias, 1 drivers
E_0000000001219700 .event edge, v00000000012e7ca0_0, v00000000012f49d0_0;
S_00000000012f11f0 .scope module, "results_dffram" "dffram" 3 188, 6 1 0, S_00000000012d58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123ec20 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123ec58 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v00000000012f6370_0 .net "adr_r", 5 0, L_0000000001398ff0;  1 drivers
v00000000012f67d0_0 .net "adr_w", 5 0, v00000000012e00e0_0;  alias, 1 drivers
v00000000012f6b90_0 .net "clk", 0 0, L_000000000127f2c0;  alias, 1 drivers
v00000000012f6910_0 .net "dat_i", 7 0, v00000000012e1620_0;  alias, 1 drivers
v00000000012f6eb0_0 .var "dat_o", 7 0;
v00000000012f4ed0_0 .var "dat_o2", 7 0;
v00000000012f55b0 .array "r", 63 0, 7 0;
v00000000012f4bb0_0 .net "we", 0 0, L_000000000127f4f0;  1 drivers
S_00000000012f1e70 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 2 115, 3 11 0, S_000000000101a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_00000000012fa220 .param/l "COL_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_00000000012fa258 .param/l "IMG_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000110>;
P_00000000012fa290 .param/l "KERN_CNT_WIDTH" 0 3 18, +C4<00000000000000000000000000000011>;
P_00000000012fa2c8 .param/l "KERN_COL_WIDTH" 0 3 16, +C4<00000000000000000000000000000011>;
P_00000000012fa300 .param/l "MY_ADDR" 0 3 13, C4<000000000000000000000000000110010>;
P_00000000012fa338 .param/l "MY_ADDR_LSB" 0 3 15, +C4<00000000000000000000000000011000>;
P_00000000012fa370 .param/l "MY_ADDR_MSB" 0 3 14, +C4<00000000000000000000000000100000>;
P_00000000012fa3a8 .param/l "RSLT_ADDR_WIDTH" 0 3 20, +C4<00000000000000000000000000000110>;
L_000000000127f5d0 .functor BUFZ 1, o0000000001287c18, C4<0>, C4<0>, C4<0>;
L_000000000127ff70 .functor BUFZ 1, o0000000001287c48, C4<0>, C4<0>, C4<0>;
L_000000000127fe90 .functor AND 1, L_0000000001399e50, o0000000001287cd8, C4<1>, C4<1>;
L_000000000127ff00 .functor AND 1, L_000000000127fe90, o0000000001287d68, C4<1>, C4<1>;
L_000000000127ffe0 .functor BUFZ 32, v000000000130d760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001280130 .functor AND 1, L_0000000001399770, L_000000000127ff00, C4<1>, C4<1>;
L_00000000012800c0 .functor AND 1, L_0000000001280130, o0000000001287d98, C4<1>, C4<1>;
L_00000000012801a0 .functor AND 1, L_0000000001399b30, L_000000000127ff00, C4<1>, C4<1>;
L_000000000122cc20 .functor AND 1, L_00000000012801a0, o0000000001287d98, C4<1>, C4<1>;
L_000000000122be20 .functor AND 1, L_0000000001399c70, L_000000000127ff00, C4<1>, C4<1>;
L_000000000122c7c0 .functor AND 1, L_000000000122be20, o0000000001287d98, C4<1>, C4<1>;
L_000000000122cde0 .functor AND 1, L_0000000001399db0, L_000000000127ff00, C4<1>, C4<1>;
L_000000000122bcd0 .functor AND 1, L_000000000122cde0, o0000000001287d98, C4<1>, C4<1>;
L_000000000122cec0 .functor OR 1, L_000000000127ff70, L_000000000139b110, C4<0>, C4<0>;
L_000000000122d080 .functor NOT 1, v0000000001310640_0, C4<0>, C4<0>, C4<0>;
L_000000000122b9c0 .functor AND 1, v0000000001311c20_0, L_000000000122d080, C4<1>, C4<1>;
L_000000000133dee0 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v00000000013146a0_0 .net/2u *"_s10", 32 0, L_000000000133dee0;  1 drivers
v0000000001314740_0 .net *"_s12", 0 0, L_0000000001399e50;  1 drivers
v0000000001314ba0_0 .net *"_s14", 0 0, L_000000000127fe90;  1 drivers
v00000000013147e0_0 .net *"_s23", 1 0, L_0000000001399270;  1 drivers
v0000000001314560_0 .net *"_s24", 31 0, L_00000000013993b0;  1 drivers
L_000000000133df28 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000013149c0_0 .net *"_s27", 29 0, L_000000000133df28;  1 drivers
L_000000000133df70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001314920_0 .net/2u *"_s28", 31 0, L_000000000133df70;  1 drivers
v0000000001314c40_0 .net *"_s30", 0 0, L_0000000001399770;  1 drivers
v0000000001314b00_0 .net *"_s32", 0 0, L_0000000001280130;  1 drivers
v0000000001314880_0 .net *"_s37", 1 0, L_00000000013998b0;  1 drivers
v0000000001314a60_0 .net *"_s38", 31 0, L_0000000001399450;  1 drivers
L_000000000133dfb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001314600_0 .net *"_s41", 29 0, L_000000000133dfb8;  1 drivers
L_000000000133e000 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000130e660_0 .net/2u *"_s42", 31 0, L_000000000133e000;  1 drivers
v000000000130e700_0 .net *"_s44", 0 0, L_0000000001399b30;  1 drivers
v000000000130cf40_0 .net *"_s46", 0 0, L_00000000012801a0;  1 drivers
v000000000130f1a0_0 .net *"_s5", 7 0, L_0000000001399130;  1 drivers
v000000000130cd60_0 .net *"_s51", 1 0, L_0000000001399bd0;  1 drivers
v000000000130e020_0 .net *"_s52", 31 0, L_0000000001399f90;  1 drivers
L_000000000133e048 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000130ee80_0 .net *"_s55", 29 0, L_000000000133e048;  1 drivers
L_000000000133e090 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000130f240_0 .net/2u *"_s56", 31 0, L_000000000133e090;  1 drivers
v000000000130cea0_0 .net *"_s58", 0 0, L_0000000001399c70;  1 drivers
v000000000130ede0_0 .net *"_s6", 32 0, L_000000000139a710;  1 drivers
v000000000130ce00_0 .net *"_s60", 0 0, L_000000000122be20;  1 drivers
v000000000130cfe0_0 .net *"_s65", 1 0, L_000000000139a530;  1 drivers
v000000000130ef20_0 .net *"_s66", 31 0, L_0000000001399d10;  1 drivers
L_000000000133e0d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000130f420_0 .net *"_s69", 29 0, L_000000000133e0d8;  1 drivers
L_000000000133e120 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000130d3a0_0 .net/2u *"_s70", 31 0, L_000000000133e120;  1 drivers
v000000000130f2e0_0 .net *"_s72", 0 0, L_0000000001399db0;  1 drivers
v000000000130ed40_0 .net *"_s74", 0 0, L_000000000122cde0;  1 drivers
L_000000000133de98 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000130d080_0 .net *"_s9", 24 0, L_000000000133de98;  1 drivers
v000000000130e7a0_0 .net *"_s94", 0 0, L_000000000122d080;  1 drivers
v000000000130e5c0_0 .net "accum_ovrflow", 0 0, v0000000001312300_0;  1 drivers
v000000000130d300_0 .net "clk", 0 0, L_000000000127f5d0;  1 drivers
v000000000130d9e0_0 .net "cols", 7 0, L_000000000139ae90;  1 drivers
v000000000130dc60_0 .net "data_out_regs", 31 0, v00000000012f7810_0;  1 drivers
v000000000130e520_0 .net "data_out_result", 7 0, v0000000001312940_0;  1 drivers
v000000000130d4e0_0 .net "done", 0 0, v0000000001310640_0;  1 drivers
v000000000130f380_0 .net "en_max_pool", 0 0, L_000000000139c0b0;  1 drivers
v000000000130d580_0 .net "img_addr", 5 0, v0000000001311180_0;  1 drivers
v000000000130f4c0_0 .net "img_data", 23 0, v00000000012f9610_0;  1 drivers
v000000000130d120_0 .net "kern_addr", 5 0, v0000000001310e60_0;  1 drivers
v000000000130d1c0_0 .net "kern_addr_mode", 0 0, L_000000000139acb0;  1 drivers
v000000000130d260_0 .net "kern_cols", 2 0, L_000000000139b9d0;  1 drivers
v000000000130ea20_0 .net "kern_data", 23 0, v00000000012f9c50_0;  1 drivers
v000000000130e0c0_0 .net "kerns", 2 0, L_000000000139ac10;  1 drivers
v000000000130d940_0 .net "mask", 2 0, L_000000000139c470;  1 drivers
v000000000130d760_0 .var "rdata", 31 0;
v000000000130d440_0 .var "ready", 0 0;
v000000000130dbc0_0 .net "reset", 0 0, L_000000000127ff70;  1 drivers
v000000000130efc0_0 .net "result_addr", 5 0, v000000000130f880_0;  1 drivers
v000000000130dda0_0 .net "result_cols", 7 0, L_000000000139af30;  1 drivers
v000000000130d620_0 .net "result_data", 7 0, v0000000001311ae0_0;  1 drivers
v000000000130d6c0_0 .net "result_valid", 0 0, v0000000001311c20_0;  1 drivers
v000000000130ec00_0 .net "shift", 3 0, L_000000000139c010;  1 drivers
v000000000130eca0_0 .net "soft_reset", 0 0, L_000000000139b110;  1 drivers
v000000000130e160_0 .net "start", 0 0, L_000000000139bf70;  1 drivers
v000000000130d800_0 .net "stride", 7 0, L_000000000139a990;  1 drivers
v000000000130e3e0_0 .net "valid", 0 0, L_000000000127ff00;  1 drivers
v000000000130e200_0 .net "wb_clk_i", 0 0, o0000000001287c18;  alias, 0 drivers
v000000000130d8a0_0 .net "wb_rst_i", 0 0, o0000000001287c48;  alias, 0 drivers
v000000000130df80_0 .net "wbs_ack_o", 0 0, v000000000130d440_0;  alias, 1 drivers
v000000000130da80_0 .net "wbs_adr_i", 31 0, o0000000001287ca8;  alias, 0 drivers
v000000000130db20_0 .net "wbs_cyc_i", 0 0, o0000000001287cd8;  alias, 0 drivers
v000000000130dd00_0 .net "wbs_dat_i", 31 0, o0000000001284b28;  alias, 0 drivers
v000000000130de40_0 .net "wbs_dat_o", 31 0, L_000000000127ffe0;  alias, 1 drivers
v000000000130f060_0 .net "wbs_sel_i", 3 0, o0000000001287d38;  alias, 0 drivers
v000000000130e2a0_0 .net "wbs_stb_i", 0 0, o0000000001287d68;  alias, 0 drivers
v000000000130dee0_0 .net "wbs_we_i", 0 0, o0000000001287d98;  alias, 0 drivers
v000000000130e340_0 .net "we_img_ram", 0 0, L_000000000122cc20;  1 drivers
v000000000130e480_0 .net "we_kern_ram", 0 0, L_000000000122c7c0;  1 drivers
v000000000130e840_0 .net "we_regs", 0 0, L_00000000012800c0;  1 drivers
v000000000130f100_0 .net "we_res_ram", 0 0, L_000000000122bcd0;  1 drivers
L_0000000001399130 .part o0000000001287ca8, 24, 8;
L_000000000139a710 .concat [ 8 25 0 0], L_0000000001399130, L_000000000133de98;
L_0000000001399e50 .cmp/eq 33, L_000000000139a710, L_000000000133dee0;
L_0000000001399270 .part o0000000001287ca8, 8, 2;
L_00000000013993b0 .concat [ 2 30 0 0], L_0000000001399270, L_000000000133df28;
L_0000000001399770 .cmp/eq 32, L_00000000013993b0, L_000000000133df70;
L_00000000013998b0 .part o0000000001287ca8, 8, 2;
L_0000000001399450 .concat [ 2 30 0 0], L_00000000013998b0, L_000000000133dfb8;
L_0000000001399b30 .cmp/eq 32, L_0000000001399450, L_000000000133e000;
L_0000000001399bd0 .part o0000000001287ca8, 8, 2;
L_0000000001399f90 .concat [ 2 30 0 0], L_0000000001399bd0, L_000000000133e048;
L_0000000001399c70 .cmp/eq 32, L_0000000001399f90, L_000000000133e090;
L_000000000139a530 .part o0000000001287ca8, 8, 2;
L_0000000001399d10 .concat [ 2 30 0 0], L_000000000139a530, L_000000000133e0d8;
L_0000000001399db0 .cmp/eq 32, L_0000000001399d10, L_000000000133e120;
L_000000000139cab0 .part o0000000001287ca8, 2, 2;
L_000000000139c510 .part L_000000000139a990, 0, 6;
L_000000000139aad0 .part L_000000000139af30, 0, 6;
L_000000000139ab70 .part o0000000001284b28, 0, 24;
L_000000000139b390 .part o0000000001287ca8, 2, 6;
L_000000000139b570 .part o0000000001284b28, 0, 24;
L_000000000139c3d0 .part o0000000001287ca8, 2, 6;
L_000000000139b610 .part o0000000001287ca8, 2, 6;
S_00000000012f0a20 .scope module, "cfg_regs_inst" "regs" 3 94, 4 12 0, S_00000000012f1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_000000000121a040 .param/l "DWIDTH" 0 4 14, +C4<00000000000000000000000000100000>;
v00000000012f99d0_0 .net *"_s6", 29 0, L_000000000139a0d0;  1 drivers
v00000000012f8530_0 .net "accum_ovrflow", 0 0, v0000000001312300_0;  alias, 1 drivers
v00000000012f88f0_0 .net "addr", 1 0, L_000000000139cab0;  1 drivers
v00000000012f76d0_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000012f82b0_0 .net "cols", 7 0, L_000000000139ae90;  alias, 1 drivers
v00000000012f8490_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012f7770_0 .net "data_out", 31 0, v00000000012f7810_0;  alias, 1 drivers
v00000000012f7db0_0 .net "done", 0 0, v0000000001310640_0;  alias, 1 drivers
v00000000012f7950_0 .net "en_max_pool", 0 0, L_000000000139c0b0;  alias, 1 drivers
v00000000012f97f0_0 .net "kern_addr_mode", 0 0, L_000000000139acb0;  alias, 1 drivers
v00000000012f79f0_0 .net "kern_cols", 2 0, L_000000000139b9d0;  alias, 1 drivers
v00000000012f8670_0 .net "kerns", 2 0, L_000000000139ac10;  alias, 1 drivers
v00000000012f9430_0 .net "mask", 2 0, L_000000000139c470;  alias, 1 drivers
v00000000012f7d10 .array "regs", 4 0;
v00000000012f7d10_0 .net v00000000012f7d10 0, 31 0, v00000000012f7bd0_0; 1 drivers
v00000000012f7d10_1 .net v00000000012f7d10 1, 31 0, v00000000012f8210_0; 1 drivers
v00000000012f7d10_2 .net v00000000012f7d10 2, 31 0, v00000000012f96b0_0; 1 drivers
v00000000012f7d10_3 .net v00000000012f7d10 3, 31 0, v00000000012f91b0_0; 1 drivers
o000000000128ba58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000012f7d10_4 .net v00000000012f7d10 4, 31 0, o000000000128ba58; 0 drivers
v00000000012f7ef0_0 .net "reset", 0 0, L_000000000127ff70;  alias, 1 drivers
v00000000012f9890_0 .net "result_cols", 7 0, L_000000000139af30;  alias, 1 drivers
v00000000012f7f90_0 .net "shift", 3 0, L_000000000139c010;  alias, 1 drivers
v00000000012f8710_0 .net "soft_reset", 0 0, L_000000000139b110;  alias, 1 drivers
v00000000012f94d0_0 .net "start", 0 0, L_000000000139bf70;  alias, 1 drivers
v00000000012f8850_0 .net "stride", 7 0, L_000000000139a990;  alias, 1 drivers
v00000000012f8990_0 .net "wr_en", 0 0, L_00000000012800c0;  alias, 1 drivers
L_000000000139a0d0 .part v00000000012f7bd0_0, 2, 30;
L_000000000139d0f0 .concat [ 1 1 30 0], v0000000001310640_0, v0000000001312300_0, L_000000000139a0d0;
L_000000000139bf70 .part v00000000012f7bd0_0, 2, 1;
L_000000000139b110 .part v00000000012f7bd0_0, 3, 1;
L_000000000139b9d0 .part v00000000012f8210_0, 0, 3;
L_000000000139ae90 .part v00000000012f8210_0, 8, 8;
L_000000000139ac10 .part v00000000012f8210_0, 16, 3;
L_000000000139a990 .part v00000000012f8210_0, 24, 8;
L_000000000139af30 .part v00000000012f96b0_0, 0, 8;
L_000000000139c010 .part v00000000012f96b0_0, 8, 4;
L_000000000139acb0 .part v00000000012f96b0_0, 16, 1;
L_000000000139c0b0 .part v00000000012f96b0_0, 17, 1;
L_000000000139c470 .part v00000000012f96b0_0, 18, 3;
S_00000000012f1510 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 51, 5 15 0, S_00000000012f0a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0000000001219780 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v00000000012f8ad0_0 .net "addr", 1 0, L_000000000139cab0;  alias, 1 drivers
v00000000012f83f0_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000012f7bd0_0 .var "ctrl0", 31 0;
v00000000012f8210_0 .var "ctrl1", 31 0;
v00000000012f96b0_0 .var "ctrl2", 31 0;
v00000000012f91b0_0 .var "ctrl3", 31 0;
v00000000012f9930_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v00000000012f7810_0 .var "data_out", 31 0;
v00000000012f9250_0 .net "reset", 0 0, L_000000000127ff70;  alias, 1 drivers
v00000000012f92f0_0 .net "status0", 31 0, L_000000000139d0f0;  1 drivers
v00000000012f7630_0 .net "status1", 31 0, v00000000012f8210_0;  alias, 1 drivers
v00000000012f8cb0_0 .net "status2", 31 0, v00000000012f96b0_0;  alias, 1 drivers
v00000000012f8b70_0 .net "status3", 31 0, v00000000012f91b0_0;  alias, 1 drivers
v00000000012f7c70_0 .net "wr_en", 0 0, L_00000000012800c0;  alias, 1 drivers
E_00000000012197c0/0 .event edge, v00000000012f8ad0_0, v00000000012f92f0_0, v00000000012f8210_0, v00000000012f96b0_0;
E_00000000012197c0/1 .event edge, v00000000012f91b0_0;
E_00000000012197c0 .event/or E_00000000012197c0/0, E_00000000012197c0/1;
E_00000000012199c0 .event posedge, v00000000012f83f0_0;
S_00000000012f1830 .scope module, "img_dffram" "dffram" 3 156, 6 1 0, S_00000000012f1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123dfa0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123dfd8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v00000000012f7e50_0 .net "adr_r", 5 0, v0000000001311180_0;  alias, 1 drivers
v00000000012f8d50_0 .net "adr_w", 5 0, L_000000000139b390;  1 drivers
v00000000012f8e90_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000012f9070_0 .net "dat_i", 23 0, L_000000000139ab70;  1 drivers
v00000000012f9570_0 .var "dat_o", 23 0;
v00000000012f9610_0 .var "dat_o2", 23 0;
v00000000012f9750 .array "r", 63 0, 23 0;
v00000000012fa0b0_0 .net "we", 0 0, L_000000000122cc20;  alias, 1 drivers
S_00000000012f19c0 .scope module, "kerns_dffram" "dffram" 3 172, 6 1 0, S_00000000012f1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123d9a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123d9d8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v00000000012f9f70_0 .net "adr_r", 5 0, v0000000001310e60_0;  alias, 1 drivers
v00000000012fa010_0 .net "adr_w", 5 0, L_000000000139c3d0;  1 drivers
v00000000012f9a70_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000012f9e30_0 .net "dat_i", 23 0, L_000000000139b570;  1 drivers
v00000000012f9b10_0 .var "dat_o", 23 0;
v00000000012f9c50_0 .var "dat_o2", 23 0;
v00000000012f9bb0 .array "r", 63 0, 23 0;
v00000000012f9cf0_0 .net "we", 0 0, L_000000000122c7c0;  alias, 1 drivers
S_00000000012f2000 .scope module, "ren_conv_inst" "ren_conv" 3 126, 7 25 0, S_00000000012f1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_00000000012fa980 .param/l "COL_WIDTH" 0 7 28, +C4<00000000000000000000000000001000>;
P_00000000012fa9b8 .param/l "IMG_ADDR_WIDTH" 0 7 30, +C4<00000000000000000000000000000110>;
P_00000000012fa9f0 .param/l "IMG_DWIDTH" 0 7 33, +C4<00000000000000000000000000011000>;
P_00000000012faa28 .param/l "KERN_CNT_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_00000000012faa60 .param/l "KERN_COL_WIDTH" 0 7 27, +C4<00000000000000000000000000000011>;
P_00000000012faa98 .param/l "KERN_DWIDTH" 0 7 34, +C4<00000000000000000000000000011000>;
P_00000000012faad0 .param/l "RESULT_DWIDTH" 0 7 35, +C4<00000000000000000000000000001000>;
P_00000000012fab08 .param/l "RSLT_ADDR_WIDTH" 0 7 31, +C4<00000000000000000000000000000110>;
P_00000000012fab40 .param/l "SHFT_WIDTH" 0 7 32, +C4<00000000000000000000000000000100>;
v0000000001312440_0 .net "accum_ovrflow", 0 0, v0000000001312300_0;  alias, 1 drivers
v0000000001313ac0_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000013124e0_0 .net "clr_col_cnt", 0 0, v000000000130f740_0;  1 drivers
v0000000001314060_0 .net "clr_k_col_cnt", 0 0, v0000000001310140_0;  1 drivers
v00000000013130c0_0 .net "cols", 7 0, L_000000000139ae90;  alias, 1 drivers
v0000000001312bc0_0 .net "done", 0 0, v0000000001310640_0;  alias, 1 drivers
v0000000001314100_0 .net "en_max_pool", 0 0, L_000000000139c0b0;  alias, 1 drivers
v0000000001312e40_0 .net "img_addr", 5 0, v0000000001311180_0;  alias, 1 drivers
v0000000001312580_0 .net "img_data", 23 0, v00000000012f9610_0;  alias, 1 drivers
v0000000001312c60_0 .net "kern_addr", 5 0, v0000000001310e60_0;  alias, 1 drivers
v0000000001313980_0 .net "kern_addr_mode", 0 0, L_000000000139acb0;  alias, 1 drivers
v00000000013144c0_0 .net "kern_cols", 2 0, L_000000000139b9d0;  alias, 1 drivers
v0000000001312620_0 .net "kern_data", 23 0, v00000000012f9c50_0;  alias, 1 drivers
v00000000013142e0_0 .net "kerns", 2 0, L_000000000139ac10;  alias, 1 drivers
v0000000001313de0_0 .net "mask", 2 0, L_000000000139c470;  alias, 1 drivers
v00000000013137a0_0 .net "reset", 0 0, L_000000000122cec0;  1 drivers
v0000000001313160_0 .net "result_addr", 5 0, v000000000130f880_0;  alias, 1 drivers
v0000000001313840_0 .net "result_cols", 5 0, L_000000000139aad0;  1 drivers
v00000000013126c0_0 .net "result_data", 7 0, v0000000001311ae0_0;  alias, 1 drivers
v0000000001311d60_0 .net "result_valid", 0 0, v0000000001311c20_0;  alias, 1 drivers
v0000000001313a20_0 .net "shift", 3 0, L_000000000139c010;  alias, 1 drivers
v0000000001313200_0 .net "start", 0 0, L_000000000139bf70;  alias, 1 drivers
v0000000001314380_0 .net "stride", 5 0, L_000000000139c510;  1 drivers
S_00000000012f1b50 .scope module, "agu_inst" "agu" 7 81, 8 24 0, S_00000000012f2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000125b920 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_000000000125b958 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_000000000125b990 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_000000000125b9c8 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_000000000125ba00 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0000000001310dc0_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v000000000130f740_0 .var "clr_col_cnt", 0 0;
v0000000001311720_0 .var "clr_img_addr", 0 0;
v00000000013108c0_0 .var "clr_img_st", 0 0;
v0000000001310140_0 .var "clr_k_col_cnt", 0 0;
v000000000130f6a0_0 .var "clr_kerns_cnt", 0 0;
v000000000130f7e0_0 .net "clr_kerns_cnt_d", 7 0, v00000000012f9ed0_0;  1 drivers
v000000000130f560_0 .var "clr_result_addr", 0 0;
v00000000013112c0_0 .var "col_cnt", 7 0;
v00000000013117c0_0 .net "cols", 7 0, L_000000000139ae90;  alias, 1 drivers
v0000000001310640_0 .var "done", 0 0;
v00000000013103c0_0 .var "en_col_cnt", 0 0;
v0000000001311860_0 .var "en_img_addr", 0 0;
v000000000130fba0_0 .var "en_img_st", 0 0;
v000000000130fc40_0 .var "en_k_col_cnt", 0 0;
v00000000013119a0_0 .var "en_kerns_cnt", 0 0;
v0000000001310460_0 .net "en_result_addr", 0 0, v0000000001311c20_0;  alias, 1 drivers
v0000000001311180_0 .var "img_addr", 5 0;
v00000000013106e0_0 .var "img_st", 5 0;
v0000000001311b80_0 .var "k_col_cnt", 2 0;
v0000000001310e60_0 .var "kern_addr", 5 0;
v0000000001311220_0 .net "kern_addr_mode", 0 0, L_000000000139acb0;  alias, 1 drivers
v0000000001310f00_0 .net "kern_cols", 2 0, L_000000000139b9d0;  alias, 1 drivers
v0000000001310960_0 .net "kerns", 2 0, L_000000000139ac10;  alias, 1 drivers
v000000000130fb00_0 .var "kerns_cnt", 2 0;
v0000000001310500_0 .net "reset", 0 0, L_000000000122cec0;  alias, 1 drivers
v000000000130f880_0 .var "result_addr", 5 0;
v00000000013105a0_0 .net "result_cols", 5 0, L_000000000139aad0;  alias, 1 drivers
v000000000130f920_0 .net "start", 0 0, L_000000000139bf70;  alias, 1 drivers
v0000000001310780_0 .var "start_d", 0 0;
v000000000130fe20_0 .var "start_pedge", 0 0;
v000000000130fce0_0 .net "stride", 5 0, L_000000000139c510;  alias, 1 drivers
E_0000000001219ac0 .event edge, v000000000130f880_0, v00000000013105a0_0, v0000000001310460_0;
E_000000000121ad80 .event edge, v00000000012f94d0_0, v0000000001310780_0;
E_000000000121af00 .event edge, v00000000012f97f0_0, v000000000130fb00_0, v0000000001311b80_0;
E_000000000121b200 .event edge, v00000000012f94d0_0;
E_000000000121a5c0 .event edge, v0000000001310140_0;
E_000000000121a680 .event edge, v000000000130f740_0;
E_000000000121b380 .event edge, v000000000130fb00_0, v00000000012f8670_0, v00000000013119a0_0;
E_000000000121b300 .event edge, v00000000013112c0_0, v00000000012f82b0_0, v00000000013103c0_0;
E_000000000121c240 .event edge, v0000000001311b80_0, v00000000012f79f0_0, v00000000012f94d0_0;
S_000000000130b060 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_00000000012f1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_000000000121b740 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v00000000012f9d90_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000012f9ed0_0 .var "par_out", 7 0;
v00000000012fa150_0 .net "reset", 0 0, L_000000000122cec0;  alias, 1 drivers
v000000000130f600_0 .net "ser_in", 0 0, v000000000130f6a0_0;  1 drivers
S_000000000130bce0 .scope module, "datapath_inst" "datapath" 7 109, 10 1 0, S_00000000012f2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_000000000130c4b0 .param/l "CLR_DLY" 0 10 162, +C4<00000000000000000000000000000010>;
P_000000000130c4e8 .param/l "CLR_DLY_WIDTH" 0 10 163, +C4<00000000000000000000000000000011>;
P_000000000130c520 .param/l "DLY_WIDTH" 0 10 146, +C4<00000000000000000000000000010000>;
P_000000000130c558 .param/l "IMG_DWIDTH" 0 10 3, +C4<00000000000000000000000000011000>;
P_000000000130c590 .param/l "KERN_DWIDTH" 0 10 4, +C4<00000000000000000000000000011000>;
P_000000000130c5c8 .param/l "RESULT_DWIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000000000130c600 .param/l "SHFT_WIDTH" 0 10 6, +C4<00000000000000000000000000000100>;
L_000000000122b6b0 .functor OR 1, L_000000000122cec0, L_000000000139aa30, C4<0>, C4<0>;
L_000000000122ce50 .functor AND 1, v0000000001311ea0_0, L_000000000139bbb0, C4<1>, C4<1>;
v0000000001313520_0 .net *"_s13", 0 0, L_000000000139aa30;  1 drivers
v0000000001311f40_0 .net *"_s17", 0 0, L_000000000139bbb0;  1 drivers
v0000000001312300_0 .var "accum_ovrflow", 0 0;
v0000000001311fe0_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v0000000001312800_0 .net "clr_col_cnt", 0 0, v000000000130f740_0;  alias, 1 drivers
v0000000001312f80_0 .net "clr_col_cnt_d", 7 0, v000000000130f9c0_0;  1 drivers
v00000000013135c0_0 .net "clr_k_col_cnt", 0 0, v0000000001310140_0;  alias, 1 drivers
v00000000013141a0_0 .net "clr_k_col_cnt_d", 2 0, v00000000013114a0_0;  1 drivers
v0000000001311ea0_0 .var "clr_mult_accum", 0 0;
v0000000001313b60_0 .net "en_max_pool", 0 0, L_000000000139c0b0;  alias, 1 drivers
v0000000001311e00_0 .net "img_data", 23 0, v00000000012f9610_0;  alias, 1 drivers
v0000000001312080_0 .net "kern_data", 23 0, v00000000012f9c50_0;  alias, 1 drivers
v0000000001313f20_0 .net "mask", 2 0, L_000000000139c470;  alias, 1 drivers
v0000000001313340_0 .var "mult_accum", 19 0;
v00000000013133e0_0 .var "mult_accum_mux", 20 0;
v0000000001312b20_0 .var "mult_accum_r", 20 0;
v00000000013138e0_0 .net "mult_out0", 15 0, v00000000013110e0_0;  1 drivers
v0000000001312d00_0 .var "mult_out0_r", 15 0;
v00000000013121c0_0 .net "mult_out1", 15 0, v000000000130ff60_0;  1 drivers
v0000000001313700_0 .var "mult_out1_r", 15 0;
v0000000001312120_0 .net "mult_out2", 15 0, v0000000001310c80_0;  1 drivers
v0000000001313020_0 .var "mult_out2_r", 15 0;
v0000000001312ee0_0 .net "reset", 0 0, L_000000000122cec0;  alias, 1 drivers
v0000000001313d40_0 .net "result_data", 7 0, v0000000001311ae0_0;  alias, 1 drivers
v0000000001314420_0 .net "result_valid", 0 0, v0000000001311c20_0;  alias, 1 drivers
v00000000013123a0_0 .net "shift", 3 0, L_000000000139c010;  alias, 1 drivers
v0000000001313fc0_0 .net "shift_out", 7 0, v0000000001314240_0;  1 drivers
v0000000001312da0_0 .net "start", 0 0, L_000000000139bf70;  alias, 1 drivers
v0000000001313660_0 .net "start_d", 15 0, v00000000013101e0_0;  1 drivers
E_000000000121b400 .event edge, v00000000013114a0_0, v00000000013101e0_0;
E_000000000121ba00 .event edge, v0000000001312b20_0;
E_000000000121b480 .event edge, v0000000001311ea0_0, v0000000001312b20_0;
L_000000000139c5b0 .part v00000000012f9610_0, 0, 8;
L_000000000139b2f0 .part v00000000012f9c50_0, 0, 8;
L_000000000139bb10 .part v00000000012f9610_0, 8, 8;
L_000000000139ad50 .part v00000000012f9c50_0, 8, 8;
L_000000000139c150 .part v00000000012f9610_0, 16, 8;
L_000000000139b1b0 .part v00000000012f9c50_0, 16, 8;
L_000000000139aa30 .part v000000000130f9c0_0, 3, 1;
L_000000000139bbb0 .part v00000000013101e0_0, 2, 1;
S_000000000130c640 .scope module, "max_pool_inst" "max_pool" 10 135, 11 12 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_000000000121c1c0 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0000000001310820_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v0000000001310a00_0 .net "data_in", 7 0, v0000000001314240_0;  alias, 1 drivers
v0000000001311ae0_0 .var "data_out", 7 0;
v000000000130fd80_0 .var "data_r", 7 0;
v0000000001310320_0 .net "en_maxpool", 0 0, L_000000000139c0b0;  alias, 1 drivers
v000000000130fec0_0 .var "max_pool_out", 7 0;
v0000000001311a40_0 .var "max_pool_valid", 0 0;
v0000000001310aa0_0 .net "reset", 0 0, L_000000000122b6b0;  1 drivers
v0000000001311360_0 .var "toggle", 0 0;
v0000000001311900_0 .net "valid_in", 0 0, L_000000000122ce50;  1 drivers
v0000000001311c20_0 .var "valid_out", 0 0;
E_000000000121b940 .event edge, v0000000001311360_0, v0000000001311900_0;
E_000000000121bac0 .event edge, v000000000130fd80_0, v0000000001310a00_0;
S_000000000130aed0 .scope module, "mult_inst0" "mult" 10 53, 12 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123eb20 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123eb58 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0000000001311680_0 .net/s "a", 7 0, L_000000000139c5b0;  1 drivers
v0000000001310fa0_0 .net/s "b", 7 0, L_000000000139b2f0;  1 drivers
v00000000013110e0_0 .var/s "out", 15 0;
E_0000000001221480 .event edge, v0000000001311680_0, v0000000001310fa0_0;
S_000000000130b380 .scope module, "mult_inst1" "mult" 10 65, 12 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123dba0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123dbd8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0000000001310b40_0 .net/s "a", 7 0, L_000000000139bb10;  1 drivers
v0000000001311cc0_0 .net/s "b", 7 0, L_000000000139ad50;  1 drivers
v000000000130ff60_0 .var/s "out", 15 0;
E_0000000001222300 .event edge, v0000000001310b40_0, v0000000001311cc0_0;
S_000000000130b830 .scope module, "mult_inst2" "mult" 10 77, 12 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123eca0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123ecd8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0000000001310be0_0 .net/s "a", 7 0, L_000000000139c150;  1 drivers
v0000000001311040_0 .net/s "b", 7 0, L_000000000139b1b0;  1 drivers
v0000000001310c80_0 .var/s "out", 15 0;
E_0000000001221980 .event edge, v0000000001310be0_0, v0000000001311040_0;
S_000000000130b1f0 .scope module, "ser_shift_clr_col" "serial_shift" 10 186, 9 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001221a80 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0000000001310000_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v000000000130f9c0_0 .var "par_out", 7 0;
v0000000001310d20_0 .net "reset", 0 0, L_000000000122cec0;  alias, 1 drivers
v000000000130fa60_0 .net "ser_in", 0 0, v000000000130f740_0;  alias, 1 drivers
S_000000000130b9c0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 170, 9 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0000000001221b80 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0000000001311400_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000013114a0_0 .var "par_out", 2 0;
v0000000001311540_0 .net "reset", 0 0, L_000000000122cec0;  alias, 1 drivers
v00000000013115e0_0 .net "ser_in", 0 0, v0000000001310140_0;  alias, 1 drivers
S_000000000130c320 .scope module, "ser_shift_start" "serial_shift" 10 153, 9 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0000000001222a80 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v00000000013100a0_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v00000000013101e0_0 .var "par_out", 15 0;
v0000000001310280_0 .net "reset", 0 0, L_000000000122cec0;  alias, 1 drivers
v0000000001312260_0 .net "ser_in", 0 0, L_000000000139bf70;  alias, 1 drivers
S_000000000130caf0 .scope module, "shifter_inst" "shifter" 10 123, 13 1 0, S_000000000130bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_00000000012d5ef0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_00000000012d5f28 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_00000000012d5f60 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0000000001313e80_0 .net "in", 19 0, v0000000001313340_0;  1 drivers
v0000000001314240_0 .var "out", 7 0;
v0000000001313ca0_0 .net "shift", 3 0, L_000000000139c010;  alias, 1 drivers
E_0000000001222b40 .event edge, v00000000012f7f90_0, v0000000001313e80_0;
S_000000000130bb50 .scope module, "results_dffram" "dffram" 3 188, 6 1 0, S_00000000012f1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123dda0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123ddd8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0000000001313c00_0 .net "adr_r", 5 0, L_000000000139b610;  1 drivers
v00000000013132a0_0 .net "adr_w", 5 0, v000000000130f880_0;  alias, 1 drivers
v0000000001313480_0 .net "clk", 0 0, L_000000000127f5d0;  alias, 1 drivers
v0000000001312760_0 .net "dat_i", 7 0, v0000000001311ae0_0;  alias, 1 drivers
v00000000013128a0_0 .var "dat_o", 7 0;
v0000000001312940_0 .var "dat_o2", 7 0;
v00000000013129e0 .array "r", 63 0, 7 0;
v0000000001312a80_0 .net "we", 0 0, L_000000000122b9c0;  1 drivers
S_000000000130c190 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 2 141, 3 11 0, S_000000000101a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_00000000012d9aa0 .param/l "COL_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_00000000012d9ad8 .param/l "IMG_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000110>;
P_00000000012d9b10 .param/l "KERN_CNT_WIDTH" 0 3 18, +C4<00000000000000000000000000000011>;
P_00000000012d9b48 .param/l "KERN_COL_WIDTH" 0 3 16, +C4<00000000000000000000000000000011>;
P_00000000012d9b80 .param/l "MY_ADDR" 0 3 13, C4<000000000000000000000000000110011>;
P_00000000012d9bb8 .param/l "MY_ADDR_LSB" 0 3 15, +C4<00000000000000000000000000011000>;
P_00000000012d9bf0 .param/l "MY_ADDR_MSB" 0 3 14, +C4<00000000000000000000000000100000>;
P_00000000012d9c28 .param/l "RSLT_ADDR_WIDTH" 0 3 20, +C4<00000000000000000000000000000110>;
L_000000000122d0f0 .functor BUFZ 1, o0000000001287c18, C4<0>, C4<0>, C4<0>;
L_000000000122d240 .functor BUFZ 1, o0000000001287c48, C4<0>, C4<0>, C4<0>;
L_000000000122bf70 .functor AND 1, L_000000000139bed0, o0000000001287cd8, C4<1>, C4<1>;
L_000000000122c130 .functor AND 1, L_000000000122bf70, o0000000001287d68, C4<1>, C4<1>;
L_000000000122b950 .functor BUFZ 32, v000000000131fd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000122c2f0 .functor AND 1, L_000000000139c830, L_000000000122c130, C4<1>, C4<1>;
L_000000000122c280 .functor AND 1, L_000000000122c2f0, o0000000001287d98, C4<1>, C4<1>;
L_000000000122c3d0 .functor AND 1, L_000000000139b6b0, L_000000000122c130, C4<1>, C4<1>;
L_000000000122c4b0 .functor AND 1, L_000000000122c3d0, o0000000001287d98, C4<1>, C4<1>;
L_000000000122c830 .functor AND 1, L_000000000139ba70, L_000000000122c130, C4<1>, C4<1>;
L_000000000122c8a0 .functor AND 1, L_000000000122c830, o0000000001287d98, C4<1>, C4<1>;
L_000000000122c520 .functor AND 1, L_000000000139b430, L_000000000122c130, C4<1>, C4<1>;
L_000000000122c910 .functor AND 1, L_000000000122c520, o0000000001287d98, C4<1>, C4<1>;
L_000000000122cad0 .functor OR 1, L_000000000122d240, L_000000000139cfb0, C4<0>, C4<0>;
L_000000000122cbb0 .functor NOT 1, v000000000131a040_0, C4<0>, C4<0>, C4<0>;
L_000000000122d390 .functor AND 1, v000000000131a180_0, L_000000000122cbb0, C4<1>, C4<1>;
L_000000000133e1b0 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v00000000013164e0_0 .net/2u *"_s10", 32 0, L_000000000133e1b0;  1 drivers
v0000000001316260_0 .net *"_s12", 0 0, L_000000000139bed0;  1 drivers
v0000000001315360_0 .net *"_s14", 0 0, L_000000000122bf70;  1 drivers
v0000000001316080_0 .net *"_s23", 1 0, L_000000000139cdd0;  1 drivers
v0000000001316580_0 .net *"_s24", 31 0, L_000000000139c970;  1 drivers
L_000000000133e1f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001315220_0 .net *"_s27", 29 0, L_000000000133e1f8;  1 drivers
L_000000000133e240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001317480_0 .net/2u *"_s28", 31 0, L_000000000133e240;  1 drivers
v00000000013168a0_0 .net *"_s30", 0 0, L_000000000139c830;  1 drivers
v0000000001316620_0 .net *"_s32", 0 0, L_000000000122c2f0;  1 drivers
v00000000013166c0_0 .net *"_s37", 1 0, L_000000000139ce70;  1 drivers
v0000000001316e40_0 .net *"_s38", 31 0, L_000000000139afd0;  1 drivers
L_000000000133e288 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001317520_0 .net *"_s41", 29 0, L_000000000133e288;  1 drivers
L_000000000133e2d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001316940_0 .net/2u *"_s42", 31 0, L_000000000133e2d0;  1 drivers
v00000000013177a0_0 .net *"_s44", 0 0, L_000000000139b6b0;  1 drivers
v00000000013169e0_0 .net *"_s46", 0 0, L_000000000122c3d0;  1 drivers
v0000000001316ee0_0 .net *"_s5", 7 0, L_000000000139c650;  1 drivers
v0000000001316b20_0 .net *"_s51", 1 0, L_000000000139c330;  1 drivers
v0000000001317200_0 .net *"_s52", 31 0, L_000000000139b070;  1 drivers
L_000000000133e318 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001317840_0 .net *"_s55", 29 0, L_000000000133e318;  1 drivers
L_000000000133e360 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001315400_0 .net/2u *"_s56", 31 0, L_000000000133e360;  1 drivers
v0000000001316bc0_0 .net *"_s58", 0 0, L_000000000139ba70;  1 drivers
v00000000013178e0_0 .net *"_s6", 32 0, L_000000000139adf0;  1 drivers
v0000000001315180_0 .net *"_s60", 0 0, L_000000000122c830;  1 drivers
v00000000013152c0_0 .net *"_s65", 1 0, L_000000000139cf10;  1 drivers
v000000000130e8e0_0 .net *"_s66", 31 0, L_000000000139b250;  1 drivers
L_000000000133e3a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000131fc50_0 .net *"_s69", 29 0, L_000000000133e3a8;  1 drivers
L_000000000133e3f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001321ff0_0 .net/2u *"_s70", 31 0, L_000000000133e3f0;  1 drivers
v0000000001320150_0 .net *"_s72", 0 0, L_000000000139b430;  1 drivers
v0000000001322270_0 .net *"_s74", 0 0, L_000000000122c520;  1 drivers
L_000000000133e168 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001322130_0 .net *"_s9", 24 0, L_000000000133e168;  1 drivers
v00000000013206f0_0 .net *"_s94", 0 0, L_000000000122cbb0;  1 drivers
v0000000001321eb0_0 .net "accum_ovrflow", 0 0, v000000000131bd00_0;  1 drivers
v0000000001321e10_0 .net "clk", 0 0, L_000000000122d0f0;  1 drivers
v000000000131fcf0_0 .net "cols", 7 0, L_000000000139b7f0;  1 drivers
v0000000001320970_0 .net "data_out_regs", 31 0, v0000000001319320_0;  1 drivers
v0000000001320a10_0 .net "data_out_result", 7 0, v0000000001315ea0_0;  1 drivers
v000000000131ff70_0 .net "done", 0 0, v000000000131a040_0;  1 drivers
v00000000013210f0_0 .net "en_max_pool", 0 0, L_000000000139bcf0;  1 drivers
v0000000001321410_0 .net "img_addr", 5 0, v000000000131c0c0_0;  1 drivers
v0000000001321230_0 .net "img_data", 23 0, v0000000001319f00_0;  1 drivers
v0000000001322090_0 .net "kern_addr", 5 0, v000000000131bbc0_0;  1 drivers
v000000000131fe30_0 .net "kern_addr_mode", 0 0, L_000000000139bc50;  1 drivers
v0000000001320dd0_0 .net "kern_cols", 2 0, L_000000000139c8d0;  1 drivers
v0000000001320bf0_0 .net "kern_data", 23 0, v00000000013187e0_0;  1 drivers
v0000000001321190_0 .net "kerns", 2 0, L_000000000139c1f0;  1 drivers
v0000000001320f10_0 .net "mask", 2 0, L_000000000139cb50;  1 drivers
v000000000131fd90_0 .var "rdata", 31 0;
v0000000001321870_0 .var "ready", 0 0;
v0000000001320b50_0 .net "reset", 0 0, L_000000000122d240;  1 drivers
v000000000131fed0_0 .net "result_addr", 5 0, v000000000131a900_0;  1 drivers
v00000000013208d0_0 .net "result_cols", 7 0, L_000000000139b930;  1 drivers
v00000000013221d0_0 .net "result_data", 7 0, v000000000131c3e0_0;  1 drivers
v0000000001321b90_0 .net "result_valid", 0 0, v000000000131a180_0;  1 drivers
v0000000001320c90_0 .net "shift", 3 0, L_000000000139c290;  1 drivers
v0000000001320010_0 .net "soft_reset", 0 0, L_000000000139cfb0;  1 drivers
v00000000013212d0_0 .net "start", 0 0, L_000000000139c6f0;  1 drivers
v00000000013201f0_0 .net "stride", 7 0, L_000000000139b890;  1 drivers
v00000000013200b0_0 .net "valid", 0 0, L_000000000122c130;  1 drivers
v0000000001321cd0_0 .net "wb_clk_i", 0 0, o0000000001287c18;  alias, 0 drivers
v0000000001321d70_0 .net "wb_rst_i", 0 0, o0000000001287c48;  alias, 0 drivers
v0000000001320290_0 .net "wbs_ack_o", 0 0, v0000000001321870_0;  alias, 1 drivers
v0000000001320330_0 .net "wbs_adr_i", 31 0, o0000000001287ca8;  alias, 0 drivers
v000000000131fb10_0 .net "wbs_cyc_i", 0 0, o0000000001287cd8;  alias, 0 drivers
v00000000013203d0_0 .net "wbs_dat_i", 31 0, o0000000001284b28;  alias, 0 drivers
v0000000001320470_0 .net "wbs_dat_o", 31 0, L_000000000122b950;  alias, 1 drivers
v0000000001320510_0 .net "wbs_sel_i", 3 0, o0000000001287d38;  alias, 0 drivers
v0000000001320d30_0 .net "wbs_stb_i", 0 0, o0000000001287d68;  alias, 0 drivers
v0000000001320ab0_0 .net "wbs_we_i", 0 0, o0000000001287d98;  alias, 0 drivers
v0000000001321c30_0 .net "we_img_ram", 0 0, L_000000000122c4b0;  1 drivers
v00000000013205b0_0 .net "we_kern_ram", 0 0, L_000000000122c8a0;  1 drivers
v0000000001321370_0 .net "we_regs", 0 0, L_000000000122c280;  1 drivers
v0000000001320fb0_0 .net "we_res_ram", 0 0, L_000000000122c910;  1 drivers
L_000000000139c650 .part o0000000001287ca8, 24, 8;
L_000000000139adf0 .concat [ 8 25 0 0], L_000000000139c650, L_000000000133e168;
L_000000000139bed0 .cmp/eq 33, L_000000000139adf0, L_000000000133e1b0;
L_000000000139cdd0 .part o0000000001287ca8, 8, 2;
L_000000000139c970 .concat [ 2 30 0 0], L_000000000139cdd0, L_000000000133e1f8;
L_000000000139c830 .cmp/eq 32, L_000000000139c970, L_000000000133e240;
L_000000000139ce70 .part o0000000001287ca8, 8, 2;
L_000000000139afd0 .concat [ 2 30 0 0], L_000000000139ce70, L_000000000133e288;
L_000000000139b6b0 .cmp/eq 32, L_000000000139afd0, L_000000000133e2d0;
L_000000000139c330 .part o0000000001287ca8, 8, 2;
L_000000000139b070 .concat [ 2 30 0 0], L_000000000139c330, L_000000000133e318;
L_000000000139ba70 .cmp/eq 32, L_000000000139b070, L_000000000133e360;
L_000000000139cf10 .part o0000000001287ca8, 8, 2;
L_000000000139b250 .concat [ 2 30 0 0], L_000000000139cf10, L_000000000133e3a8;
L_000000000139b430 .cmp/eq 32, L_000000000139b250, L_000000000133e3f0;
L_000000000139d050 .part o0000000001287ca8, 2, 2;
L_000000000139f850 .part L_000000000139b890, 0, 6;
L_000000000139db90 .part L_000000000139b930, 0, 6;
L_000000000139f8f0 .part o0000000001284b28, 0, 24;
L_000000000139e9f0 .part o0000000001287ca8, 2, 6;
L_000000000139f030 .part o0000000001284b28, 0, 24;
L_000000000139daf0 .part o0000000001287ca8, 2, 6;
L_000000000139d7d0 .part o0000000001287ca8, 2, 6;
S_000000000130b510 .scope module, "cfg_regs_inst" "regs" 3 94, 4 12 0, S_000000000130c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0000000001222600 .param/l "DWIDTH" 0 4 14, +C4<00000000000000000000000000100000>;
v0000000001317ac0_0 .net *"_s6", 29 0, L_000000000139b4d0;  1 drivers
v0000000001317fc0_0 .net "accum_ovrflow", 0 0, v000000000131bd00_0;  alias, 1 drivers
v00000000013196e0_0 .net "addr", 1 0, L_000000000139d050;  1 drivers
v0000000001319b40_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v0000000001319780_0 .net "cols", 7 0, L_000000000139b7f0;  alias, 1 drivers
v00000000013181a0_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v0000000001318a60_0 .net "data_out", 31 0, v0000000001319320_0;  alias, 1 drivers
v0000000001318060_0 .net "done", 0 0, v000000000131a040_0;  alias, 1 drivers
v0000000001319dc0_0 .net "en_max_pool", 0 0, L_000000000139bcf0;  alias, 1 drivers
v0000000001318100_0 .net "kern_addr_mode", 0 0, L_000000000139bc50;  alias, 1 drivers
v0000000001319640_0 .net "kern_cols", 2 0, L_000000000139c8d0;  alias, 1 drivers
v00000000013184c0_0 .net "kerns", 2 0, L_000000000139c1f0;  alias, 1 drivers
v0000000001319820_0 .net "mask", 2 0, L_000000000139cb50;  alias, 1 drivers
v00000000013198c0 .array "regs", 4 0;
v00000000013198c0_0 .net v00000000013198c0 0, 31 0, v000000000130eb60_0; 1 drivers
v00000000013198c0_1 .net v00000000013198c0 1, 31 0, v0000000001317ca0_0; 1 drivers
v00000000013198c0_2 .net v00000000013198c0 2, 31 0, v0000000001319e60_0; 1 drivers
v00000000013198c0_3 .net v00000000013198c0 3, 31 0, v0000000001317de0_0; 1 drivers
o000000000128eea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000013198c0_4 .net v00000000013198c0 4, 31 0, o000000000128eea8; 0 drivers
v0000000001318d80_0 .net "reset", 0 0, L_000000000122d240;  alias, 1 drivers
v0000000001317c00_0 .net "result_cols", 7 0, L_000000000139b930;  alias, 1 drivers
v0000000001319960_0 .net "shift", 3 0, L_000000000139c290;  alias, 1 drivers
v0000000001317b60_0 .net "soft_reset", 0 0, L_000000000139cfb0;  alias, 1 drivers
v0000000001318740_0 .net "start", 0 0, L_000000000139c6f0;  alias, 1 drivers
v0000000001318f60_0 .net "stride", 7 0, L_000000000139b890;  alias, 1 drivers
v0000000001318240_0 .net "wr_en", 0 0, L_000000000122c280;  alias, 1 drivers
L_000000000139b4d0 .part v000000000130eb60_0, 2, 30;
L_000000000139b750 .concat [ 1 1 30 0], v000000000131a040_0, v000000000131bd00_0, L_000000000139b4d0;
L_000000000139c6f0 .part v000000000130eb60_0, 2, 1;
L_000000000139cfb0 .part v000000000130eb60_0, 3, 1;
L_000000000139c8d0 .part v0000000001317ca0_0, 0, 3;
L_000000000139b7f0 .part v0000000001317ca0_0, 8, 8;
L_000000000139c1f0 .part v0000000001317ca0_0, 16, 3;
L_000000000139b890 .part v0000000001317ca0_0, 24, 8;
L_000000000139b930 .part v0000000001319e60_0, 0, 8;
L_000000000139c290 .part v0000000001319e60_0, 8, 4;
L_000000000139bc50 .part v0000000001319e60_0, 16, 1;
L_000000000139bcf0 .part v0000000001319e60_0, 17, 1;
L_000000000139cb50 .part v0000000001319e60_0, 18, 3;
S_000000000130c7d0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 51, 5 15 0, S_000000000130b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0000000001223200 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v000000000130e980_0 .net "addr", 1 0, L_000000000139d050;  alias, 1 drivers
v000000000130eac0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v000000000130eb60_0 .var "ctrl0", 31 0;
v0000000001317ca0_0 .var "ctrl1", 31 0;
v0000000001319e60_0 .var "ctrl2", 31 0;
v0000000001317de0_0 .var "ctrl3", 31 0;
v0000000001317f20_0 .net "data_in", 31 0, o0000000001284b28;  alias, 0 drivers
v0000000001319320_0 .var "data_out", 31 0;
v0000000001317d40_0 .net "reset", 0 0, L_000000000122d240;  alias, 1 drivers
v0000000001318c40_0 .net "status0", 31 0, L_000000000139b750;  1 drivers
v0000000001318b00_0 .net "status1", 31 0, v0000000001317ca0_0;  alias, 1 drivers
v00000000013195a0_0 .net "status2", 31 0, v0000000001319e60_0;  alias, 1 drivers
v0000000001317a20_0 .net "status3", 31 0, v0000000001317de0_0;  alias, 1 drivers
v0000000001319aa0_0 .net "wr_en", 0 0, L_000000000122c280;  alias, 1 drivers
E_0000000001222800/0 .event edge, v000000000130e980_0, v0000000001318c40_0, v0000000001317ca0_0, v0000000001319e60_0;
E_0000000001222800/1 .event edge, v0000000001317de0_0;
E_0000000001222800 .event/or E_0000000001222800/0, E_0000000001222800/1;
E_0000000001222e40 .event posedge, v000000000130eac0_0;
S_000000000130b6a0 .scope module, "img_dffram" "dffram" 3 156, 6 1 0, S_000000000130c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123ed20 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123ed58 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v00000000013190a0_0 .net "adr_r", 5 0, v000000000131c0c0_0;  alias, 1 drivers
v0000000001319500_0 .net "adr_w", 5 0, L_000000000139e9f0;  1 drivers
v00000000013182e0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v0000000001318ce0_0 .net "dat_i", 23 0, L_000000000139f8f0;  1 drivers
v0000000001318380_0 .var "dat_o", 23 0;
v0000000001319f00_0 .var "dat_o2", 23 0;
v0000000001318420 .array "r", 63 0, 23 0;
v0000000001317980_0 .net "we", 0 0, L_000000000122c4b0;  alias, 1 drivers
S_000000000130c960 .scope module, "kerns_dffram" "dffram" 3 172, 6 1 0, S_000000000130c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123dca0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123dcd8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0000000001318560_0 .net "adr_r", 5 0, v000000000131bbc0_0;  alias, 1 drivers
v000000000131a0e0_0 .net "adr_w", 5 0, L_000000000139daf0;  1 drivers
v0000000001318600_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v00000000013186a0_0 .net "dat_i", 23 0, L_000000000139f030;  1 drivers
v0000000001319fa0_0 .var "dat_o", 23 0;
v00000000013187e0_0 .var "dat_o2", 23 0;
v0000000001318880 .array "r", 63 0, 23 0;
v00000000013193c0_0 .net "we", 0 0, L_000000000122c8a0;  alias, 1 drivers
S_000000000130ad40 .scope module, "ren_conv_inst" "ren_conv" 3 126, 7 25 0, S_000000000130c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_00000000012d9db0 .param/l "COL_WIDTH" 0 7 28, +C4<00000000000000000000000000001000>;
P_00000000012d9de8 .param/l "IMG_ADDR_WIDTH" 0 7 30, +C4<00000000000000000000000000000110>;
P_00000000012d9e20 .param/l "IMG_DWIDTH" 0 7 33, +C4<00000000000000000000000000011000>;
P_00000000012d9e58 .param/l "KERN_CNT_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_00000000012d9e90 .param/l "KERN_COL_WIDTH" 0 7 27, +C4<00000000000000000000000000000011>;
P_00000000012d9ec8 .param/l "KERN_DWIDTH" 0 7 34, +C4<00000000000000000000000000011000>;
P_00000000012d9f00 .param/l "RESULT_DWIDTH" 0 7 35, +C4<00000000000000000000000000001000>;
P_00000000012d9f38 .param/l "RSLT_ADDR_WIDTH" 0 7 31, +C4<00000000000000000000000000000110>;
P_00000000012d9f70 .param/l "SHFT_WIDTH" 0 7 32, +C4<00000000000000000000000000000100>;
v0000000001315c20_0 .net "accum_ovrflow", 0 0, v000000000131bd00_0;  alias, 1 drivers
v00000000013163a0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v0000000001317340_0 .net "clr_col_cnt", 0 0, v0000000001319000_0;  1 drivers
v0000000001317020_0 .net "clr_k_col_cnt", 0 0, v0000000001319280_0;  1 drivers
v00000000013175c0_0 .net "cols", 7 0, L_000000000139b7f0;  alias, 1 drivers
v0000000001315b80_0 .net "done", 0 0, v000000000131a040_0;  alias, 1 drivers
v0000000001316f80_0 .net "en_max_pool", 0 0, L_000000000139bcf0;  alias, 1 drivers
v0000000001316800_0 .net "img_addr", 5 0, v000000000131c0c0_0;  alias, 1 drivers
v0000000001316c60_0 .net "img_data", 23 0, v0000000001319f00_0;  alias, 1 drivers
v00000000013173e0_0 .net "kern_addr", 5 0, v000000000131bbc0_0;  alias, 1 drivers
v0000000001316760_0 .net "kern_addr_mode", 0 0, L_000000000139bc50;  alias, 1 drivers
v0000000001315cc0_0 .net "kern_cols", 2 0, L_000000000139c8d0;  alias, 1 drivers
v00000000013154a0_0 .net "kern_data", 23 0, v00000000013187e0_0;  alias, 1 drivers
v0000000001317700_0 .net "kerns", 2 0, L_000000000139c1f0;  alias, 1 drivers
v0000000001316120_0 .net "mask", 2 0, L_000000000139cb50;  alias, 1 drivers
v0000000001315680_0 .net "reset", 0 0, L_000000000122cad0;  1 drivers
v0000000001315720_0 .net "result_addr", 5 0, v000000000131a900_0;  alias, 1 drivers
v00000000013170c0_0 .net "result_cols", 5 0, L_000000000139db90;  1 drivers
v0000000001315d60_0 .net "result_data", 7 0, v000000000131c3e0_0;  alias, 1 drivers
v0000000001316440_0 .net "result_valid", 0 0, v000000000131a180_0;  alias, 1 drivers
v0000000001316a80_0 .net "shift", 3 0, L_000000000139c290;  alias, 1 drivers
v0000000001315540_0 .net "start", 0 0, L_000000000139c6f0;  alias, 1 drivers
v00000000013159a0_0 .net "stride", 5 0, L_000000000139f850;  1 drivers
S_000000000130be70 .scope module, "agu_inst" "agu" 7 81, 8 24 0, S_000000000130ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000125bda0 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_000000000125bdd8 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_000000000125be10 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_000000000125be48 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_000000000125be80 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0000000001318ec0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v0000000001319000_0 .var "clr_col_cnt", 0 0;
v0000000001319140_0 .var "clr_img_addr", 0 0;
v00000000013191e0_0 .var "clr_img_st", 0 0;
v0000000001319280_0 .var "clr_k_col_cnt", 0 0;
v0000000001319a00_0 .var "clr_kerns_cnt", 0 0;
v0000000001319460_0 .net "clr_kerns_cnt_d", 7 0, v0000000001318920_0;  1 drivers
v0000000001319be0_0 .var "clr_result_addr", 0 0;
v0000000001319c80_0 .var "col_cnt", 7 0;
v0000000001319d20_0 .net "cols", 7 0, L_000000000139b7f0;  alias, 1 drivers
v000000000131a040_0 .var "done", 0 0;
v000000000131a220_0 .var "en_col_cnt", 0 0;
v000000000131b940_0 .var "en_img_addr", 0 0;
v000000000131a7c0_0 .var "en_img_st", 0 0;
v000000000131bda0_0 .var "en_k_col_cnt", 0 0;
v000000000131c840_0 .var "en_kerns_cnt", 0 0;
v000000000131a720_0 .net "en_result_addr", 0 0, v000000000131a180_0;  alias, 1 drivers
v000000000131c0c0_0 .var "img_addr", 5 0;
v000000000131c160_0 .var "img_st", 5 0;
v000000000131a360_0 .var "k_col_cnt", 2 0;
v000000000131bbc0_0 .var "kern_addr", 5 0;
v000000000131b9e0_0 .net "kern_addr_mode", 0 0, L_000000000139bc50;  alias, 1 drivers
v000000000131ae00_0 .net "kern_cols", 2 0, L_000000000139c8d0;  alias, 1 drivers
v000000000131c2a0_0 .net "kerns", 2 0, L_000000000139c1f0;  alias, 1 drivers
v000000000131c340_0 .var "kerns_cnt", 2 0;
v000000000131c700_0 .net "reset", 0 0, L_000000000122cad0;  alias, 1 drivers
v000000000131a900_0 .var "result_addr", 5 0;
v000000000131aa40_0 .net "result_cols", 5 0, L_000000000139db90;  alias, 1 drivers
v000000000131c7a0_0 .net "start", 0 0, L_000000000139c6f0;  alias, 1 drivers
v000000000131ab80_0 .var "start_d", 0 0;
v000000000131c8e0_0 .var "start_pedge", 0 0;
v000000000131c020_0 .net "stride", 5 0, L_000000000139f850;  alias, 1 drivers
E_0000000001222b80 .event edge, v000000000131a900_0, v000000000131aa40_0, v000000000131a720_0;
E_00000000012233c0 .event edge, v0000000001318740_0, v000000000131ab80_0;
E_0000000001222c40 .event edge, v0000000001318100_0, v000000000131c340_0, v000000000131a360_0;
E_0000000001222400 .event edge, v0000000001318740_0;
E_0000000001222c80 .event edge, v0000000001319280_0;
E_0000000001222cc0 .event edge, v0000000001319000_0;
E_0000000001223c00 .event edge, v000000000131c340_0, v00000000013184c0_0, v000000000131c840_0;
E_0000000001223b00 .event edge, v0000000001319c80_0, v0000000001319780_0, v000000000131a220_0;
E_0000000001223a00 .event edge, v000000000131a360_0, v0000000001319640_0, v0000000001318740_0;
S_000000000130c000 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_000000000130be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001224340 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0000000001318ba0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v0000000001318920_0 .var "par_out", 7 0;
v00000000013189c0_0 .net "reset", 0 0, L_000000000122cad0;  alias, 1 drivers
v0000000001318e20_0 .net "ser_in", 0 0, v0000000001319a00_0;  1 drivers
S_00000000012dba90 .scope module, "datapath_inst" "datapath" 7 109, 10 1 0, S_000000000130ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_00000000012da190 .param/l "CLR_DLY" 0 10 162, +C4<00000000000000000000000000000010>;
P_00000000012da1c8 .param/l "CLR_DLY_WIDTH" 0 10 163, +C4<00000000000000000000000000000011>;
P_00000000012da200 .param/l "DLY_WIDTH" 0 10 146, +C4<00000000000000000000000000010000>;
P_00000000012da238 .param/l "IMG_DWIDTH" 0 10 3, +C4<00000000000000000000000000011000>;
P_00000000012da270 .param/l "KERN_DWIDTH" 0 10 4, +C4<00000000000000000000000000011000>;
P_00000000012da2a8 .param/l "RESULT_DWIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_00000000012da2e0 .param/l "SHFT_WIDTH" 0 10 6, +C4<00000000000000000000000000000100>;
L_000000000122d1d0 .functor OR 1, L_000000000122cad0, L_000000000139cd30, C4<0>, C4<0>;
L_000000000122ca60 .functor AND 1, v000000000131cac0_0, L_000000000139d730, C4<1>, C4<1>;
v000000000131b300_0 .net *"_s13", 0 0, L_000000000139cd30;  1 drivers
v000000000131b760_0 .net *"_s17", 0 0, L_000000000139d730;  1 drivers
v000000000131bd00_0 .var "accum_ovrflow", 0 0;
v000000000131b3a0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v000000000131b620_0 .net "clr_col_cnt", 0 0, v0000000001319000_0;  alias, 1 drivers
v000000000131b6c0_0 .net "clr_col_cnt_d", 7 0, v000000000131a4a0_0;  1 drivers
v000000000131b800_0 .net "clr_k_col_cnt", 0 0, v0000000001319280_0;  alias, 1 drivers
v000000000131bf80_0 .net "clr_k_col_cnt_d", 2 0, v000000000131b260_0;  1 drivers
v000000000131cac0_0 .var "clr_mult_accum", 0 0;
v000000000131d060_0 .net "en_max_pool", 0 0, L_000000000139bcf0;  alias, 1 drivers
v000000000131c980_0 .net "img_data", 23 0, v0000000001319f00_0;  alias, 1 drivers
v000000000131cca0_0 .net "kern_data", 23 0, v00000000013187e0_0;  alias, 1 drivers
v000000000131ca20_0 .net "mask", 2 0, L_000000000139cb50;  alias, 1 drivers
v000000000131cb60_0 .var "mult_accum", 19 0;
v000000000131cfc0_0 .var "mult_accum_mux", 20 0;
v000000000131cd40_0 .var "mult_accum_r", 20 0;
v000000000131cc00_0 .net "mult_out0", 15 0, v000000000131c200_0;  1 drivers
v000000000131cde0_0 .var "mult_out0_r", 15 0;
v000000000131ce80_0 .net "mult_out1", 15 0, v000000000131a2c0_0;  1 drivers
v000000000131cf20_0 .var "mult_out1_r", 15 0;
v00000000013155e0_0 .net "mult_out2", 15 0, v000000000131a540_0;  1 drivers
v00000000013157c0_0 .var "mult_out2_r", 15 0;
v0000000001315f40_0 .net "reset", 0 0, L_000000000122cad0;  alias, 1 drivers
v00000000013172a0_0 .net "result_data", 7 0, v000000000131c3e0_0;  alias, 1 drivers
v0000000001316da0_0 .net "result_valid", 0 0, v000000000131a180_0;  alias, 1 drivers
v0000000001317660_0 .net "shift", 3 0, L_000000000139c290;  alias, 1 drivers
v0000000001316d00_0 .net "shift_out", 7 0, v000000000131b4e0_0;  1 drivers
v0000000001316300_0 .net "start", 0 0, L_000000000139c6f0;  alias, 1 drivers
v0000000001315ae0_0 .net "start_d", 15 0, v000000000131a680_0;  1 drivers
E_00000000012236c0 .event edge, v000000000131b260_0, v000000000131a680_0;
E_0000000001223ac0 .event edge, v000000000131cd40_0;
E_0000000001223b40 .event edge, v000000000131cac0_0, v000000000131cd40_0;
L_000000000139bd90 .part v0000000001319f00_0, 0, 8;
L_000000000139c790 .part v00000000013187e0_0, 0, 8;
L_000000000139be30 .part v0000000001319f00_0, 8, 8;
L_000000000139cbf0 .part v00000000013187e0_0, 8, 8;
L_000000000139ca10 .part v0000000001319f00_0, 16, 8;
L_000000000139cc90 .part v00000000013187e0_0, 16, 8;
L_000000000139cd30 .part v000000000131a4a0_0, 3, 1;
L_000000000139d730 .part v000000000131a680_0, 2, 1;
S_00000000012da4b0 .scope module, "max_pool_inst" "max_pool" 10 135, 11 12 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0000000001223500 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v000000000131aae0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v000000000131a860_0 .net "data_in", 7 0, v000000000131b4e0_0;  alias, 1 drivers
v000000000131c3e0_0 .var "data_out", 7 0;
v000000000131b8a0_0 .var "data_r", 7 0;
v000000000131ac20_0 .net "en_maxpool", 0 0, L_000000000139bcf0;  alias, 1 drivers
v000000000131aea0_0 .var "max_pool_out", 7 0;
v000000000131be40_0 .var "max_pool_valid", 0 0;
v000000000131b440_0 .net "reset", 0 0, L_000000000122d1d0;  1 drivers
v000000000131ba80_0 .var "toggle", 0 0;
v000000000131a9a0_0 .net "valid_in", 0 0, L_000000000122ca60;  1 drivers
v000000000131a180_0 .var "valid_out", 0 0;
E_0000000001223bc0 .event edge, v000000000131ba80_0, v000000000131a9a0_0;
E_00000000012235c0 .event edge, v000000000131b8a0_0, v000000000131a860_0;
S_00000000012dae10 .scope module, "mult_inst0" "mult" 10 53, 12 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123e020 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123e058 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v000000000131bc60_0 .net/s "a", 7 0, L_000000000139bd90;  1 drivers
v000000000131c480_0 .net/s "b", 7 0, L_000000000139c790;  1 drivers
v000000000131c200_0 .var/s "out", 15 0;
E_0000000001223d00 .event edge, v000000000131bc60_0, v000000000131c480_0;
S_00000000012da960 .scope module, "mult_inst1" "mult" 10 65, 12 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123e3a0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123e3d8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v000000000131c520_0 .net/s "a", 7 0, L_000000000139be30;  1 drivers
v000000000131ad60_0 .net/s "b", 7 0, L_000000000139cbf0;  1 drivers
v000000000131a2c0_0 .var/s "out", 15 0;
E_0000000001223e00 .event edge, v000000000131c520_0, v000000000131ad60_0;
S_00000000012dafa0 .scope module, "mult_inst2" "mult" 10 77, 12 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123e0a0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123e0d8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v000000000131a400_0 .net/s "a", 7 0, L_000000000139ca10;  1 drivers
v000000000131af40_0 .net/s "b", 7 0, L_000000000139cc90;  1 drivers
v000000000131a540_0 .var/s "out", 15 0;
E_0000000001223fc0 .event edge, v000000000131a400_0, v000000000131af40_0;
S_00000000012dbdb0 .scope module, "ser_shift_clr_col" "serial_shift" 10 186, 9 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001224b00 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v000000000131bb20_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v000000000131a4a0_0 .var "par_out", 7 0;
v000000000131acc0_0 .net "reset", 0 0, L_000000000122cad0;  alias, 1 drivers
v000000000131afe0_0 .net "ser_in", 0 0, v0000000001319000_0;  alias, 1 drivers
S_00000000012dbc20 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 170, 9 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0000000001224480 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v000000000131c5c0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v000000000131b260_0 .var "par_out", 2 0;
v000000000131c660_0 .net "reset", 0 0, L_000000000122cad0;  alias, 1 drivers
v000000000131b080_0 .net "ser_in", 0 0, v0000000001319280_0;  alias, 1 drivers
S_00000000012da640 .scope module, "ser_shift_start" "serial_shift" 10 153, 9 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0000000001225240 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v000000000131a5e0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v000000000131a680_0 .var "par_out", 15 0;
v000000000131bee0_0 .net "reset", 0 0, L_000000000122cad0;  alias, 1 drivers
v000000000131b580_0 .net "ser_in", 0 0, L_000000000139c6f0;  alias, 1 drivers
S_00000000012da7d0 .scope module, "shifter_inst" "shifter" 10 123, 13 1 0, S_00000000012dba90;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_00000000012d74f0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_00000000012d7528 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_00000000012d7560 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v000000000131b120_0 .net "in", 19 0, v000000000131cb60_0;  1 drivers
v000000000131b4e0_0 .var "out", 7 0;
v000000000131b1c0_0 .net "shift", 3 0, L_000000000139c290;  alias, 1 drivers
E_0000000001224540 .event edge, v0000000001319960_0, v000000000131b120_0;
S_00000000012da000 .scope module, "results_dffram" "dffram" 3 188, 6 1 0, S_000000000130c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123e120 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123e158 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0000000001315860_0 .net "adr_r", 5 0, L_000000000139d7d0;  1 drivers
v0000000001315900_0 .net "adr_w", 5 0, v000000000131a900_0;  alias, 1 drivers
v00000000013161c0_0 .net "clk", 0 0, L_000000000122d0f0;  alias, 1 drivers
v0000000001315e00_0 .net "dat_i", 7 0, v000000000131c3e0_0;  alias, 1 drivers
v0000000001315a40_0 .var "dat_o", 7 0;
v0000000001315ea0_0 .var "dat_o2", 7 0;
v0000000001315fe0 .array "r", 63 0, 7 0;
v0000000001317160_0 .net "we", 0 0, L_000000000122d390;  1 drivers
S_000000000101a5e0 .scope module, "tb_ren_conv_top" "tb_ren_conv_top" 14 11;
 .timescale 0 0;
P_0000000001018c10 .param/l "COL_WIDTH" 0 14 13, +C4<00000000000000000000000000001000>;
P_0000000001018c48 .param/l "IMG_ADDR_WIDTH" 0 14 15, +C4<00000000000000000000000000000110>;
P_0000000001018c80 .param/l "IMG_BASE_ADDR" 0 14 87, C4<00110000000000000000000100000000>;
P_0000000001018cb8 .param/l "KERN_BASE_ADDR" 0 14 88, C4<00110000000000000000001000000000>;
P_0000000001018cf0 .param/l "KERN_CNT_WIDTH" 0 14 14, +C4<00000000000000000000000000000011>;
P_0000000001018d28 .param/l "KERN_COL_WIDTH" 0 14 12, +C4<00000000000000000000000000000011>;
P_0000000001018d60 .param/l "REG_BASE_ADDR" 0 14 86, C4<00110000000000000000000000000000>;
P_0000000001018d98 .param/l "RES_BASE_ADDR" 0 14 89, C4<00110000000000000000001100000000>;
P_0000000001018dd0 .param/l "RSLT_ADDR_WIDTH" 0 14 16, +C4<00000000000000000000000000000110>;
P_0000000001018e08 .param/l "VERBOSE" 0 14 90, +C4<00000000000000000000000000000010>;
v000000000132c6d0_0 .var "clk", 0 0;
v000000000132ce50_0 .var "cols", 7 0;
v000000000132c810_0 .var "en_max_pool", 0 0;
v000000000132cdb0_0 .var/i "i", 31 0;
v000000000131d4f0 .array "image", 31 0, 23 0;
v000000000131ed50_0 .var/i "iter", 31 0;
v000000000131f1b0_0 .var "kern_addr_mode", 0 0;
v000000000131e990_0 .var "kern_cols", 2 0;
v000000000131e490 .array "kernels", 31 0, 23 0;
v000000000131f070_0 .var "kerns", 2 0;
v000000000131d3b0_0 .var "mask", 2 0;
v000000000131d8b0_0 .var "reset", 0 0;
v000000000131dbd0 .array "result", 31 0, 7 0;
v000000000131d950_0 .var "result_cols", 7 0;
v000000000131dd10 .array "result_sim", 31 0, 7 0;
v000000000131f930_0 .var "shift", 3 0;
v000000000131def0_0 .var "stride", 7 0;
v000000000131f610_0 .var "wb_clk_i", 0 0;
v000000000131f6b0_0 .var "wb_rst_i", 0 0;
v000000000131f9d0_0 .net "wbs_ack_o", 0 0, L_0000000001202c90;  1 drivers
v000000000131e170_0 .var "wbs_adr_i", 31 0;
v000000000131ddb0_0 .var "wbs_cyc_i", 0 0;
v000000000131ecb0_0 .var "wbs_dat_i", 31 0;
v000000000131d9f0_0 .net "wbs_dat_o", 31 0, L_0000000001202210;  1 drivers
v000000000131ead0_0 .var "wbs_sel_i", 3 0;
v000000000131d630_0 .var "wbs_stb_i", 0 0;
v000000000131fa70_0 .var "wbs_we_i", 0 0;
E_0000000001224640 .event edge, v000000000131d8b0_0;
E_0000000001225a00 .event edge, v000000000132c6d0_0;
S_00000000012daaf0 .scope task, "calculate_results" "calculate_results" 14 257, 14 257 0, S_000000000101a5e0;
 .timescale 0 0;
v00000000013247f0_0 .var/i "c", 31 0;
v0000000001322770 .array "conv_result", 31 0, 20 0;
v00000000013228b0_0 .var/i "kc", 31 0;
v0000000001322f90_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001322f90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000001322f90_0;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013247f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000013247f0_0;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000000001322770, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013228b0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000000013228b0_0;
    %load/vec4 v000000000131e990_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001322770, 4;
    %load/vec4 v000000000131d3b0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v00000000013247f0_0;
    %pad/s 33;
    %load/vec4 v00000000013228b0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000000000131d4f0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0000000001322f90_0;
    %pad/s 65;
    %pushi/vec4 4, 0, 65;
    %ix/getv 5, v000000000131f1b0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v00000000013228b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000000000131e490, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v000000000131d3b0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v00000000013247f0_0;
    %pad/s 33;
    %load/vec4 v00000000013228b0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000000000131d4f0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0000000001322f90_0;
    %pad/s 65;
    %pushi/vec4 4, 0, 65;
    %ix/getv 5, v000000000131f1b0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v00000000013228b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000000000131e490, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v000000000131d3b0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v00000000013247f0_0;
    %pad/s 33;
    %load/vec4 v00000000013228b0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000000000131d4f0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0000000001322f90_0;
    %pad/s 65;
    %pushi/vec4 4, 0, 65;
    %ix/getv 5, v000000000131f1b0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v00000000013228b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000000000131e490, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000000001322770, 4, 0;
    %load/vec4 v00000000013228b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013228b0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v00000000013247f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013247f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000000001322f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001322f90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000000000132c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001322f90_0, 0, 32;
T_0.8 ;
    %load/vec4 v0000000001322f90_0;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013247f0_0, 0, 32;
T_0.10 ;
    %load/vec4 v00000000013247f0_0;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0000000001322f90_0;
    %pad/u 42;
    %load/vec4 v000000000132ce50_0;
    %pad/u 42;
    %mul;
    %load/vec4 v00000000013247f0_0;
    %pad/u 42;
    %add;
    %addi 1, 0, 42;
    %ix/vec4 4;
    %load/vec4a v0000000001322770, 4;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001322770, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001322770, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0000000001322f90_0;
    %pad/u 42;
    %load/vec4 v000000000132ce50_0;
    %pad/u 42;
    %mul;
    %load/vec4 v00000000013247f0_0;
    %pad/u 42;
    %add;
    %addi 1, 0, 42;
    %ix/vec4 4;
    %load/vec4a v0000000001322770, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 8;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %pushi/vec4 2, 0, 41;
    %div;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %pushi/vec4 2, 0, 41;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v000000000131dd10, 4, 0;
    %load/vec4 v0000000001322f90_0;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v00000000013247f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0000000001322f90_0;
    %pad/u 41;
    %load/vec4 v000000000132ce50_0;
    %pad/u 41;
    %mul;
    %pushi/vec4 2, 0, 41;
    %div;
    %load/vec4 v00000000013247f0_0;
    %pad/u 41;
    %pushi/vec4 2, 0, 41;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000131dd10, 4;
    %vpi_call 14 287 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v00000000013247f0_0;
    %addi 2, 0, 32;
    %store/vec4 v00000000013247f0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0000000001322f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001322f90_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013247f0_0, 0, 32;
T_0.14 ;
    %load/vec4 v00000000013247f0_0;
    %load/vec4 v000000000131d950_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v00000000013247f0_0;
    %load/vec4a v0000000001322770, 4;
    %pad/u 8;
    %ix/getv/s 4, v00000000013247f0_0;
    %store/vec4a v000000000131dd10, 4, 0;
    %vpi_call 14 294 "$display", "result_sim[%0d] = %0d", v00000000013247f0_0, &A<v000000000131dd10, v00000000013247f0_0 > {0 0 0};
    %load/vec4 v00000000013247f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013247f0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_00000000012dac80 .scope task, "compare_results" "compare_results" 14 229, 14 229 0, S_000000000101a5e0;
 .timescale 0 0;
v0000000001324a70_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001324a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_1.16 ;
    %load/vec4 v000000000132cdb0_0;
    %load/vec4 v000000000131d950_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v000000000132cdb0_0;
    %load/vec4a v000000000131dbd0, 4;
    %ix/getv/s 4, v000000000132cdb0_0;
    %load/vec4a v000000000131dd10, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0000000001324a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001324a70_0, 0, 32;
    %vpi_call 14 238 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v000000000131dbd0, v000000000132cdb0_0 >, &A<v000000000131dd10, v000000000132cdb0_0 >, v000000000132cdb0_0, v0000000001324a70_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 14 242 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v000000000131dbd0, v000000000132cdb0_0 >, &A<v000000000131dd10, v000000000132cdb0_0 >, v000000000132cdb0_0 {0 0 0};
T_1.19 ;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0000000001324a70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 14 246 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_00000000012db900 .scope task, "config_hw" "config_hw" 14 333, 14 333 0, S_000000000101a5e0;
 .timescale 0 0;
v00000000013223b0_0 .var "cols_in", 7 0;
v00000000013249d0_0 .var "en_max_pool_in", 0 0;
v0000000001323c10_0 .var "kern_addr_mode_in", 0 0;
v00000000013241b0_0 .var "kern_cols_in", 2 0;
v0000000001322c70_0 .var "kerns_in", 2 0;
v0000000001322ef0_0 .var "mask_in", 2 0;
v00000000013224f0_0 .var "result_cols_in", 7 0;
v0000000001324610_0 .var "shift_in", 3 0;
v00000000013238f0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top.config_hw ;
    %pushi/vec4 805306372, 0, 32;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %load/vec4 v00000000013241b0_0;
    %pad/u 32;
    %load/vec4 v00000000013223b0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001322c70_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013238f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %pushi/vec4 805306376, 0, 32;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %load/vec4 v00000000013224f0_0;
    %pad/u 32;
    %load/vec4 v0000000001324610_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001323c10_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013249d0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001322ef0_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %end;
S_00000000012db450 .scope task, "load_data" "load_data" 14 300, 14 300 0, S_000000000101a5e0;
 .timescale 0 0;
TD_tb_ren_conv_top.load_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_3.22 ;
    %load/vec4 v000000000132cdb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.23, 5;
    %load/vec4 v000000000132cdb0_0;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v000000000132cdb0_0;
    %addi 2, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %pad/s 24;
    %ix/getv/s 4, v000000000132cdb0_0;
    %store/vec4a v000000000131d4f0, 4, 0;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_3.22;
T_3.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_3.24 ;
    %load/vec4 v000000000132cdb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.25, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000132cdb0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000132cdb0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000132cdb0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v000000000132cdb0_0;
    %store/vec4a v000000000131e490, 4, 0;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_3.24;
T_3.25 ;
    %end;
S_00000000012db130 .scope task, "poll_done" "poll_done" 14 217, 14 217 0, S_000000000101a5e0;
 .timescale 0 0;
v00000000013246b0_0 .var "data_", 31 0;
E_0000000001188420 .event posedge, v000000000132c6d0_0;
TD_tb_ren_conv_top.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013246b0_0, 0, 32;
T_4.26 ;
    %load/vec4 v00000000013246b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.27, 8;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v000000000132cf90_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_read, S_00000000012de180;
    %join;
    %load/vec4 v000000000132d0d0_0;
    %store/vec4 v00000000013246b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_4.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.29, 5;
    %jmp/1 T_4.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001188420;
    %jmp T_4.28;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.26;
T_4.27 ;
    %end;
S_00000000012db2c0 .scope task, "readback_results" "readback_results" 14 250, 14 250 0, S_000000000101a5e0;
 .timescale 0 0;
TD_tb_ren_conv_top.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_5.30 ;
    %load/vec4 v000000000132cdb0_0;
    %load/vec4 v000000000131d950_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.31, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v000000000132cdb0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000000000132cf90_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_read, S_00000000012de180;
    %join;
    %load/vec4 v000000000132d0d0_0;
    %pad/u 8;
    %ix/getv/s 4, v000000000132cdb0_0;
    %store/vec4a v000000000131dbd0, 4, 0;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_5.30;
T_5.31 ;
    %end;
S_00000000012da320 .scope module, "ren_conv_top_inst" "ren_conv_top" 14 62, 3 11 0, S_000000000101a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_000000000132d2a0 .param/l "COL_WIDTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_000000000132d2d8 .param/l "IMG_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000110>;
P_000000000132d310 .param/l "KERN_CNT_WIDTH" 0 3 18, +C4<00000000000000000000000000000011>;
P_000000000132d348 .param/l "KERN_COL_WIDTH" 0 3 16, +C4<00000000000000000000000000000011>;
P_000000000132d380 .param/l "MY_ADDR" 0 3 13, C4<00110000>;
P_000000000132d3b8 .param/l "MY_ADDR_LSB" 0 3 15, +C4<00000000000000000000000000011000>;
P_000000000132d3f0 .param/l "MY_ADDR_MSB" 0 3 14, +C4<00000000000000000000000000100000>;
P_000000000132d428 .param/l "RSLT_ADDR_WIDTH" 0 3 20, +C4<00000000000000000000000000000110>;
L_000000000122d2b0 .functor BUFZ 1, v000000000131f610_0, C4<0>, C4<0>, C4<0>;
L_0000000001202f30 .functor BUFZ 1, v000000000131f6b0_0, C4<0>, C4<0>, C4<0>;
L_0000000001202d00 .functor AND 1, L_000000000139e310, v000000000131ddb0_0, C4<1>, C4<1>;
L_0000000001202de0 .functor AND 1, L_0000000001202d00, v000000000131d630_0, C4<1>, C4<1>;
L_0000000001202210 .functor BUFZ 32, v000000000132be10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001202c90 .functor BUFZ 1, v000000000132abf0_0, C4<0>, C4<0>, C4<0>;
L_0000000001202600 .functor AND 1, L_000000000139f5d0, L_0000000001202de0, C4<1>, C4<1>;
L_0000000001201790 .functor AND 1, L_0000000001202600, v000000000131fa70_0, C4<1>, C4<1>;
L_0000000001202440 .functor AND 1, L_000000000139d5f0, L_0000000001202de0, C4<1>, C4<1>;
L_00000000012016b0 .functor AND 1, L_0000000001202440, v000000000131fa70_0, C4<1>, C4<1>;
L_0000000001202520 .functor AND 1, L_000000000139e1d0, L_0000000001202de0, C4<1>, C4<1>;
L_0000000001201b80 .functor AND 1, L_0000000001202520, v000000000131fa70_0, C4<1>, C4<1>;
L_0000000001201cd0 .functor AND 1, L_000000000139e3b0, L_0000000001202de0, C4<1>, C4<1>;
L_00000000012028a0 .functor AND 1, L_0000000001201cd0, v000000000131fa70_0, C4<1>, C4<1>;
L_0000000001202050 .functor OR 1, L_0000000001202f30, L_000000000139d370, C4<0>, C4<0>;
L_0000000001201100 .functor NOT 1, v0000000001325010_0, C4<0>, C4<0>, C4<0>;
L_00000000012018e0 .functor AND 1, v0000000001326730_0, L_0000000001201100, C4<1>, C4<1>;
v000000000132b4b0_0 .net *"_s10", 0 0, L_0000000001202d00;  1 drivers
v000000000132a330_0 .net *"_s19", 1 0, L_000000000139d190;  1 drivers
v0000000001329e30_0 .net *"_s20", 31 0, L_000000000139eef0;  1 drivers
L_000000000133e480 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132a3d0_0 .net *"_s23", 29 0, L_000000000133e480;  1 drivers
L_000000000133e4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132af10_0 .net/2u *"_s24", 31 0, L_000000000133e4c8;  1 drivers
v000000000132ad30_0 .net *"_s26", 0 0, L_000000000139f5d0;  1 drivers
v0000000001329b10_0 .net *"_s28", 0 0, L_0000000001202600;  1 drivers
v0000000001329d90_0 .net *"_s33", 1 0, L_000000000139e770;  1 drivers
v000000000132c090_0 .net *"_s34", 31 0, L_000000000139f530;  1 drivers
L_000000000133e510 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132a470_0 .net *"_s37", 29 0, L_000000000133e510;  1 drivers
L_000000000133e558 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000132ab50_0 .net/2u *"_s38", 31 0, L_000000000133e558;  1 drivers
v000000000132a010_0 .net *"_s40", 0 0, L_000000000139d5f0;  1 drivers
v000000000132b0f0_0 .net *"_s42", 0 0, L_0000000001202440;  1 drivers
v000000000132a790_0 .net *"_s47", 1 0, L_000000000139f0d0;  1 drivers
v000000000132bcd0_0 .net *"_s48", 31 0, L_000000000139d230;  1 drivers
v000000000132add0_0 .net *"_s5", 7 0, L_000000000139e270;  1 drivers
L_000000000133e5a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132c130_0 .net *"_s51", 29 0, L_000000000133e5a0;  1 drivers
L_000000000133e5e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000132a510_0 .net/2u *"_s52", 31 0, L_000000000133e5e8;  1 drivers
v000000000132b5f0_0 .net *"_s54", 0 0, L_000000000139e1d0;  1 drivers
v000000000132a8d0_0 .net *"_s56", 0 0, L_0000000001202520;  1 drivers
L_000000000133e438 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v000000000132a5b0_0 .net/2u *"_s6", 7 0, L_000000000133e438;  1 drivers
v000000000132bff0_0 .net *"_s61", 1 0, L_000000000139f490;  1 drivers
v000000000132b690_0 .net *"_s62", 31 0, L_000000000139e810;  1 drivers
L_000000000133e630 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132ac90_0 .net *"_s65", 29 0, L_000000000133e630;  1 drivers
L_000000000133e678 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001329ed0_0 .net/2u *"_s66", 31 0, L_000000000133e678;  1 drivers
v000000000132b2d0_0 .net *"_s68", 0 0, L_000000000139e3b0;  1 drivers
v000000000132b550_0 .net *"_s70", 0 0, L_0000000001201cd0;  1 drivers
v000000000132c1d0_0 .net *"_s8", 0 0, L_000000000139e310;  1 drivers
v000000000132bf50_0 .net *"_s90", 0 0, L_0000000001201100;  1 drivers
v0000000001329bb0_0 .net "accum_ovrflow", 0 0, v0000000001329250_0;  1 drivers
v0000000001329f70_0 .net "clk", 0 0, L_000000000122d2b0;  1 drivers
v000000000132a650_0 .net "cols", 7 0, L_000000000139d910;  1 drivers
v000000000132ae70_0 .net "data_out_regs", 31 0, v00000000013235d0_0;  1 drivers
v000000000132bc30_0 .net "data_out_result", 7 0, v000000000132a6f0_0;  1 drivers
v0000000001329c50_0 .net "done", 0 0, v0000000001325010_0;  1 drivers
v000000000132a830_0 .net "en_max_pool", 0 0, L_000000000139d4b0;  1 drivers
v000000000132a970_0 .net "img_addr", 5 0, v0000000001324ed0_0;  1 drivers
v000000000132bb90_0 .net "img_data", 23 0, v0000000001323f30_0;  1 drivers
v000000000132b190_0 .net "kern_addr", 5 0, v0000000001326410_0;  1 drivers
v000000000132b730_0 .net "kern_addr_mode", 0 0, L_000000000139d410;  1 drivers
v000000000132b870_0 .net "kern_cols", 2 0, L_000000000139e590;  1 drivers
v000000000132aa10_0 .net "kern_data", 23 0, v00000000013271d0_0;  1 drivers
v000000000132bd70_0 .net "kerns", 2 0, L_000000000139e450;  1 drivers
v000000000132aab0_0 .net "mask", 2 0, L_000000000139ee50;  1 drivers
v000000000132be10_0 .var "rdata", 31 0;
v000000000132abf0_0 .var "ready", 0 0;
v000000000132afb0_0 .net "reset", 0 0, L_0000000001202f30;  1 drivers
v000000000132b230_0 .net "result_addr", 5 0, v0000000001325e70_0;  1 drivers
v000000000132b050_0 .net "result_cols", 7 0, L_000000000139d2d0;  1 drivers
v000000000132b370_0 .net "result_data", 7 0, v0000000001326cd0_0;  1 drivers
v000000000132b910_0 .net "result_valid", 0 0, v0000000001326730_0;  1 drivers
v000000000132b410_0 .net "shift", 3 0, L_000000000139d9b0;  1 drivers
v000000000132ba50_0 .net "soft_reset", 0 0, L_000000000139d370;  1 drivers
v000000000132b9b0_0 .net "start", 0 0, L_000000000139f170;  1 drivers
v000000000132baf0_0 .net "stride", 7 0, L_000000000139ef90;  1 drivers
v000000000132d030_0 .net "valid", 0 0, L_0000000001202de0;  1 drivers
v000000000132c4f0_0 .net "wb_clk_i", 0 0, v000000000131f610_0;  1 drivers
v000000000132cc70_0 .net "wb_rst_i", 0 0, v000000000131f6b0_0;  1 drivers
v000000000132cef0_0 .net "wbs_ack_o", 0 0, L_0000000001202c90;  alias, 1 drivers
v000000000132c450_0 .net "wbs_adr_i", 31 0, v000000000131e170_0;  1 drivers
v000000000132c590_0 .net "wbs_cyc_i", 0 0, v000000000131ddb0_0;  1 drivers
v000000000132cd10_0 .net "wbs_dat_i", 31 0, v000000000131ecb0_0;  1 drivers
v000000000132c630_0 .net "wbs_dat_o", 31 0, L_0000000001202210;  alias, 1 drivers
v000000000132c9f0_0 .net "wbs_sel_i", 3 0, v000000000131ead0_0;  1 drivers
v000000000132c950_0 .net "wbs_stb_i", 0 0, v000000000131d630_0;  1 drivers
v000000000132c770_0 .net "wbs_we_i", 0 0, v000000000131fa70_0;  1 drivers
v000000000132d170_0 .net "we_img_ram", 0 0, L_00000000012016b0;  1 drivers
v000000000132c310_0 .net "we_kern_ram", 0 0, L_0000000001201b80;  1 drivers
v000000000132ca90_0 .net "we_regs", 0 0, L_0000000001201790;  1 drivers
v000000000132c3b0_0 .net "we_res_ram", 0 0, L_00000000012028a0;  1 drivers
L_000000000139e270 .part v000000000131e170_0, 24, 8;
L_000000000139e310 .cmp/eq 8, L_000000000139e270, L_000000000133e438;
L_000000000139d190 .part v000000000131e170_0, 8, 2;
L_000000000139eef0 .concat [ 2 30 0 0], L_000000000139d190, L_000000000133e480;
L_000000000139f5d0 .cmp/eq 32, L_000000000139eef0, L_000000000133e4c8;
L_000000000139e770 .part v000000000131e170_0, 8, 2;
L_000000000139f530 .concat [ 2 30 0 0], L_000000000139e770, L_000000000133e510;
L_000000000139d5f0 .cmp/eq 32, L_000000000139f530, L_000000000133e558;
L_000000000139f0d0 .part v000000000131e170_0, 8, 2;
L_000000000139d230 .concat [ 2 30 0 0], L_000000000139f0d0, L_000000000133e5a0;
L_000000000139e1d0 .cmp/eq 32, L_000000000139d230, L_000000000133e5e8;
L_000000000139f490 .part v000000000131e170_0, 8, 2;
L_000000000139e810 .concat [ 2 30 0 0], L_000000000139f490, L_000000000133e630;
L_000000000139e3b0 .cmp/eq 32, L_000000000139e810, L_000000000133e678;
L_000000000139f210 .part v000000000131e170_0, 2, 2;
L_000000000139dd70 .part L_000000000139ef90, 0, 6;
L_000000000139e4f0 .part L_000000000139d2d0, 0, 6;
L_000000000139d690 .part v000000000131ecb0_0, 0, 24;
L_000000000139d550 .part v000000000131e170_0, 2, 6;
L_000000000139f350 .part v000000000131ecb0_0, 0, 24;
L_000000000139e630 .part v000000000131e170_0, 2, 6;
L_000000000139df50 .part v000000000131e170_0, 2, 6;
S_00000000012db5e0 .scope module, "cfg_regs_inst" "regs" 3 94, 4 12 0, S_00000000012da320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0000000001188320 .param/l "DWIDTH" 0 4 14, +C4<00000000000000000000000000100000>;
v0000000001322950_0 .net *"_s6", 29 0, L_000000000139deb0;  1 drivers
v0000000001322d10_0 .net "accum_ovrflow", 0 0, v0000000001329250_0;  alias, 1 drivers
v0000000001324250_0 .net "addr", 1 0, L_000000000139f210;  1 drivers
v0000000001322db0_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v00000000013229f0_0 .net "cols", 7 0, L_000000000139d910;  alias, 1 drivers
v0000000001322b30_0 .net "data_in", 31 0, v000000000131ecb0_0;  alias, 1 drivers
v00000000013232b0_0 .net "data_out", 31 0, v00000000013235d0_0;  alias, 1 drivers
v0000000001322e50_0 .net "done", 0 0, v0000000001325010_0;  alias, 1 drivers
v0000000001323210_0 .net "en_max_pool", 0 0, L_000000000139d4b0;  alias, 1 drivers
v00000000013233f0_0 .net "kern_addr_mode", 0 0, L_000000000139d410;  alias, 1 drivers
v0000000001324390_0 .net "kern_cols", 2 0, L_000000000139e590;  alias, 1 drivers
v00000000013242f0_0 .net "kerns", 2 0, L_000000000139e450;  alias, 1 drivers
v0000000001324430_0 .net "mask", 2 0, L_000000000139ee50;  alias, 1 drivers
v0000000001323490 .array "regs", 4 0;
v0000000001323490_0 .net v0000000001323490 0, 31 0, v0000000001323170_0; 1 drivers
v0000000001323490_1 .net v0000000001323490 1, 31 0, v0000000001323350_0; 1 drivers
v0000000001323490_2 .net v0000000001323490 2, 31 0, v00000000013230d0_0; 1 drivers
v0000000001323490_3 .net v0000000001323490 3, 31 0, v0000000001322810_0; 1 drivers
o0000000001292868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001323490_4 .net v0000000001323490 4, 31 0, o0000000001292868; 0 drivers
v0000000001323530_0 .net "reset", 0 0, L_0000000001202f30;  alias, 1 drivers
v0000000001323850_0 .net "result_cols", 7 0, L_000000000139d2d0;  alias, 1 drivers
v0000000001323e90_0 .net "shift", 3 0, L_000000000139d9b0;  alias, 1 drivers
v0000000001323670_0 .net "soft_reset", 0 0, L_000000000139d370;  alias, 1 drivers
v00000000013237b0_0 .net "start", 0 0, L_000000000139f170;  alias, 1 drivers
v0000000001323990_0 .net "stride", 7 0, L_000000000139ef90;  alias, 1 drivers
v0000000001323a30_0 .net "wr_en", 0 0, L_0000000001201790;  alias, 1 drivers
L_000000000139deb0 .part v0000000001323170_0, 2, 30;
L_000000000139d870 .concat [ 1 1 30 0], v0000000001325010_0, v0000000001329250_0, L_000000000139deb0;
L_000000000139f170 .part v0000000001323170_0, 2, 1;
L_000000000139d370 .part v0000000001323170_0, 3, 1;
L_000000000139e590 .part v0000000001323350_0, 0, 3;
L_000000000139d910 .part v0000000001323350_0, 8, 8;
L_000000000139e450 .part v0000000001323350_0, 16, 3;
L_000000000139ef90 .part v0000000001323350_0, 24, 8;
L_000000000139d2d0 .part v00000000013230d0_0, 0, 8;
L_000000000139d9b0 .part v00000000013230d0_0, 8, 4;
L_000000000139d410 .part v00000000013230d0_0, 16, 1;
L_000000000139d4b0 .part v00000000013230d0_0, 17, 1;
L_000000000139ee50 .part v00000000013230d0_0, 18, 3;
S_00000000012db770 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 51, 5 15 0, S_00000000012db5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0000000001187a20 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0000000001323030_0 .net "addr", 1 0, L_000000000139f210;  alias, 1 drivers
v0000000001324890_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001323170_0 .var "ctrl0", 31 0;
v0000000001323350_0 .var "ctrl1", 31 0;
v00000000013230d0_0 .var "ctrl2", 31 0;
v0000000001322810_0 .var "ctrl3", 31 0;
v0000000001324930_0 .net "data_in", 31 0, v000000000131ecb0_0;  alias, 1 drivers
v00000000013235d0_0 .var "data_out", 31 0;
v0000000001322bd0_0 .net "reset", 0 0, L_0000000001202f30;  alias, 1 drivers
v0000000001323710_0 .net "status0", 31 0, L_000000000139d870;  1 drivers
v0000000001322a90_0 .net "status1", 31 0, v0000000001323350_0;  alias, 1 drivers
v0000000001322310_0 .net "status2", 31 0, v00000000013230d0_0;  alias, 1 drivers
v0000000001322630_0 .net "status3", 31 0, v0000000001322810_0;  alias, 1 drivers
v00000000013226d0_0 .net "wr_en", 0 0, L_0000000001201790;  alias, 1 drivers
E_0000000001187aa0/0 .event edge, v0000000001323030_0, v0000000001323710_0, v0000000001323350_0, v00000000013230d0_0;
E_0000000001187aa0/1 .event edge, v0000000001322810_0;
E_0000000001187aa0 .event/or E_0000000001187aa0/0, E_0000000001187aa0/1;
E_0000000001187b20 .event posedge, v0000000001324890_0;
S_00000000012de310 .scope module, "img_dffram" "dffram" 3 156, 6 1 0, S_00000000012da320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123e420 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123e458 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0000000001322590_0 .net "adr_r", 5 0, v0000000001324ed0_0;  alias, 1 drivers
v0000000001323fd0_0 .net "adr_w", 5 0, L_000000000139d550;  1 drivers
v0000000001323d50_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001323cb0_0 .net "dat_i", 23 0, L_000000000139d690;  1 drivers
v0000000001323df0_0 .var "dat_o", 23 0;
v0000000001323f30_0 .var "dat_o2", 23 0;
v0000000001324070 .array "r", 63 0, 23 0;
v0000000001324110_0 .net "we", 0 0, L_00000000012016b0;  alias, 1 drivers
S_00000000012ddb40 .scope module, "kerns_dffram" "dffram" 3 172, 6 1 0, S_00000000012da320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_000000000123e4a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_000000000123e4d8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v00000000013244d0_0 .net "adr_r", 5 0, v0000000001326410_0;  alias, 1 drivers
v0000000001324570_0 .net "adr_w", 5 0, L_000000000139e630;  1 drivers
v0000000001326370_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001324f70_0 .net "dat_i", 23 0, L_000000000139f350;  1 drivers
v0000000001327090_0 .var "dat_o", 23 0;
v00000000013271d0_0 .var "dat_o2", 23 0;
v0000000001326190 .array "r", 63 0, 23 0;
v0000000001325f10_0 .net "we", 0 0, L_0000000001201b80;  alias, 1 drivers
S_00000000012dca10 .scope module, "ren_conv_inst" "ren_conv" 3 126, 7 25 0, S_00000000012da320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_00000000012de520 .param/l "COL_WIDTH" 0 7 28, +C4<00000000000000000000000000001000>;
P_00000000012de558 .param/l "IMG_ADDR_WIDTH" 0 7 30, +C4<00000000000000000000000000000110>;
P_00000000012de590 .param/l "IMG_DWIDTH" 0 7 33, +C4<00000000000000000000000000011000>;
P_00000000012de5c8 .param/l "KERN_CNT_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_00000000012de600 .param/l "KERN_COL_WIDTH" 0 7 27, +C4<00000000000000000000000000000011>;
P_00000000012de638 .param/l "KERN_DWIDTH" 0 7 34, +C4<00000000000000000000000000011000>;
P_00000000012de670 .param/l "RESULT_DWIDTH" 0 7 35, +C4<00000000000000000000000000001000>;
P_00000000012de6a8 .param/l "RSLT_ADDR_WIDTH" 0 7 31, +C4<00000000000000000000000000000110>;
P_00000000012de6e0 .param/l "SHFT_WIDTH" 0 7 32, +C4<00000000000000000000000000000100>;
v0000000001328cb0_0 .net "accum_ovrflow", 0 0, v0000000001329250_0;  alias, 1 drivers
v0000000001327810_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v00000000013278b0_0 .net "clr_col_cnt", 0 0, v00000000013269b0_0;  1 drivers
v0000000001329890_0 .net "clr_k_col_cnt", 0 0, v0000000001326230_0;  1 drivers
v0000000001327310_0 .net "cols", 7 0, L_000000000139d910;  alias, 1 drivers
v0000000001328f30_0 .net "done", 0 0, v0000000001325010_0;  alias, 1 drivers
v0000000001328b70_0 .net "en_max_pool", 0 0, L_000000000139d4b0;  alias, 1 drivers
v00000000013279f0_0 .net "img_addr", 5 0, v0000000001324ed0_0;  alias, 1 drivers
v0000000001329930_0 .net "img_data", 23 0, v0000000001323f30_0;  alias, 1 drivers
v0000000001328c10_0 .net "kern_addr", 5 0, v0000000001326410_0;  alias, 1 drivers
v0000000001327a90_0 .net "kern_addr_mode", 0 0, L_000000000139d410;  alias, 1 drivers
v0000000001327e50_0 .net "kern_cols", 2 0, L_000000000139e590;  alias, 1 drivers
v00000000013287b0_0 .net "kern_data", 23 0, v00000000013271d0_0;  alias, 1 drivers
v0000000001327f90_0 .net "kerns", 2 0, L_000000000139e450;  alias, 1 drivers
v0000000001328210_0 .net "mask", 2 0, L_000000000139ee50;  alias, 1 drivers
v00000000013282b0_0 .net "reset", 0 0, L_0000000001202050;  1 drivers
v0000000001328350_0 .net "result_addr", 5 0, v0000000001325e70_0;  alias, 1 drivers
v00000000013283f0_0 .net "result_cols", 5 0, L_000000000139e4f0;  1 drivers
v0000000001328d50_0 .net "result_data", 7 0, v0000000001326cd0_0;  alias, 1 drivers
v0000000001329110_0 .net "result_valid", 0 0, v0000000001326730_0;  alias, 1 drivers
v0000000001328490_0 .net "shift", 3 0, L_000000000139d9b0;  alias, 1 drivers
v00000000013285d0_0 .net "start", 0 0, L_000000000139f170;  alias, 1 drivers
v000000000132a150_0 .net "stride", 5 0, L_000000000139dd70;  1 drivers
S_00000000012dcba0 .scope module, "agu_inst" "agu" 7 81, 8 24 0, S_00000000012dca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000125dae0 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_000000000125db18 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_000000000125db50 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_000000000125db88 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_000000000125dbc0 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0000000001326c30_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v00000000013269b0_0 .var "clr_col_cnt", 0 0;
v0000000001325c90_0 .var "clr_img_addr", 0 0;
v0000000001326b90_0 .var "clr_img_st", 0 0;
v0000000001326230_0 .var "clr_k_col_cnt", 0 0;
v00000000013265f0_0 .var "clr_kerns_cnt", 0 0;
v00000000013253d0_0 .net "clr_kerns_cnt_d", 7 0, v0000000001325330_0;  1 drivers
v0000000001326a50_0 .var "clr_result_addr", 0 0;
v00000000013260f0_0 .var "col_cnt", 7 0;
v0000000001326ff0_0 .net "cols", 7 0, L_000000000139d910;  alias, 1 drivers
v0000000001325010_0 .var "done", 0 0;
v00000000013256f0_0 .var "en_col_cnt", 0 0;
v0000000001325ab0_0 .var "en_img_addr", 0 0;
v0000000001325510_0 .var "en_img_st", 0 0;
v00000000013250b0_0 .var "en_k_col_cnt", 0 0;
v00000000013264b0_0 .var "en_kerns_cnt", 0 0;
v0000000001325790_0 .net "en_result_addr", 0 0, v0000000001326730_0;  alias, 1 drivers
v0000000001324ed0_0 .var "img_addr", 5 0;
v0000000001327270_0 .var "img_st", 5 0;
v0000000001325830_0 .var "k_col_cnt", 2 0;
v0000000001326410_0 .var "kern_addr", 5 0;
v0000000001325dd0_0 .net "kern_addr_mode", 0 0, L_000000000139d410;  alias, 1 drivers
v0000000001324bb0_0 .net "kern_cols", 2 0, L_000000000139e590;  alias, 1 drivers
v0000000001326550_0 .net "kerns", 2 0, L_000000000139e450;  alias, 1 drivers
v0000000001326af0_0 .var "kerns_cnt", 2 0;
v0000000001325470_0 .net "reset", 0 0, L_0000000001202050;  alias, 1 drivers
v0000000001325e70_0 .var "result_addr", 5 0;
v0000000001324c50_0 .net "result_cols", 5 0, L_000000000139e4f0;  alias, 1 drivers
v0000000001324cf0_0 .net "start", 0 0, L_000000000139f170;  alias, 1 drivers
v0000000001326e10_0 .var "start_d", 0 0;
v0000000001324d90_0 .var "start_pedge", 0 0;
v0000000001326870_0 .net "stride", 5 0, L_000000000139dd70;  alias, 1 drivers
E_0000000001188460 .event edge, v0000000001325e70_0, v0000000001324c50_0, v0000000001325790_0;
E_0000000001187c60 .event edge, v00000000013237b0_0, v0000000001326e10_0;
E_00000000011884a0 .event edge, v00000000013233f0_0, v0000000001326af0_0, v0000000001325830_0;
E_0000000001188660 .event edge, v00000000013237b0_0;
E_00000000011887e0 .event edge, v0000000001326230_0;
E_0000000001189460 .event edge, v00000000013269b0_0;
E_0000000001189520 .event edge, v0000000001326af0_0, v00000000013242f0_0, v00000000013264b0_0;
E_0000000001188a60 .event edge, v00000000013260f0_0, v00000000013229f0_0, v00000000013256f0_0;
E_00000000011897a0 .event edge, v0000000001325830_0, v0000000001324390_0, v00000000013237b0_0;
S_00000000012dd9b0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_00000000012dcba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000011890a0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v00000000013262d0_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001325330_0 .var "par_out", 7 0;
v0000000001326f50_0 .net "reset", 0 0, L_0000000001202050;  alias, 1 drivers
v0000000001324b10_0 .net "ser_in", 0 0, v00000000013265f0_0;  1 drivers
S_00000000012dd500 .scope module, "datapath_inst" "datapath" 7 109, 10 1 0, S_00000000012dca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_00000000012ddcd0 .param/l "CLR_DLY" 0 10 162, +C4<00000000000000000000000000000010>;
P_00000000012ddd08 .param/l "CLR_DLY_WIDTH" 0 10 163, +C4<00000000000000000000000000000011>;
P_00000000012ddd40 .param/l "DLY_WIDTH" 0 10 146, +C4<00000000000000000000000000010000>;
P_00000000012ddd78 .param/l "IMG_DWIDTH" 0 10 3, +C4<00000000000000000000000000011000>;
P_00000000012dddb0 .param/l "KERN_DWIDTH" 0 10 4, +C4<00000000000000000000000000011000>;
P_00000000012ddde8 .param/l "RESULT_DWIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_00000000012dde20 .param/l "SHFT_WIDTH" 0 10 6, +C4<00000000000000000000000000000100>;
L_0000000001201d40 .functor OR 1, L_0000000001202050, L_000000000139f2b0, C4<0>, C4<0>;
L_00000000012026e0 .functor AND 1, v0000000001327d10_0, L_000000000139e8b0, C4<1>, C4<1>;
v0000000001328ad0_0 .net *"_s13", 0 0, L_000000000139f2b0;  1 drivers
v00000000013273b0_0 .net *"_s17", 0 0, L_000000000139e8b0;  1 drivers
v0000000001329250_0 .var "accum_ovrflow", 0 0;
v0000000001329570_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001327c70_0 .net "clr_col_cnt", 0 0, v00000000013269b0_0;  alias, 1 drivers
v00000000013276d0_0 .net "clr_col_cnt_d", 7 0, v0000000001326910_0;  1 drivers
v00000000013297f0_0 .net "clr_k_col_cnt", 0 0, v0000000001326230_0;  alias, 1 drivers
v0000000001327bd0_0 .net "clr_k_col_cnt_d", 2 0, v0000000001328710_0;  1 drivers
v0000000001327d10_0 .var "clr_mult_accum", 0 0;
v0000000001327b30_0 .net "en_max_pool", 0 0, L_000000000139d4b0;  alias, 1 drivers
v0000000001328030_0 .net "img_data", 23 0, v0000000001323f30_0;  alias, 1 drivers
v0000000001329610_0 .net "kern_data", 23 0, v00000000013271d0_0;  alias, 1 drivers
v00000000013292f0_0 .net "mask", 2 0, L_000000000139ee50;  alias, 1 drivers
v00000000013296b0_0 .var "mult_accum", 19 0;
v00000000013299d0_0 .var "mult_accum_mux", 20 0;
v0000000001327db0_0 .var "mult_accum_r", 20 0;
v0000000001329a70_0 .net "mult_out0", 15 0, v0000000001325650_0;  1 drivers
v0000000001328850_0 .var "mult_out0_r", 15 0;
v0000000001328e90_0 .net "mult_out1", 15 0, v0000000001325970_0;  1 drivers
v00000000013280d0_0 .var "mult_out1_r", 15 0;
v0000000001327ef0_0 .net "mult_out2", 15 0, v0000000001325b50_0;  1 drivers
v0000000001327450_0 .var "mult_out2_r", 15 0;
v0000000001329750_0 .net "reset", 0 0, L_0000000001202050;  alias, 1 drivers
v0000000001327950_0 .net "result_data", 7 0, v0000000001326cd0_0;  alias, 1 drivers
v0000000001329070_0 .net "result_valid", 0 0, v0000000001326730_0;  alias, 1 drivers
v0000000001327770_0 .net "shift", 3 0, L_000000000139d9b0;  alias, 1 drivers
v0000000001328670_0 .net "shift_out", 7 0, v0000000001328530_0;  1 drivers
v0000000001328fd0_0 .net "start", 0 0, L_000000000139f170;  alias, 1 drivers
v0000000001328170_0 .net "start_d", 15 0, v0000000001328df0_0;  1 drivers
E_00000000011895e0 .event edge, v0000000001328710_0, v0000000001328df0_0;
E_0000000001189620 .event edge, v0000000001327db0_0;
E_00000000011889a0 .event edge, v0000000001327d10_0, v0000000001327db0_0;
L_000000000139dc30 .part v0000000001323f30_0, 0, 8;
L_000000000139f670 .part v00000000013271d0_0, 0, 8;
L_000000000139dff0 .part v0000000001323f30_0, 8, 8;
L_000000000139dcd0 .part v00000000013271d0_0, 8, 8;
L_000000000139ea90 .part v0000000001323f30_0, 16, 8;
L_000000000139da50 .part v00000000013271d0_0, 16, 8;
L_000000000139f2b0 .part v0000000001326910_0, 3, 1;
L_000000000139e8b0 .part v0000000001328df0_0, 2, 1;
S_00000000012dc880 .scope module, "max_pool_inst" "max_pool" 10 135, 11 12 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0000000001188be0 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0000000001326eb0_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001324e30_0 .net "data_in", 7 0, v0000000001328530_0;  alias, 1 drivers
v0000000001326cd0_0 .var "data_out", 7 0;
v00000000013255b0_0 .var "data_r", 7 0;
v0000000001326690_0 .net "en_maxpool", 0 0, L_000000000139d4b0;  alias, 1 drivers
v0000000001325150_0 .var "max_pool_out", 7 0;
v0000000001326d70_0 .var "max_pool_valid", 0 0;
v0000000001325fb0_0 .net "reset", 0 0, L_0000000001201d40;  1 drivers
v0000000001325bf0_0 .var "toggle", 0 0;
v0000000001327130_0 .net "valid_in", 0 0, L_00000000012026e0;  1 drivers
v0000000001326730_0 .var "valid_out", 0 0;
E_0000000001189120 .event edge, v0000000001325bf0_0, v0000000001327130_0;
E_0000000001189160 .event edge, v00000000013255b0_0, v0000000001324e30_0;
S_00000000012dd050 .scope module, "mult_inst0" "mult" 10 53, 12 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123ef20 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123ef58 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000013251f0_0 .net/s "a", 7 0, L_000000000139dc30;  1 drivers
v0000000001325290_0 .net/s "b", 7 0, L_000000000139f670;  1 drivers
v0000000001325650_0 .var/s "out", 15 0;
E_0000000001189c60 .event edge, v00000000013251f0_0, v0000000001325290_0;
S_00000000012dcd30 .scope module, "mult_inst1" "mult" 10 65, 12 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_000000000123efa0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_000000000123efd8 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000013258d0_0 .net/s "a", 7 0, L_000000000139dff0;  1 drivers
v0000000001326050_0 .net/s "b", 7 0, L_000000000139dcd0;  1 drivers
v0000000001325970_0 .var/s "out", 15 0;
E_000000000118a4e0 .event edge, v00000000013258d0_0, v0000000001326050_0;
S_00000000012dcec0 .scope module, "mult_inst2" "mult" 10 77, 12 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0000000000fbd560 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0000000000fbd598 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v00000000013267d0_0 .net/s "a", 7 0, L_000000000139ea90;  1 drivers
v0000000001325a10_0 .net/s "b", 7 0, L_000000000139da50;  1 drivers
v0000000001325b50_0 .var/s "out", 15 0;
E_0000000001189ce0 .event edge, v00000000013267d0_0, v0000000001325a10_0;
S_00000000012dd1e0 .scope module, "ser_shift_clr_col" "serial_shift" 10 186, 9 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0000000001189da0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0000000001325d30_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001326910_0 .var "par_out", 7 0;
v00000000013294d0_0 .net "reset", 0 0, L_0000000001202050;  alias, 1 drivers
v0000000001327590_0 .net "ser_in", 0 0, v00000000013269b0_0;  alias, 1 drivers
S_00000000012dc560 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 170, 9 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0000000001189e20 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0000000001329390_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001328710_0 .var "par_out", 2 0;
v00000000013288f0_0 .net "reset", 0 0, L_0000000001202050;  alias, 1 drivers
v0000000001327630_0 .net "ser_in", 0 0, v0000000001326230_0;  alias, 1 drivers
S_00000000012dd690 .scope module, "ser_shift_start" "serial_shift" 10 153, 9 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_000000000118a160 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0000000001328990_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v0000000001328df0_0 .var "par_out", 15 0;
v0000000001329430_0 .net "reset", 0 0, L_0000000001202050;  alias, 1 drivers
v0000000001328a30_0 .net "ser_in", 0 0, L_000000000139f170;  alias, 1 drivers
S_00000000012dd370 .scope module, "shifter_inst" "shifter" 10 123, 13 1 0, S_00000000012dd500;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_00000000012d7230 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_00000000012d7268 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_00000000012d72a0 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v00000000013274f0_0 .net "in", 19 0, v00000000013296b0_0;  1 drivers
v0000000001328530_0 .var "out", 7 0;
v00000000013291b0_0 .net "shift", 3 0, L_000000000139d9b0;  alias, 1 drivers
E_0000000001189e60 .event edge, v0000000001323e90_0, v00000000013274f0_0;
S_00000000012dde60 .scope module, "results_dffram" "dffram" 3 188, 6 1 0, S_00000000012da320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0000000001331990 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_00000000013319c8 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v000000000132a290_0 .net "adr_r", 5 0, L_000000000139df50;  1 drivers
v000000000132a0b0_0 .net "adr_w", 5 0, v0000000001325e70_0;  alias, 1 drivers
v000000000132a1f0_0 .net "clk", 0 0, L_000000000122d2b0;  alias, 1 drivers
v000000000132c270_0 .net "dat_i", 7 0, v0000000001326cd0_0;  alias, 1 drivers
v000000000132b7d0_0 .var "dat_o", 7 0;
v000000000132a6f0_0 .var "dat_o2", 7 0;
v000000000132beb0 .array "r", 63 0, 7 0;
v0000000001329cf0_0 .net "we", 0 0, L_00000000012018e0;  1 drivers
S_00000000012dd820 .scope task, "run_test" "run_test" 14 151, 14 151 0, S_000000000101a5e0;
 .timescale 0 0;
v000000000132cb30_0 .var "test_no", 31 0;
TD_tb_ren_conv_top.run_test ;
    %load/vec4 v000000000132cb30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000131e990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000000000132ce50_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000131f070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000131def0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131f1b0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000131f930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000132c810_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000131d3b0_0, 0, 3;
    %load/vec4 v000000000132c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.34, 8;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_6.35, 8;
T_6.34 ; End of true expr.
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_6.35, 8;
 ; End of false expr.
    %blend;
T_6.35;
    %pad/u 8;
    %store/vec4 v000000000131d950_0, 0, 8;
    %jmp T_6.33;
T_6.32 ;
    %load/vec4 v000000000132cb30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.36, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000131e990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000000000132ce50_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000131f070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000131def0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131f1b0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000131f930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000132c810_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000131d3b0_0, 0, 3;
    %load/vec4 v000000000132c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.38, 8;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_6.39, 8;
T_6.38 ; End of true expr.
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_6.39, 8;
 ; End of false expr.
    %blend;
T_6.39;
    %pad/u 8;
    %store/vec4 v000000000131d950_0, 0, 8;
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v000000000132cb30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.40, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000131e990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000000000132ce50_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000131f070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000131def0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131f1b0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000131f930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000132c810_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000131d3b0_0, 0, 3;
    %load/vec4 v000000000132c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.42, 8;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_6.43, 8;
T_6.42 ; End of true expr.
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_6.43, 8;
 ; End of false expr.
    %blend;
T_6.43;
    %pad/u 8;
    %store/vec4 v000000000131d950_0, 0, 8;
    %jmp T_6.41;
T_6.40 ;
    %load/vec4 v000000000132cb30_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.44, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000131e990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000000000132ce50_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000131f070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000131def0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131f1b0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000131f930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000132c810_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000131d3b0_0, 0, 3;
    %load/vec4 v000000000132c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.46, 8;
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_6.47, 8;
T_6.46 ; End of true expr.
    %load/vec4 v000000000132ce50_0;
    %pad/u 32;
    %load/vec4 v000000000131f070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_6.47, 8;
 ; End of false expr.
    %blend;
T_6.47;
    %pad/u 8;
    %store/vec4 v000000000131d950_0, 0, 8;
T_6.44 ;
T_6.41 ;
T_6.37 ;
T_6.33 ;
    %vpi_call 14 203 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 14 204 "$display", "kern_cols        = %0d", v000000000131e990_0 {0 0 0};
    %vpi_call 14 205 "$display", "cols             = %0d", v000000000132ce50_0 {0 0 0};
    %vpi_call 14 206 "$display", "kerns            = %0d", v000000000131f070_0 {0 0 0};
    %vpi_call 14 207 "$display", "stride           = %0d", v000000000131def0_0 {0 0 0};
    %vpi_call 14 208 "$display", "kern_addr_mode   = %0d", v000000000131f1b0_0 {0 0 0};
    %vpi_call 14 209 "$display", "shift            = %0d", v000000000131f930_0 {0 0 0};
    %vpi_call 14 210 "$display", "en_max_pool      = %0d", v000000000132c810_0 {0 0 0};
    %vpi_call 14 211 "$display", "mask             = %0d", v000000000131d3b0_0 {0 0 0};
    %vpi_call 14 212 "$display", "result_cols      = %0d", v000000000131d950_0 {0 0 0};
    %vpi_call 14 213 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_00000000012de180 .scope task, "wb_read" "wb_read" 14 397, 14 397 0, S_000000000101a5e0;
 .timescale 0 0;
v000000000132cf90_0 .var "addr", 31 0;
v000000000132d0d0_0 .var "data", 31 0;
TD_tb_ren_conv_top.wb_read ;
    %wait E_0000000001188420;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000131d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000131ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131fa70_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000000000131ead0_0, 0, 4;
    %load/vec4 v000000000132cf90_0;
    %store/vec4 v000000000131e170_0, 0, 32;
    %wait E_0000000001188420;
T_7.48 ;
    %load/vec4 v000000000131f9d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.49, 8;
    %wait E_0000000001188420;
    %jmp T_7.48;
T_7.49 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000131d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131ddb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000131fa70_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000000000131ead0_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000131e170_0, 0, 32;
    %load/vec4 v000000000131d9f0_0;
    %store/vec4 v000000000132d0d0_0, 0, 32;
    %end;
S_00000000012ddff0 .scope task, "wb_write" "wb_write" 14 370, 14 370 0, S_000000000101a5e0;
 .timescale 0 0;
v000000000132cbd0_0 .var "addr", 31 0;
v000000000132c8b0_0 .var "data", 31 0;
TD_tb_ren_conv_top.wb_write ;
    %wait E_0000000001188420;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000131d630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000131ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000131fa70_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000000000131ead0_0, 0, 4;
    %load/vec4 v000000000132c8b0_0;
    %store/vec4 v000000000131ecb0_0, 0, 32;
    %load/vec4 v000000000132cbd0_0;
    %store/vec4 v000000000131e170_0, 0, 32;
    %wait E_0000000001188420;
T_8.50 ;
    %load/vec4 v000000000131f9d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.51, 8;
    %wait E_0000000001188420;
    %jmp T_8.50;
T_8.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000131d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131ddb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000131fa70_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000000000131ead0_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000131ecb0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000131e170_0, 0, 32;
    %end;
S_00000000012dc6f0 .scope task, "write_image" "write_image" 14 317, 14 317 0, S_000000000101a5e0;
 .timescale 0 0;
TD_tb_ren_conv_top.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_9.52 ;
    %load/vec4 v000000000132cdb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.53, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v000000000132cdb0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000000000132cdb0_0;
    %load/vec4a v000000000131d4f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_9.52;
T_9.53 ;
    %end;
S_000000000133cfc0 .scope task, "write_kernel" "write_kernel" 14 326, 14 326 0, S_000000000101a5e0;
 .timescale 0 0;
TD_tb_ren_conv_top.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_10.54 ;
    %load/vec4 v000000000132cdb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.55, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v000000000132cdb0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000000000132cdb0_0;
    %load/vec4a v000000000131e490, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %load/vec4 v000000000132cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_10.54;
T_10.55 ;
    %end;
    .scope S_0000000001009c40;
T_11 ;
    %wait E_0000000001227240;
    %load/vec4 v0000000001255820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001255960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001255d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001254c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001255000_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001255aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000012555a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0000000001255640_0;
    %assign/vec4 v0000000001255960_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0000000001255640_0;
    %assign/vec4 v0000000001255d20_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0000000001255640_0;
    %assign/vec4 v0000000001254c40_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0000000001255640_0;
    %assign/vec4 v0000000001255000_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001009c40;
T_12 ;
    %wait E_0000000001227180;
    %load/vec4 v00000000012555a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0000000001255140_0;
    %store/vec4 v0000000001255dc0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0000000001255f00_0;
    %store/vec4 v0000000001255dc0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000000012551e0_0;
    %store/vec4 v0000000001255dc0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000000001255280_0;
    %store/vec4 v0000000001255dc0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000fe2be0;
T_13 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000012295b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001228750_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000001228750_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000012282f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001228750_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000fe5980;
T_14 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %load/vec4 v00000000012287f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011bdc80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000012286b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000000011bdc80_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000011bdc80_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000fe5980;
T_15 ;
    %wait E_0000000001218200;
    %load/vec4 v00000000011bdc80_0;
    %load/vec4 v00000000011be2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011bc600_0;
    %and;
    %store/vec4 v00000000012287f0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000fe5980;
T_16 ;
    %wait E_0000000001217580;
    %load/vec4 v00000000011bc600_0;
    %store/vec4 v00000000012286b0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000fe5980;
T_17 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %load/vec4 v0000000001228ed0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001229b50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000001228570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000001229b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001229b50_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000fe5980;
T_18 ;
    %wait E_0000000001217ec0;
    %load/vec4 v0000000001229b50_0;
    %load/vec4 v0000000001228110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001228570_0;
    %and;
    %store/vec4 v0000000001228ed0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000fe5980;
T_19 ;
    %wait E_0000000001217a80;
    %load/vec4 v00000000012287f0_0;
    %store/vec4 v0000000001228570_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000000fe5980;
T_20 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %load/vec4 v0000000001227cb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011be7c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000001229150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000000011be7c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000011be7c0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000fe5980;
T_21 ;
    %wait E_0000000001217780;
    %load/vec4 v00000000011be7c0_0;
    %load/vec4 v00000000011be720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001229150_0;
    %and;
    %store/vec4 v0000000001227cb0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000000fe5980;
T_22 ;
    %wait E_0000000001217600;
    %load/vec4 v0000000001228ed0_0;
    %store/vec4 v0000000001229150_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000000fe5980;
T_23 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %load/vec4 v0000000001227df0_0;
    %or;
    %load/vec4 v00000000011bfd00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000000011bf4e0_0;
    %assign/vec4 v00000000011bd6e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000001229830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v00000000011bd6e0_0;
    %load/vec4 v00000000011bf4e0_0;
    %add;
    %assign/vec4 v00000000011bd6e0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000fe5980;
T_24 ;
    %wait E_0000000001217600;
    %load/vec4 v0000000001228ed0_0;
    %store/vec4 v0000000001227df0_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000000000fe5980;
T_25 ;
    %wait E_0000000001217a80;
    %load/vec4 v00000000012287f0_0;
    %store/vec4 v0000000001229830_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000000000fe5980;
T_26 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %load/vec4 v0000000001227df0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000011bcc40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000001229330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000000011bd6e0_0;
    %assign/vec4 v00000000011bcc40_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0000000001228610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v00000000011bcc40_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000011bcc40_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000fe5980;
T_27 ;
    %wait E_0000000001217a80;
    %load/vec4 v00000000012287f0_0;
    %store/vec4 v0000000001229330_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000000fe5980;
T_28 ;
    %wait E_0000000001217580;
    %load/vec4 v00000000011bc600_0;
    %store/vec4 v0000000001228610_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000000fe5980;
T_29 ;
    %wait E_0000000001217a00;
    %load/vec4 v00000000011be680_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v00000000011be7c0_0;
    %load/vec4 v00000000011bdc80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000011be7c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011bdc80_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v00000000011bddc0_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000000fe5980;
T_30 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bc880_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000000011bc600_0;
    %assign/vec4 v00000000011bc880_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000fe5980;
T_31 ;
    %wait E_0000000001226680;
    %load/vec4 v00000000011bc600_0;
    %load/vec4 v00000000011bc880_0;
    %inv;
    %and;
    %store/vec4 v00000000011bfd00_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000000fe5980;
T_32 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %load/vec4 v00000000012298d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000011beae0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000001227490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000000011beae0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000011beae0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000fe5980;
T_33 ;
    %wait E_00000000012272c0;
    %load/vec4 v00000000011beae0_0;
    %load/vec4 v00000000011bed60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001227490_0;
    %and;
    %store/vec4 v00000000012298d0_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000fe5980;
T_34 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001228890_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000001227f30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001228890_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000fdc800;
T_35 ;
    %wait E_00000000012180c0;
    %load/vec4 v00000000011bf760_0;
    %pad/s 16;
    %load/vec4 v00000000011bf940_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000011f0010_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000fdc990;
T_36 ;
    %wait E_0000000001217f40;
    %load/vec4 v00000000011ef750_0;
    %pad/s 16;
    %load/vec4 v00000000011f0830_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000011ed630_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000fc9d70;
T_37 ;
    %wait E_0000000001217640;
    %load/vec4 v00000000011ef570_0;
    %pad/s 16;
    %load/vec4 v00000000011ee670_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000011ed9f0_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000012d4ac0;
T_38 ;
    %wait E_0000000001217e80;
    %load/vec4 v00000000011edbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 12, 5;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 11, 5;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 10, 5;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 9, 5;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 7, 4;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 6, 4;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 5, 4;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 4, 4;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 3, 3;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 2, 3;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 1, 2;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v00000000011ef390_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000011ef070_0, 0, 8;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000fdfc50;
T_39 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bf8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011bf300_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000011bf1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v00000000011c00c0_0;
    %assign/vec4 v00000000011bf300_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000fdfc50;
T_40 ;
    %wait E_0000000001218080;
    %load/vec4 v00000000011c00c0_0;
    %load/vec4 v00000000011bf300_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v00000000011bf300_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v00000000011c00c0_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v00000000011c0160_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000fdfc50;
T_41 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bf8a0_0;
    %load/vec4 v00000000011bf620_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bf080_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000000011bf1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v00000000011bf080_0;
    %inv;
    %assign/vec4 v00000000011bf080_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000000fdfc50;
T_42 ;
    %wait E_0000000001217900;
    %load/vec4 v00000000011bf080_0;
    %load/vec4 v00000000011bf1c0_0;
    %and;
    %assign/vec4 v00000000011befe0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000fdfc50;
T_43 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011bf8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011c0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bf3a0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v00000000011bf620_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v00000000011c0160_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v00000000011c00c0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v00000000011c0480_0, 0;
    %load/vec4 v00000000011bf620_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v00000000011befe0_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v00000000011bf1c0_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v00000000011bf3a0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000000012d5420;
T_44 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011eed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011eeb70_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v00000000011eeb70_0;
    %parti/s 15, 0, 2;
    %load/vec4 v00000000011ed310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011eeb70_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000000012d5100;
T_45 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011ede50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011eefd0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v00000000011eefd0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000000011eda90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011eefd0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000fc9f00;
T_46 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000011ef610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011ee8f0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v00000000011ee8f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000011eddb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011ee8f0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000fe2d70;
T_47 ;
    %wait E_0000000001227240;
    %load/vec4 v000000000119eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000119ec80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000119f720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000119ff40_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v00000000011a0080_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v000000000119f5e0_0;
    %and;
    %assign/vec4 v000000000119ec80_0, 0;
    %load/vec4 v00000000011a0080_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v000000000119fea0_0;
    %and;
    %assign/vec4 v000000000119f720_0, 0;
    %load/vec4 v00000000011a0080_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v00000000011a0260_0;
    %and;
    %assign/vec4 v000000000119ff40_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000fe2d70;
T_48 ;
    %wait E_0000000001227240;
    %load/vec4 v000000000119eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v00000000011a0120_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000000000119fb80_0;
    %load/vec4 v000000000119ec80_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000119ec80_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000119f720_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000119f720_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000119ff40_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000119ff40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v00000000011a0120_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000fe2d70;
T_49 ;
    %wait E_00000000012176c0;
    %load/vec4 v000000000119fa40_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v00000000011a0120_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v000000000119fb80_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000fe2d70;
T_50 ;
    %wait E_0000000001217c40;
    %load/vec4 v00000000011a0120_0;
    %parti/s 20, 0, 2;
    %store/vec4 v000000000119f400_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000fe2d70;
T_51 ;
    %wait E_0000000001217c40;
    %load/vec4 v00000000011a0120_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000000011a0120_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v00000000011ecf50_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000fe2d70;
T_52 ;
    %wait E_0000000001227240;
    %load/vec4 v000000000119eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011ecf50_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v00000000011a0120_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000000011a0120_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v00000000011b0030_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011ecf50_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000000fe2d70;
T_53 ;
    %wait E_0000000001217c00;
    %load/vec4 v000000000119edc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000011b0030_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v000000000119fa40_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000000000ff8b80;
T_54 ;
    %wait E_0000000001227240;
    %load/vec4 v000000000122b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000000000122a910_0;
    %load/vec4 v0000000001253160_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000122a0f0, 0, 4;
T_54.0 ;
    %load/vec4 v0000000001253160_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000122a0f0, 4;
    %assign/vec4 v000000000122aeb0_0, 0;
    %load/vec4 v0000000001255460_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000122a0f0, 4;
    %assign/vec4 v000000000122a5f0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000000ff8d10;
T_55 ;
    %wait E_0000000001227240;
    %load/vec4 v0000000001229ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v000000000122a4b0_0;
    %load/vec4 v000000000122a370_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001227670, 0, 4;
T_55.0 ;
    %load/vec4 v000000000122a370_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001227670, 4;
    %assign/vec4 v000000000122a9b0_0, 0;
    %load/vec4 v000000000122b1d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001227670, 4;
    %assign/vec4 v000000000122aa50_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_00000000012d55b0;
T_56 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000012e48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v00000000012e4be0_0;
    %load/vec4 v00000000012e4b40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012e2980, 0, 4;
T_56.0 ;
    %load/vec4 v00000000012e4b40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012e2980, 4;
    %assign/vec4 v00000000012e4f00_0, 0;
    %load/vec4 v00000000012e4460_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012e2980, 4;
    %assign/vec4 v00000000012e2de0_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000001018e50;
T_57 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000012e7660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012e5860_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v00000000012e7020_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v00000000012e4000_0;
    %assign/vec4 v00000000012e5860_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v00000000012e7020_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v00000000012e40a0_0;
    %pad/u 32;
    %assign/vec4 v00000000012e5860_0, 0;
T_57.4 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000000001018e50;
T_58 ;
    %wait E_0000000001227240;
    %load/vec4 v00000000012e7660_0;
    %load/vec4 v00000000012e7840_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e7840_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000000012e5400_0;
    %load/vec4 v00000000012e7840_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e7840_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000000012d4de0;
T_59 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e5d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012e5360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012e6580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012e5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012e73e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v00000000012e5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v00000000012e52c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.4 ;
    %load/vec4 v00000000012e7480_0;
    %assign/vec4 v00000000012e5360_0, 0;
    %jmp T_59.8;
T_59.5 ;
    %load/vec4 v00000000012e7480_0;
    %assign/vec4 v00000000012e6580_0, 0;
    %jmp T_59.8;
T_59.6 ;
    %load/vec4 v00000000012e7480_0;
    %assign/vec4 v00000000012e5680_0, 0;
    %jmp T_59.8;
T_59.7 ;
    %load/vec4 v00000000012e7480_0;
    %assign/vec4 v00000000012e73e0_0, 0;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_00000000012d4de0;
T_60 ;
    %wait E_0000000001218380;
    %load/vec4 v00000000012e52c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %jmp T_60.4;
T_60.0 ;
    %load/vec4 v00000000012e5e00_0;
    %store/vec4 v00000000012e5cc0_0, 0, 32;
    %jmp T_60.4;
T_60.1 ;
    %load/vec4 v00000000012e5f40_0;
    %store/vec4 v00000000012e5cc0_0, 0, 32;
    %jmp T_60.4;
T_60.2 ;
    %load/vec4 v00000000012e6da0_0;
    %store/vec4 v00000000012e5cc0_0, 0, 32;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v00000000012e7520_0;
    %store/vec4 v00000000012e5cc0_0, 0, 32;
    %jmp T_60.4;
T_60.4 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00000000012f16a0;
T_61 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012e0fe0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v00000000012e0fe0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000012e0ae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012e0fe0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_00000000012f0250;
T_62 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %load/vec4 v00000000012e0180_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012e0900_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v00000000012e1940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v00000000012e0900_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000012e0900_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_00000000012f0250;
T_63 ;
    %wait E_0000000001218480;
    %load/vec4 v00000000012e0900_0;
    %load/vec4 v00000000012e0c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000012e1800_0;
    %and;
    %store/vec4 v00000000012e0180_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_00000000012f0250;
T_64 ;
    %wait E_0000000001219100;
    %load/vec4 v00000000012e1800_0;
    %store/vec4 v00000000012e1940_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_00000000012f0250;
T_65 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %load/vec4 v00000000012e1da0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012e0680_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v00000000012e02c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v00000000012e0680_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000012e0680_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_00000000012f0250;
T_66 ;
    %wait E_0000000001218dc0;
    %load/vec4 v00000000012e0680_0;
    %load/vec4 v00000000012e25c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000012e02c0_0;
    %and;
    %store/vec4 v00000000012e1da0_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_00000000012f0250;
T_67 ;
    %wait E_00000000012190c0;
    %load/vec4 v00000000012e0180_0;
    %store/vec4 v00000000012e02c0_0, 0, 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00000000012f0250;
T_68 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %load/vec4 v00000000012e1120_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012e1760_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v00000000012e0d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v00000000012e1760_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000012e1760_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_00000000012f0250;
T_69 ;
    %wait E_00000000012189c0;
    %load/vec4 v00000000012e1760_0;
    %load/vec4 v00000000012e13a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000012e0d60_0;
    %and;
    %store/vec4 v00000000012e1120_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000000012f0250;
T_70 ;
    %wait E_0000000001219180;
    %load/vec4 v00000000012e1da0_0;
    %store/vec4 v00000000012e0d60_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000000012f0250;
T_71 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %load/vec4 v00000000012e1080_0;
    %or;
    %load/vec4 v00000000012e1ee0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v00000000012e1440_0;
    %assign/vec4 v00000000012e0860_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v00000000012e1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v00000000012e0860_0;
    %load/vec4 v00000000012e1440_0;
    %add;
    %assign/vec4 v00000000012e0860_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_00000000012f0250;
T_72 ;
    %wait E_0000000001219180;
    %load/vec4 v00000000012e1da0_0;
    %store/vec4 v00000000012e1080_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_00000000012f0250;
T_73 ;
    %wait E_00000000012190c0;
    %load/vec4 v00000000012e0180_0;
    %store/vec4 v00000000012e1580_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000000012f0250;
T_74 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %load/vec4 v00000000012e1080_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000012e18a0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v00000000012e23e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v00000000012e0860_0;
    %assign/vec4 v00000000012e18a0_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v00000000012e14e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v00000000012e18a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000012e18a0_0, 0;
T_74.4 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000000012f0250;
T_75 ;
    %wait E_00000000012190c0;
    %load/vec4 v00000000012e0180_0;
    %store/vec4 v00000000012e23e0_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_00000000012f0250;
T_76 ;
    %wait E_0000000001219100;
    %load/vec4 v00000000012e1800_0;
    %store/vec4 v00000000012e14e0_0, 0, 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_00000000012f0250;
T_77 ;
    %wait E_0000000001217940;
    %load/vec4 v00000000012e2700_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %load/vec4 v00000000012e1760_0;
    %load/vec4 v00000000012e0900_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000012e1760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012e0900_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v00000000012e0b80_0, 0, 6;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_00000000012f0250;
T_78 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e0220_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v00000000012e1800_0;
    %assign/vec4 v00000000012e0220_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00000000012f0250;
T_79 ;
    %wait E_00000000012178c0;
    %load/vec4 v00000000012e1800_0;
    %load/vec4 v00000000012e0220_0;
    %inv;
    %and;
    %store/vec4 v00000000012e1ee0_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000000012f0250;
T_80 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %load/vec4 v00000000012e27a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000012e00e0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v00000000012e1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v00000000012e00e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000012e00e0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_00000000012f0250;
T_81 ;
    %wait E_0000000001217880;
    %load/vec4 v00000000012e00e0_0;
    %load/vec4 v00000000012e2160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000012e1260_0;
    %and;
    %store/vec4 v00000000012e27a0_0, 0, 1;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000000012f0250;
T_82 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e20c0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v00000000012e1f80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012e20c0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_00000000012f1ce0;
T_83 ;
    %wait E_00000000012188c0;
    %load/vec4 v00000000012e0540_0;
    %pad/s 16;
    %load/vec4 v00000000012e1d00_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000012e05e0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00000000012f0bb0;
T_84 ;
    %wait E_0000000001218bc0;
    %load/vec4 v00000000012e0720_0;
    %pad/s 16;
    %load/vec4 v00000000012e2200_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000012e2340_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00000000012f1380;
T_85 ;
    %wait E_0000000001218f80;
    %load/vec4 v00000000012e07c0_0;
    %pad/s 16;
    %load/vec4 v00000000012f2270_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000012f24f0_0, 0, 16;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00000000012f0700;
T_86 ;
    %wait E_0000000001219700;
    %load/vec4 v00000000012f38f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_86.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_86.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_86.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_86.12, 6;
    %jmp T_86.13;
T_86.0 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.1 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.2 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.3 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.4 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.5 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.6 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.7 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.8 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.9 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.10 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.11 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.12 ;
    %load/vec4 v00000000012f49d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000012f2950_0, 0, 8;
    %jmp T_86.13;
T_86.13 ;
    %pop/vec4 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00000000012f0d40;
T_87 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012e19e0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v00000000012e04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v00000000012e0cc0_0;
    %assign/vec4 v00000000012e19e0_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_00000000012f0d40;
T_88 ;
    %wait E_0000000001218800;
    %load/vec4 v00000000012e0cc0_0;
    %load/vec4 v00000000012e19e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_88.0, 8;
    %load/vec4 v00000000012e19e0_0;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v00000000012e0cc0_0;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %assign/vec4 v00000000012e1bc0_0, 0;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_00000000012f0d40;
T_89 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2020_0;
    %load/vec4 v00000000012e0e00_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e1b20_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v00000000012e04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v00000000012e1b20_0;
    %inv;
    %assign/vec4 v00000000012e1b20_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_00000000012f0d40;
T_90 ;
    %wait E_0000000001218b40;
    %load/vec4 v00000000012e1b20_0;
    %load/vec4 v00000000012e04a0_0;
    %and;
    %assign/vec4 v00000000012e1a80_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_00000000012f0d40;
T_91 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012e1620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012e1c60_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v00000000012e0e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.2, 8;
    %load/vec4 v00000000012e1bc0_0;
    %jmp/1 T_91.3, 8;
T_91.2 ; End of true expr.
    %load/vec4 v00000000012e0cc0_0;
    %jmp/0 T_91.3, 8;
 ; End of false expr.
    %blend;
T_91.3;
    %assign/vec4 v00000000012e1620_0, 0;
    %load/vec4 v00000000012e0e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.4, 8;
    %load/vec4 v00000000012e1a80_0;
    %jmp/1 T_91.5, 8;
T_91.4 ; End of true expr.
    %load/vec4 v00000000012e04a0_0;
    %jmp/0 T_91.5, 8;
 ; End of false expr.
    %blend;
T_91.5;
    %assign/vec4 v00000000012e1c60_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_00000000012f1060;
T_92 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000012f2310_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v00000000012f2310_0;
    %parti/s 15, 0, 2;
    %load/vec4 v00000000012f42f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012f2310_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_00000000012f0890;
T_93 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f3170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012f4390_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v00000000012f4390_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000000012f47f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012f4390_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_00000000012f0ed0;
T_94 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f33f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012f4110_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v00000000012f4110_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000012f4890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012f4110_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_00000000012f03e0;
T_95 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000012f4250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000012f3cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000012f2b30_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v00000000012f26d0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v00000000012f4930_0;
    %and;
    %assign/vec4 v00000000012f4250_0, 0;
    %load/vec4 v00000000012f26d0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v00000000012f2770_0;
    %and;
    %assign/vec4 v00000000012f3cb0_0, 0;
    %load/vec4 v00000000012f26d0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v00000000012f3ad0_0;
    %and;
    %assign/vec4 v00000000012f2b30_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_00000000012f03e0;
T_96 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v00000000012f3490_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v00000000012f3e90_0;
    %load/vec4 v00000000012f4250_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000012f4250_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v00000000012f3cb0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000012f3cb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v00000000012f2b30_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000012f2b30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v00000000012f3490_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00000000012f03e0;
T_97 ;
    %wait E_0000000001218c40;
    %load/vec4 v00000000012f35d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v00000000012f3490_0;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v00000000012f3e90_0, 0, 21;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_00000000012f03e0;
T_98 ;
    %wait E_00000000012185c0;
    %load/vec4 v00000000012f3490_0;
    %parti/s 20, 0, 2;
    %store/vec4 v00000000012f3210_0, 0, 20;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_00000000012f03e0;
T_99 ;
    %wait E_00000000012185c0;
    %load/vec4 v00000000012f3490_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000000012f3490_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v00000000012f2e50_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00000000012f03e0;
T_100 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012f2e50_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v00000000012f3490_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000000012f3490_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v00000000012f2f90_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012f2e50_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_00000000012f03e0;
T_101 ;
    %wait E_00000000012184c0;
    %load/vec4 v00000000012f2630_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000012f2f90_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v00000000012f35d0_0, 0, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_00000000012d4c50;
T_102 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v00000000012e7c00_0;
    %load/vec4 v00000000012e7a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012e1300, 0, 4;
T_102.0 ;
    %load/vec4 v00000000012e7a20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012e1300, 4;
    %assign/vec4 v00000000012e7d40_0, 0;
    %load/vec4 v00000000012e61c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012e1300, 4;
    %assign/vec4 v00000000012e7de0_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_00000000012d5740;
T_103 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012e22a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v00000000012e2660_0;
    %load/vec4 v00000000012e11c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012e0f40, 0, 4;
T_103.0 ;
    %load/vec4 v00000000012e11c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012e0f40, 4;
    %assign/vec4 v00000000012e16c0_0, 0;
    %load/vec4 v00000000012e0360_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012e0f40, 4;
    %assign/vec4 v00000000012e0ea0_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_00000000012f11f0;
T_104 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f4bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v00000000012f6910_0;
    %load/vec4 v00000000012f67d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012f55b0, 0, 4;
T_104.0 ;
    %load/vec4 v00000000012f67d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012f55b0, 4;
    %assign/vec4 v00000000012f6eb0_0, 0;
    %load/vec4 v00000000012f6370_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012f55b0, 4;
    %assign/vec4 v00000000012f4ed0_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_00000000012d58d0;
T_105 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f6190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012f5f10_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v00000000012f7450_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_105.2, 4;
    %load/vec4 v00000000012f71d0_0;
    %assign/vec4 v00000000012f5f10_0, 0;
    %jmp T_105.3;
T_105.2 ;
    %load/vec4 v00000000012f7450_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_105.4, 4;
    %load/vec4 v00000000012f5790_0;
    %pad/u 32;
    %assign/vec4 v00000000012f5f10_0, 0;
T_105.4 ;
T_105.3 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_00000000012d58d0;
T_106 ;
    %wait E_00000000012183c0;
    %load/vec4 v00000000012f6190_0;
    %load/vec4 v00000000012f5fb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012f5fb0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v00000000012f8030_0;
    %load/vec4 v00000000012f5fb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012f5fb0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_00000000012f1510;
T_107 ;
    %wait E_00000000012199c0;
    %load/vec4 v00000000012f9250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012f7bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012f8210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012f96b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012f91b0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v00000000012f7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v00000000012f8ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_107.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_107.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_107.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_107.7, 6;
    %jmp T_107.8;
T_107.4 ;
    %load/vec4 v00000000012f9930_0;
    %assign/vec4 v00000000012f7bd0_0, 0;
    %jmp T_107.8;
T_107.5 ;
    %load/vec4 v00000000012f9930_0;
    %assign/vec4 v00000000012f8210_0, 0;
    %jmp T_107.8;
T_107.6 ;
    %load/vec4 v00000000012f9930_0;
    %assign/vec4 v00000000012f96b0_0, 0;
    %jmp T_107.8;
T_107.7 ;
    %load/vec4 v00000000012f9930_0;
    %assign/vec4 v00000000012f91b0_0, 0;
    %jmp T_107.8;
T_107.8 ;
    %pop/vec4 1;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_00000000012f1510;
T_108 ;
    %wait E_00000000012197c0;
    %load/vec4 v00000000012f8ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %jmp T_108.4;
T_108.0 ;
    %load/vec4 v00000000012f92f0_0;
    %store/vec4 v00000000012f7810_0, 0, 32;
    %jmp T_108.4;
T_108.1 ;
    %load/vec4 v00000000012f7630_0;
    %store/vec4 v00000000012f7810_0, 0, 32;
    %jmp T_108.4;
T_108.2 ;
    %load/vec4 v00000000012f8cb0_0;
    %store/vec4 v00000000012f7810_0, 0, 32;
    %jmp T_108.4;
T_108.3 ;
    %load/vec4 v00000000012f8b70_0;
    %store/vec4 v00000000012f7810_0, 0, 32;
    %jmp T_108.4;
T_108.4 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_000000000130b060;
T_109 ;
    %wait E_00000000012199c0;
    %load/vec4 v00000000012fa150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012f9ed0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v00000000012f9ed0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000130f600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012f9ed0_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_00000000012f1b50;
T_110 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %load/vec4 v0000000001310140_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001311b80_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v000000000130fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0000000001311b80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001311b80_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_00000000012f1b50;
T_111 ;
    %wait E_000000000121c240;
    %load/vec4 v0000000001311b80_0;
    %load/vec4 v0000000001310f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000130f920_0;
    %and;
    %store/vec4 v0000000001310140_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_00000000012f1b50;
T_112 ;
    %wait E_000000000121b200;
    %load/vec4 v000000000130f920_0;
    %store/vec4 v000000000130fc40_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_00000000012f1b50;
T_113 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %load/vec4 v000000000130f740_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013112c0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v00000000013103c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v00000000013112c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000013112c0_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_00000000012f1b50;
T_114 ;
    %wait E_000000000121b300;
    %load/vec4 v00000000013112c0_0;
    %load/vec4 v00000000013117c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000013103c0_0;
    %and;
    %store/vec4 v000000000130f740_0, 0, 1;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_00000000012f1b50;
T_115 ;
    %wait E_000000000121a5c0;
    %load/vec4 v0000000001310140_0;
    %store/vec4 v00000000013103c0_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_00000000012f1b50;
T_116 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %load/vec4 v000000000130f6a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000130fb00_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v00000000013119a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v000000000130fb00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000130fb00_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_00000000012f1b50;
T_117 ;
    %wait E_000000000121b380;
    %load/vec4 v000000000130fb00_0;
    %load/vec4 v0000000001310960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000013119a0_0;
    %and;
    %store/vec4 v000000000130f6a0_0, 0, 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_00000000012f1b50;
T_118 ;
    %wait E_000000000121a680;
    %load/vec4 v000000000130f740_0;
    %store/vec4 v00000000013119a0_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_00000000012f1b50;
T_119 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %load/vec4 v00000000013108c0_0;
    %or;
    %load/vec4 v000000000130fe20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v000000000130fce0_0;
    %assign/vec4 v00000000013106e0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v000000000130fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v00000000013106e0_0;
    %load/vec4 v000000000130fce0_0;
    %add;
    %assign/vec4 v00000000013106e0_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_00000000012f1b50;
T_120 ;
    %wait E_000000000121a680;
    %load/vec4 v000000000130f740_0;
    %store/vec4 v00000000013108c0_0, 0, 1;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_00000000012f1b50;
T_121 ;
    %wait E_000000000121a5c0;
    %load/vec4 v0000000001310140_0;
    %store/vec4 v000000000130fba0_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_00000000012f1b50;
T_122 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %load/vec4 v00000000013108c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000001311180_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0000000001311720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v00000000013106e0_0;
    %assign/vec4 v0000000001311180_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v0000000001311860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0000000001311180_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000001311180_0, 0;
T_122.4 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_00000000012f1b50;
T_123 ;
    %wait E_000000000121a5c0;
    %load/vec4 v0000000001310140_0;
    %store/vec4 v0000000001311720_0, 0, 1;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_00000000012f1b50;
T_124 ;
    %wait E_000000000121b200;
    %load/vec4 v000000000130f920_0;
    %store/vec4 v0000000001311860_0, 0, 1;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_00000000012f1b50;
T_125 ;
    %wait E_000000000121af00;
    %load/vec4 v0000000001311220_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %load/vec4 v000000000130fb00_0;
    %load/vec4 v0000000001311b80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000130fb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001311b80_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0000000001310e60_0, 0, 6;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_00000000012f1b50;
T_126 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001310780_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v000000000130f920_0;
    %assign/vec4 v0000000001310780_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_00000000012f1b50;
T_127 ;
    %wait E_000000000121ad80;
    %load/vec4 v000000000130f920_0;
    %load/vec4 v0000000001310780_0;
    %inv;
    %and;
    %store/vec4 v000000000130fe20_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_00000000012f1b50;
T_128 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %load/vec4 v000000000130f560_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000130f880_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0000000001310460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v000000000130f880_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000130f880_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_00000000012f1b50;
T_129 ;
    %wait E_0000000001219ac0;
    %load/vec4 v000000000130f880_0;
    %load/vec4 v00000000013105a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001310460_0;
    %and;
    %store/vec4 v000000000130f560_0, 0, 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_00000000012f1b50;
T_130 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001310640_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v000000000130f7e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001310640_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_000000000130aed0;
T_131 ;
    %wait E_0000000001221480;
    %load/vec4 v0000000001311680_0;
    %pad/s 16;
    %load/vec4 v0000000001310fa0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000013110e0_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_000000000130b380;
T_132 ;
    %wait E_0000000001222300;
    %load/vec4 v0000000001310b40_0;
    %pad/s 16;
    %load/vec4 v0000000001311cc0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000130ff60_0, 0, 16;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_000000000130b830;
T_133 ;
    %wait E_0000000001221980;
    %load/vec4 v0000000001310be0_0;
    %pad/s 16;
    %load/vec4 v0000000001311040_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0000000001310c80_0, 0, 16;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_000000000130caf0;
T_134 ;
    %wait E_0000000001222b40;
    %load/vec4 v0000000001313ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_134.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_134.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_134.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_134.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_134.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_134.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_134.12, 6;
    %jmp T_134.13;
T_134.0 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.1 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.2 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.3 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.4 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.5 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.6 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.7 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.8 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.9 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.10 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.11 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.12 ;
    %load/vec4 v0000000001313e80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000000001314240_0, 0, 8;
    %jmp T_134.13;
T_134.13 ;
    %pop/vec4 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_000000000130c640;
T_135 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000130fd80_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0000000001311900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0000000001310a00_0;
    %assign/vec4 v000000000130fd80_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_000000000130c640;
T_136 ;
    %wait E_000000000121bac0;
    %load/vec4 v0000000001310a00_0;
    %load/vec4 v000000000130fd80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_136.0, 8;
    %load/vec4 v000000000130fd80_0;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0000000001310a00_0;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %assign/vec4 v000000000130fec0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_000000000130c640;
T_137 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310aa0_0;
    %load/vec4 v0000000001310320_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001311360_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0000000001311900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0000000001311360_0;
    %inv;
    %assign/vec4 v0000000001311360_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_000000000130c640;
T_138 ;
    %wait E_000000000121b940;
    %load/vec4 v0000000001311360_0;
    %load/vec4 v0000000001311900_0;
    %and;
    %assign/vec4 v0000000001311a40_0, 0;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_000000000130c640;
T_139 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001311ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001311c20_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0000000001310320_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.2, 8;
    %load/vec4 v000000000130fec0_0;
    %jmp/1 T_139.3, 8;
T_139.2 ; End of true expr.
    %load/vec4 v0000000001310a00_0;
    %jmp/0 T_139.3, 8;
 ; End of false expr.
    %blend;
T_139.3;
    %assign/vec4 v0000000001311ae0_0, 0;
    %load/vec4 v0000000001310320_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.4, 8;
    %load/vec4 v0000000001311a40_0;
    %jmp/1 T_139.5, 8;
T_139.4 ; End of true expr.
    %load/vec4 v0000000001311900_0;
    %jmp/0 T_139.5, 8;
 ; End of false expr.
    %blend;
T_139.5;
    %assign/vec4 v0000000001311c20_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_000000000130c320;
T_140 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000013101e0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v00000000013101e0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000000001312260_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000013101e0_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_000000000130b9c0;
T_141 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001311540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013114a0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v00000000013114a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000000013115e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000013114a0_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_000000000130b1f0;
T_142 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001310d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000130f9c0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v000000000130f9c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000130fa60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000130f9c0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_000000000130bce0;
T_143 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001312ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001312d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001313700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001313020_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0000000001313f20_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v00000000013138e0_0;
    %and;
    %assign/vec4 v0000000001312d00_0, 0;
    %load/vec4 v0000000001313f20_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v00000000013121c0_0;
    %and;
    %assign/vec4 v0000000001313700_0, 0;
    %load/vec4 v0000000001313f20_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0000000001312120_0;
    %and;
    %assign/vec4 v0000000001313020_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_000000000130bce0;
T_144 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001312ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000000001312b20_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v00000000013133e0_0;
    %load/vec4 v0000000001312d00_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001312d00_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000000001313700_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001313700_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000000001313020_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001313020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000000001312b20_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_000000000130bce0;
T_145 ;
    %wait E_000000000121b480;
    %load/vec4 v0000000001311ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0000000001312b20_0;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v00000000013133e0_0, 0, 21;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_000000000130bce0;
T_146 ;
    %wait E_000000000121ba00;
    %load/vec4 v0000000001312b20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0000000001313340_0, 0, 20;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_000000000130bce0;
T_147 ;
    %wait E_000000000121ba00;
    %load/vec4 v0000000001312b20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000000001312b20_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v0000000001312300_0, 0, 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_000000000130bce0;
T_148 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001312ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001312300_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0000000001312b20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000000001312b20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0000000001313660_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001312300_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_000000000130bce0;
T_149 ;
    %wait E_000000000121b400;
    %load/vec4 v00000000013141a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000001313660_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0000000001311ea0_0, 0, 1;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_00000000012f1830;
T_150 ;
    %wait E_00000000012199c0;
    %load/vec4 v00000000012fa0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v00000000012f9070_0;
    %load/vec4 v00000000012f8d50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012f9750, 0, 4;
T_150.0 ;
    %load/vec4 v00000000012f8d50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012f9750, 4;
    %assign/vec4 v00000000012f9570_0, 0;
    %load/vec4 v00000000012f7e50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012f9750, 4;
    %assign/vec4 v00000000012f9610_0, 0;
    %jmp T_150;
    .thread T_150;
    .scope S_00000000012f19c0;
T_151 ;
    %wait E_00000000012199c0;
    %load/vec4 v00000000012f9cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %load/vec4 v00000000012f9e30_0;
    %load/vec4 v00000000012fa010_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012f9bb0, 0, 4;
T_151.0 ;
    %load/vec4 v00000000012fa010_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012f9bb0, 4;
    %assign/vec4 v00000000012f9b10_0, 0;
    %load/vec4 v00000000012f9f70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000012f9bb0, 4;
    %assign/vec4 v00000000012f9c50_0, 0;
    %jmp T_151;
    .thread T_151;
    .scope S_000000000130bb50;
T_152 ;
    %wait E_00000000012199c0;
    %load/vec4 v0000000001312a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0000000001312760_0;
    %load/vec4 v00000000013132a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000013129e0, 0, 4;
T_152.0 ;
    %load/vec4 v00000000013132a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000013129e0, 4;
    %assign/vec4 v00000000013128a0_0, 0;
    %load/vec4 v0000000001313c00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000013129e0, 4;
    %assign/vec4 v0000000001312940_0, 0;
    %jmp T_152;
    .thread T_152;
    .scope S_00000000012f1e70;
T_153 ;
    %wait E_00000000012199c0;
    %load/vec4 v000000000130dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000130d760_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v000000000130da80_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_153.2, 4;
    %load/vec4 v000000000130dc60_0;
    %assign/vec4 v000000000130d760_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v000000000130da80_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_153.4, 4;
    %load/vec4 v000000000130e520_0;
    %pad/u 32;
    %assign/vec4 v000000000130d760_0, 0;
T_153.4 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_00000000012f1e70;
T_154 ;
    %wait E_00000000012199c0;
    %load/vec4 v000000000130dbc0_0;
    %load/vec4 v000000000130d440_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000130d440_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v000000000130e3e0_0;
    %load/vec4 v000000000130d440_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000130d440_0, 0;
T_154.2 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_000000000130c7d0;
T_155 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001317d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000130eb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001317ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001319e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001317de0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0000000001319aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v000000000130e980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_155.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_155.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_155.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_155.7, 6;
    %jmp T_155.8;
T_155.4 ;
    %load/vec4 v0000000001317f20_0;
    %assign/vec4 v000000000130eb60_0, 0;
    %jmp T_155.8;
T_155.5 ;
    %load/vec4 v0000000001317f20_0;
    %assign/vec4 v0000000001317ca0_0, 0;
    %jmp T_155.8;
T_155.6 ;
    %load/vec4 v0000000001317f20_0;
    %assign/vec4 v0000000001319e60_0, 0;
    %jmp T_155.8;
T_155.7 ;
    %load/vec4 v0000000001317f20_0;
    %assign/vec4 v0000000001317de0_0, 0;
    %jmp T_155.8;
T_155.8 ;
    %pop/vec4 1;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_000000000130c7d0;
T_156 ;
    %wait E_0000000001222800;
    %load/vec4 v000000000130e980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_156.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %jmp T_156.4;
T_156.0 ;
    %load/vec4 v0000000001318c40_0;
    %store/vec4 v0000000001319320_0, 0, 32;
    %jmp T_156.4;
T_156.1 ;
    %load/vec4 v0000000001318b00_0;
    %store/vec4 v0000000001319320_0, 0, 32;
    %jmp T_156.4;
T_156.2 ;
    %load/vec4 v00000000013195a0_0;
    %store/vec4 v0000000001319320_0, 0, 32;
    %jmp T_156.4;
T_156.3 ;
    %load/vec4 v0000000001317a20_0;
    %store/vec4 v0000000001319320_0, 0, 32;
    %jmp T_156.4;
T_156.4 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_000000000130c000;
T_157 ;
    %wait E_0000000001222e40;
    %load/vec4 v00000000013189c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001318920_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0000000001318920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001318e20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001318920_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_000000000130be70;
T_158 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %load/vec4 v0000000001319280_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000131a360_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v000000000131bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v000000000131a360_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000131a360_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_000000000130be70;
T_159 ;
    %wait E_0000000001223a00;
    %load/vec4 v000000000131a360_0;
    %load/vec4 v000000000131ae00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000131c7a0_0;
    %and;
    %store/vec4 v0000000001319280_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_000000000130be70;
T_160 ;
    %wait E_0000000001222400;
    %load/vec4 v000000000131c7a0_0;
    %store/vec4 v000000000131bda0_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_000000000130be70;
T_161 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %load/vec4 v0000000001319000_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001319c80_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v000000000131a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0000000001319c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001319c80_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_000000000130be70;
T_162 ;
    %wait E_0000000001223b00;
    %load/vec4 v0000000001319c80_0;
    %load/vec4 v0000000001319d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000131a220_0;
    %and;
    %store/vec4 v0000000001319000_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_000000000130be70;
T_163 ;
    %wait E_0000000001222c80;
    %load/vec4 v0000000001319280_0;
    %store/vec4 v000000000131a220_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_000000000130be70;
T_164 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %load/vec4 v0000000001319a00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000131c340_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v000000000131c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v000000000131c340_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000131c340_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_000000000130be70;
T_165 ;
    %wait E_0000000001223c00;
    %load/vec4 v000000000131c340_0;
    %load/vec4 v000000000131c2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000131c840_0;
    %and;
    %store/vec4 v0000000001319a00_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_000000000130be70;
T_166 ;
    %wait E_0000000001222cc0;
    %load/vec4 v0000000001319000_0;
    %store/vec4 v000000000131c840_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_000000000130be70;
T_167 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %load/vec4 v00000000013191e0_0;
    %or;
    %load/vec4 v000000000131c8e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v000000000131c020_0;
    %assign/vec4 v000000000131c160_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v000000000131a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v000000000131c160_0;
    %load/vec4 v000000000131c020_0;
    %add;
    %assign/vec4 v000000000131c160_0, 0;
T_167.2 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_000000000130be70;
T_168 ;
    %wait E_0000000001222cc0;
    %load/vec4 v0000000001319000_0;
    %store/vec4 v00000000013191e0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_000000000130be70;
T_169 ;
    %wait E_0000000001222c80;
    %load/vec4 v0000000001319280_0;
    %store/vec4 v000000000131a7c0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_000000000130be70;
T_170 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %load/vec4 v00000000013191e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000131c0c0_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0000000001319140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %load/vec4 v000000000131c160_0;
    %assign/vec4 v000000000131c0c0_0, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v000000000131b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.4, 8;
    %load/vec4 v000000000131c0c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000131c0c0_0, 0;
T_170.4 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_000000000130be70;
T_171 ;
    %wait E_0000000001222c80;
    %load/vec4 v0000000001319280_0;
    %store/vec4 v0000000001319140_0, 0, 1;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_000000000130be70;
T_172 ;
    %wait E_0000000001222400;
    %load/vec4 v000000000131c7a0_0;
    %store/vec4 v000000000131b940_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_000000000130be70;
T_173 ;
    %wait E_0000000001222c40;
    %load/vec4 v000000000131b9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %load/vec4 v000000000131c340_0;
    %load/vec4 v000000000131a360_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000131c340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000131a360_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v000000000131bbc0_0, 0, 6;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_000000000130be70;
T_174 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131ab80_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v000000000131c7a0_0;
    %assign/vec4 v000000000131ab80_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_000000000130be70;
T_175 ;
    %wait E_00000000012233c0;
    %load/vec4 v000000000131c7a0_0;
    %load/vec4 v000000000131ab80_0;
    %inv;
    %and;
    %store/vec4 v000000000131c8e0_0, 0, 1;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_000000000130be70;
T_176 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %load/vec4 v0000000001319be0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000131a900_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v000000000131a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v000000000131a900_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000131a900_0, 0;
T_176.2 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_000000000130be70;
T_177 ;
    %wait E_0000000001222b80;
    %load/vec4 v000000000131a900_0;
    %load/vec4 v000000000131aa40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000131a720_0;
    %and;
    %store/vec4 v0000000001319be0_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_000000000130be70;
T_178 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131a040_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0000000001319460_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131a040_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_00000000012dae10;
T_179 ;
    %wait E_0000000001223d00;
    %load/vec4 v000000000131bc60_0;
    %pad/s 16;
    %load/vec4 v000000000131c480_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000131c200_0, 0, 16;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_00000000012da960;
T_180 ;
    %wait E_0000000001223e00;
    %load/vec4 v000000000131c520_0;
    %pad/s 16;
    %load/vec4 v000000000131ad60_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000131a2c0_0, 0, 16;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_00000000012dafa0;
T_181 ;
    %wait E_0000000001223fc0;
    %load/vec4 v000000000131a400_0;
    %pad/s 16;
    %load/vec4 v000000000131af40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000131a540_0, 0, 16;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_00000000012da7d0;
T_182 ;
    %wait E_0000000001224540;
    %load/vec4 v000000000131b1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_182.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_182.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_182.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_182.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_182.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_182.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_182.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_182.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_182.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_182.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_182.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_182.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_182.12, 6;
    %jmp T_182.13;
T_182.0 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 12, 5;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.1 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 11, 5;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.2 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 10, 5;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.3 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 9, 5;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.4 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.5 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 7, 4;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.6 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 6, 4;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.7 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 5, 4;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.8 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 4, 4;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.9 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 3, 3;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.10 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 2, 3;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.11 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 1, 2;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.12 ;
    %load/vec4 v000000000131b120_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000131b4e0_0, 0, 8;
    %jmp T_182.13;
T_182.13 ;
    %pop/vec4 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_00000000012da4b0;
T_183 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000131b8a0_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v000000000131a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v000000000131a860_0;
    %assign/vec4 v000000000131b8a0_0, 0;
T_183.2 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_00000000012da4b0;
T_184 ;
    %wait E_00000000012235c0;
    %load/vec4 v000000000131a860_0;
    %load/vec4 v000000000131b8a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_184.0, 8;
    %load/vec4 v000000000131b8a0_0;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v000000000131a860_0;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %assign/vec4 v000000000131aea0_0, 0;
    %jmp T_184;
    .thread T_184, $push;
    .scope S_00000000012da4b0;
T_185 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131b440_0;
    %load/vec4 v000000000131ac20_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131ba80_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v000000000131a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v000000000131ba80_0;
    %inv;
    %assign/vec4 v000000000131ba80_0, 0;
T_185.2 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_00000000012da4b0;
T_186 ;
    %wait E_0000000001223bc0;
    %load/vec4 v000000000131ba80_0;
    %load/vec4 v000000000131a9a0_0;
    %and;
    %assign/vec4 v000000000131be40_0, 0;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_00000000012da4b0;
T_187 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000131c3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131a180_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v000000000131ac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.2, 8;
    %load/vec4 v000000000131aea0_0;
    %jmp/1 T_187.3, 8;
T_187.2 ; End of true expr.
    %load/vec4 v000000000131a860_0;
    %jmp/0 T_187.3, 8;
 ; End of false expr.
    %blend;
T_187.3;
    %assign/vec4 v000000000131c3e0_0, 0;
    %load/vec4 v000000000131ac20_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.4, 8;
    %load/vec4 v000000000131be40_0;
    %jmp/1 T_187.5, 8;
T_187.4 ; End of true expr.
    %load/vec4 v000000000131a9a0_0;
    %jmp/0 T_187.5, 8;
 ; End of false expr.
    %blend;
T_187.5;
    %assign/vec4 v000000000131a180_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_00000000012da640;
T_188 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000131a680_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v000000000131a680_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000000000131b580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000131a680_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_00000000012dbc20;
T_189 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000131b260_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v000000000131b260_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000000000131b080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000131b260_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_00000000012dbdb0;
T_190 ;
    %wait E_0000000001222e40;
    %load/vec4 v000000000131acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000131a4a0_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v000000000131a4a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000131afe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000131a4a0_0, 0;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_00000000012dba90;
T_191 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001315f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000131cde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000131cf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000013157c0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v000000000131ca20_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v000000000131cc00_0;
    %and;
    %assign/vec4 v000000000131cde0_0, 0;
    %load/vec4 v000000000131ca20_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v000000000131ce80_0;
    %and;
    %assign/vec4 v000000000131cf20_0, 0;
    %load/vec4 v000000000131ca20_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v00000000013155e0_0;
    %and;
    %assign/vec4 v00000000013157c0_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_00000000012dba90;
T_192 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001315f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000000000131cd40_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v000000000131cfc0_0;
    %load/vec4 v000000000131cde0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000131cde0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000131cf20_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000131cf20_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v00000000013157c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000013157c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000000000131cd40_0, 0;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_00000000012dba90;
T_193 ;
    %wait E_0000000001223b40;
    %load/vec4 v000000000131cac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v000000000131cd40_0;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v000000000131cfc0_0, 0, 21;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_00000000012dba90;
T_194 ;
    %wait E_0000000001223ac0;
    %load/vec4 v000000000131cd40_0;
    %parti/s 20, 0, 2;
    %store/vec4 v000000000131cb60_0, 0, 20;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_00000000012dba90;
T_195 ;
    %wait E_0000000001223ac0;
    %load/vec4 v000000000131cd40_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000000000131cd40_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v000000000131bd00_0, 0, 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_00000000012dba90;
T_196 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001315f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131bd00_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v000000000131cd40_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000000000131cd40_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0000000001315ae0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131bd00_0, 0;
T_196.2 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_00000000012dba90;
T_197 ;
    %wait E_00000000012236c0;
    %load/vec4 v000000000131bf80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000001315ae0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v000000000131cac0_0, 0, 1;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_000000000130b6a0;
T_198 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001317980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0000000001318ce0_0;
    %load/vec4 v0000000001319500_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001318420, 0, 4;
T_198.0 ;
    %load/vec4 v0000000001319500_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001318420, 4;
    %assign/vec4 v0000000001318380_0, 0;
    %load/vec4 v00000000013190a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001318420, 4;
    %assign/vec4 v0000000001319f00_0, 0;
    %jmp T_198;
    .thread T_198;
    .scope S_000000000130c960;
T_199 ;
    %wait E_0000000001222e40;
    %load/vec4 v00000000013193c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %load/vec4 v00000000013186a0_0;
    %load/vec4 v000000000131a0e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001318880, 0, 4;
T_199.0 ;
    %load/vec4 v000000000131a0e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001318880, 4;
    %assign/vec4 v0000000001319fa0_0, 0;
    %load/vec4 v0000000001318560_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001318880, 4;
    %assign/vec4 v00000000013187e0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_00000000012da000;
T_200 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001317160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %load/vec4 v0000000001315e00_0;
    %load/vec4 v0000000001315900_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001315fe0, 0, 4;
T_200.0 ;
    %load/vec4 v0000000001315900_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001315fe0, 4;
    %assign/vec4 v0000000001315a40_0, 0;
    %load/vec4 v0000000001315860_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001315fe0, 4;
    %assign/vec4 v0000000001315ea0_0, 0;
    %jmp T_200;
    .thread T_200;
    .scope S_000000000130c190;
T_201 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001320b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000131fd90_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0000000001320330_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.2, 4;
    %load/vec4 v0000000001320970_0;
    %assign/vec4 v000000000131fd90_0, 0;
    %jmp T_201.3;
T_201.2 ;
    %load/vec4 v0000000001320330_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_201.4, 4;
    %load/vec4 v0000000001320a10_0;
    %pad/u 32;
    %assign/vec4 v000000000131fd90_0, 0;
T_201.4 ;
T_201.3 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_000000000130c190;
T_202 ;
    %wait E_0000000001222e40;
    %load/vec4 v0000000001320b50_0;
    %load/vec4 v0000000001321870_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321870_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v00000000013200b0_0;
    %load/vec4 v0000000001321870_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321870_0, 0;
T_202.2 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_000000000101a450;
T_203 ;
    %wait E_0000000001226cc0;
    %load/vec4 v00000000013217d0_0;
    %load/vec4 v0000000001321730_0;
    %replicate 32;
    %and;
    %load/vec4 v0000000001321910_0;
    %load/vec4 v000000000131fbb0_0;
    %replicate 32;
    %and;
    %or;
    %load/vec4 v00000000013219b0_0;
    %load/vec4 v0000000001320790_0;
    %replicate 32;
    %and;
    %or;
    %load/vec4 v0000000001321af0_0;
    %load/vec4 v0000000001321a50_0;
    %replicate 32;
    %and;
    %or;
    %store/vec4 v0000000001321690_0, 0, 32;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_00000000012db770;
T_204 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001322bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001323170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001323350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013230d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001322810_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v00000000013226d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.2, 8;
    %load/vec4 v0000000001323030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_204.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_204.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_204.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_204.7, 6;
    %jmp T_204.8;
T_204.4 ;
    %load/vec4 v0000000001324930_0;
    %assign/vec4 v0000000001323170_0, 0;
    %jmp T_204.8;
T_204.5 ;
    %load/vec4 v0000000001324930_0;
    %assign/vec4 v0000000001323350_0, 0;
    %jmp T_204.8;
T_204.6 ;
    %load/vec4 v0000000001324930_0;
    %assign/vec4 v00000000013230d0_0, 0;
    %jmp T_204.8;
T_204.7 ;
    %load/vec4 v0000000001324930_0;
    %assign/vec4 v0000000001322810_0, 0;
    %jmp T_204.8;
T_204.8 ;
    %pop/vec4 1;
T_204.2 ;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_00000000012db770;
T_205 ;
    %wait E_0000000001187aa0;
    %load/vec4 v0000000001323030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %jmp T_205.4;
T_205.0 ;
    %load/vec4 v0000000001323710_0;
    %store/vec4 v00000000013235d0_0, 0, 32;
    %jmp T_205.4;
T_205.1 ;
    %load/vec4 v0000000001322a90_0;
    %store/vec4 v00000000013235d0_0, 0, 32;
    %jmp T_205.4;
T_205.2 ;
    %load/vec4 v0000000001322310_0;
    %store/vec4 v00000000013235d0_0, 0, 32;
    %jmp T_205.4;
T_205.3 ;
    %load/vec4 v0000000001322630_0;
    %store/vec4 v00000000013235d0_0, 0, 32;
    %jmp T_205.4;
T_205.4 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_00000000012dd9b0;
T_206 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001326f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001325330_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0000000001325330_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001324b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001325330_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_00000000012dcba0;
T_207 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %load/vec4 v0000000001326230_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001325830_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v00000000013250b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.2, 8;
    %load/vec4 v0000000001325830_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001325830_0, 0;
T_207.2 ;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_00000000012dcba0;
T_208 ;
    %wait E_00000000011897a0;
    %load/vec4 v0000000001325830_0;
    %load/vec4 v0000000001324bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001324cf0_0;
    %and;
    %store/vec4 v0000000001326230_0, 0, 1;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_00000000012dcba0;
T_209 ;
    %wait E_0000000001188660;
    %load/vec4 v0000000001324cf0_0;
    %store/vec4 v00000000013250b0_0, 0, 1;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_00000000012dcba0;
T_210 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %load/vec4 v00000000013269b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013260f0_0, 0;
    %jmp T_210.1;
T_210.0 ;
    %load/vec4 v00000000013256f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.2, 8;
    %load/vec4 v00000000013260f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000013260f0_0, 0;
T_210.2 ;
T_210.1 ;
    %jmp T_210;
    .thread T_210;
    .scope S_00000000012dcba0;
T_211 ;
    %wait E_0000000001188a60;
    %load/vec4 v00000000013260f0_0;
    %load/vec4 v0000000001326ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000013256f0_0;
    %and;
    %store/vec4 v00000000013269b0_0, 0, 1;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_00000000012dcba0;
T_212 ;
    %wait E_00000000011887e0;
    %load/vec4 v0000000001326230_0;
    %store/vec4 v00000000013256f0_0, 0, 1;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_00000000012dcba0;
T_213 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %load/vec4 v00000000013265f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001326af0_0, 0;
    %jmp T_213.1;
T_213.0 ;
    %load/vec4 v00000000013264b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.2, 8;
    %load/vec4 v0000000001326af0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001326af0_0, 0;
T_213.2 ;
T_213.1 ;
    %jmp T_213;
    .thread T_213;
    .scope S_00000000012dcba0;
T_214 ;
    %wait E_0000000001189520;
    %load/vec4 v0000000001326af0_0;
    %load/vec4 v0000000001326550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000013264b0_0;
    %and;
    %store/vec4 v00000000013265f0_0, 0, 1;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_00000000012dcba0;
T_215 ;
    %wait E_0000000001189460;
    %load/vec4 v00000000013269b0_0;
    %store/vec4 v00000000013264b0_0, 0, 1;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_00000000012dcba0;
T_216 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %load/vec4 v0000000001326b90_0;
    %or;
    %load/vec4 v0000000001324d90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %load/vec4 v0000000001326870_0;
    %assign/vec4 v0000000001327270_0, 0;
    %jmp T_216.1;
T_216.0 ;
    %load/vec4 v0000000001325510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.2, 8;
    %load/vec4 v0000000001327270_0;
    %load/vec4 v0000000001326870_0;
    %add;
    %assign/vec4 v0000000001327270_0, 0;
T_216.2 ;
T_216.1 ;
    %jmp T_216;
    .thread T_216;
    .scope S_00000000012dcba0;
T_217 ;
    %wait E_0000000001189460;
    %load/vec4 v00000000013269b0_0;
    %store/vec4 v0000000001326b90_0, 0, 1;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_00000000012dcba0;
T_218 ;
    %wait E_00000000011887e0;
    %load/vec4 v0000000001326230_0;
    %store/vec4 v0000000001325510_0, 0, 1;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_00000000012dcba0;
T_219 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %load/vec4 v0000000001326b90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_219.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000001324ed0_0, 0;
    %jmp T_219.1;
T_219.0 ;
    %load/vec4 v0000000001325c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_219.2, 8;
    %load/vec4 v0000000001327270_0;
    %assign/vec4 v0000000001324ed0_0, 0;
    %jmp T_219.3;
T_219.2 ;
    %load/vec4 v0000000001325ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_219.4, 8;
    %load/vec4 v0000000001324ed0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000001324ed0_0, 0;
T_219.4 ;
T_219.3 ;
T_219.1 ;
    %jmp T_219;
    .thread T_219;
    .scope S_00000000012dcba0;
T_220 ;
    %wait E_00000000011887e0;
    %load/vec4 v0000000001326230_0;
    %store/vec4 v0000000001325c90_0, 0, 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_00000000012dcba0;
T_221 ;
    %wait E_0000000001188660;
    %load/vec4 v0000000001324cf0_0;
    %store/vec4 v0000000001325ab0_0, 0, 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_00000000012dcba0;
T_222 ;
    %wait E_00000000011884a0;
    %load/vec4 v0000000001325dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %load/vec4 v0000000001326af0_0;
    %load/vec4 v0000000001325830_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001326af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001325830_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0000000001326410_0, 0, 6;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_00000000012dcba0;
T_223 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001326e10_0, 0;
    %jmp T_223.1;
T_223.0 ;
    %load/vec4 v0000000001324cf0_0;
    %assign/vec4 v0000000001326e10_0, 0;
T_223.1 ;
    %jmp T_223;
    .thread T_223;
    .scope S_00000000012dcba0;
T_224 ;
    %wait E_0000000001187c60;
    %load/vec4 v0000000001324cf0_0;
    %load/vec4 v0000000001326e10_0;
    %inv;
    %and;
    %store/vec4 v0000000001324d90_0, 0, 1;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_00000000012dcba0;
T_225 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %load/vec4 v0000000001326a50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000001325e70_0, 0;
    %jmp T_225.1;
T_225.0 ;
    %load/vec4 v0000000001325790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.2, 8;
    %load/vec4 v0000000001325e70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000001325e70_0, 0;
T_225.2 ;
T_225.1 ;
    %jmp T_225;
    .thread T_225;
    .scope S_00000000012dcba0;
T_226 ;
    %wait E_0000000001188460;
    %load/vec4 v0000000001325e70_0;
    %load/vec4 v0000000001324c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001325790_0;
    %and;
    %store/vec4 v0000000001326a50_0, 0, 1;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_00000000012dcba0;
T_227 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001325010_0, 0;
    %jmp T_227.1;
T_227.0 ;
    %load/vec4 v00000000013253d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001325010_0, 0;
T_227.2 ;
T_227.1 ;
    %jmp T_227;
    .thread T_227;
    .scope S_00000000012dd050;
T_228 ;
    %wait E_0000000001189c60;
    %load/vec4 v00000000013251f0_0;
    %pad/s 16;
    %load/vec4 v0000000001325290_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0000000001325650_0, 0, 16;
    %jmp T_228;
    .thread T_228, $push;
    .scope S_00000000012dcd30;
T_229 ;
    %wait E_000000000118a4e0;
    %load/vec4 v00000000013258d0_0;
    %pad/s 16;
    %load/vec4 v0000000001326050_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0000000001325970_0, 0, 16;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_00000000012dcec0;
T_230 ;
    %wait E_0000000001189ce0;
    %load/vec4 v00000000013267d0_0;
    %pad/s 16;
    %load/vec4 v0000000001325a10_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0000000001325b50_0, 0, 16;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_00000000012dd370;
T_231 ;
    %wait E_0000000001189e60;
    %load/vec4 v00000000013291b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_231.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_231.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_231.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_231.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_231.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_231.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_231.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_231.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_231.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_231.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_231.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_231.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_231.12, 6;
    %jmp T_231.13;
T_231.0 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.1 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.2 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.3 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.4 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.5 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.6 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.7 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.8 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.9 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.10 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.11 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.12 ;
    %load/vec4 v00000000013274f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000000001328530_0, 0, 8;
    %jmp T_231.13;
T_231.13 ;
    %pop/vec4 1;
    %jmp T_231;
    .thread T_231, $push;
    .scope S_00000000012dc880;
T_232 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013255b0_0, 0;
    %jmp T_232.1;
T_232.0 ;
    %load/vec4 v0000000001327130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.2, 8;
    %load/vec4 v0000000001324e30_0;
    %assign/vec4 v00000000013255b0_0, 0;
T_232.2 ;
T_232.1 ;
    %jmp T_232;
    .thread T_232;
    .scope S_00000000012dc880;
T_233 ;
    %wait E_0000000001189160;
    %load/vec4 v0000000001324e30_0;
    %load/vec4 v00000000013255b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_233.0, 8;
    %load/vec4 v00000000013255b0_0;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0000000001324e30_0;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %assign/vec4 v0000000001325150_0, 0;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_00000000012dc880;
T_234 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325fb0_0;
    %load/vec4 v0000000001326690_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001325bf0_0, 0;
    %jmp T_234.1;
T_234.0 ;
    %load/vec4 v0000000001327130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.2, 8;
    %load/vec4 v0000000001325bf0_0;
    %inv;
    %assign/vec4 v0000000001325bf0_0, 0;
T_234.2 ;
T_234.1 ;
    %jmp T_234;
    .thread T_234;
    .scope S_00000000012dc880;
T_235 ;
    %wait E_0000000001189120;
    %load/vec4 v0000000001325bf0_0;
    %load/vec4 v0000000001327130_0;
    %and;
    %assign/vec4 v0000000001326d70_0, 0;
    %jmp T_235;
    .thread T_235, $push;
    .scope S_00000000012dc880;
T_236 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001326cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001326730_0, 0;
    %jmp T_236.1;
T_236.0 ;
    %load/vec4 v0000000001326690_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.2, 8;
    %load/vec4 v0000000001325150_0;
    %jmp/1 T_236.3, 8;
T_236.2 ; End of true expr.
    %load/vec4 v0000000001324e30_0;
    %jmp/0 T_236.3, 8;
 ; End of false expr.
    %blend;
T_236.3;
    %assign/vec4 v0000000001326cd0_0, 0;
    %load/vec4 v0000000001326690_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.4, 8;
    %load/vec4 v0000000001326d70_0;
    %jmp/1 T_236.5, 8;
T_236.4 ; End of true expr.
    %load/vec4 v0000000001327130_0;
    %jmp/0 T_236.5, 8;
 ; End of false expr.
    %blend;
T_236.5;
    %assign/vec4 v0000000001326730_0, 0;
T_236.1 ;
    %jmp T_236;
    .thread T_236;
    .scope S_00000000012dd690;
T_237 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001329430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001328df0_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v0000000001328df0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000000001328a30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001328df0_0, 0;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_00000000012dc560;
T_238 ;
    %wait E_0000000001187b20;
    %load/vec4 v00000000013288f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001328710_0, 0;
    %jmp T_238.1;
T_238.0 ;
    %load/vec4 v0000000001328710_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000001327630_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001328710_0, 0;
T_238.1 ;
    %jmp T_238;
    .thread T_238;
    .scope S_00000000012dd1e0;
T_239 ;
    %wait E_0000000001187b20;
    %load/vec4 v00000000013294d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001326910_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v0000000001326910_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001327590_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001326910_0, 0;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_00000000012dd500;
T_240 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001329750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001328850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000013280d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001327450_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %load/vec4 v00000000013292f0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0000000001329a70_0;
    %and;
    %assign/vec4 v0000000001328850_0, 0;
    %load/vec4 v00000000013292f0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0000000001328e90_0;
    %and;
    %assign/vec4 v00000000013280d0_0, 0;
    %load/vec4 v00000000013292f0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0000000001327ef0_0;
    %and;
    %assign/vec4 v0000000001327450_0, 0;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_00000000012dd500;
T_241 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001329750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000000001327db0_0, 0;
    %jmp T_241.1;
T_241.0 ;
    %load/vec4 v00000000013299d0_0;
    %load/vec4 v0000000001328850_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001328850_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v00000000013280d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000013280d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000000001327450_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001327450_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000000001327db0_0, 0;
T_241.1 ;
    %jmp T_241;
    .thread T_241;
    .scope S_00000000012dd500;
T_242 ;
    %wait E_00000000011889a0;
    %load/vec4 v0000000001327d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0000000001327db0_0;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v00000000013299d0_0, 0, 21;
    %jmp T_242;
    .thread T_242, $push;
    .scope S_00000000012dd500;
T_243 ;
    %wait E_0000000001189620;
    %load/vec4 v0000000001327db0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v00000000013296b0_0, 0, 20;
    %jmp T_243;
    .thread T_243, $push;
    .scope S_00000000012dd500;
T_244 ;
    %wait E_0000000001189620;
    %load/vec4 v0000000001327db0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000000001327db0_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v0000000001329250_0, 0, 1;
    %jmp T_244;
    .thread T_244, $push;
    .scope S_00000000012dd500;
T_245 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001329750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001329250_0, 0;
    %jmp T_245.1;
T_245.0 ;
    %load/vec4 v0000000001327db0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000000001327db0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0000000001328170_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001329250_0, 0;
T_245.2 ;
T_245.1 ;
    %jmp T_245;
    .thread T_245;
    .scope S_00000000012dd500;
T_246 ;
    %wait E_00000000011895e0;
    %load/vec4 v0000000001327bd0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000001328170_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0000000001327d10_0, 0, 1;
    %jmp T_246;
    .thread T_246, $push;
    .scope S_00000000012de310;
T_247 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001324110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %load/vec4 v0000000001323cb0_0;
    %load/vec4 v0000000001323fd0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001324070, 0, 4;
T_247.0 ;
    %load/vec4 v0000000001323fd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001324070, 4;
    %assign/vec4 v0000000001323df0_0, 0;
    %load/vec4 v0000000001322590_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001324070, 4;
    %assign/vec4 v0000000001323f30_0, 0;
    %jmp T_247;
    .thread T_247;
    .scope S_00000000012ddb40;
T_248 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001325f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %load/vec4 v0000000001324f70_0;
    %load/vec4 v0000000001324570_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001326190, 0, 4;
T_248.0 ;
    %load/vec4 v0000000001324570_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001326190, 4;
    %assign/vec4 v0000000001327090_0, 0;
    %load/vec4 v00000000013244d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001326190, 4;
    %assign/vec4 v00000000013271d0_0, 0;
    %jmp T_248;
    .thread T_248;
    .scope S_00000000012dde60;
T_249 ;
    %wait E_0000000001187b20;
    %load/vec4 v0000000001329cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.0, 8;
    %load/vec4 v000000000132c270_0;
    %load/vec4 v000000000132a0b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000132beb0, 0, 4;
T_249.0 ;
    %load/vec4 v000000000132a0b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000132beb0, 4;
    %assign/vec4 v000000000132b7d0_0, 0;
    %load/vec4 v000000000132a290_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000132beb0, 4;
    %assign/vec4 v000000000132a6f0_0, 0;
    %jmp T_249;
    .thread T_249;
    .scope S_00000000012da320;
T_250 ;
    %wait E_0000000001187b20;
    %load/vec4 v000000000132afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000132be10_0, 0;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v000000000132c450_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_250.2, 4;
    %load/vec4 v000000000132ae70_0;
    %assign/vec4 v000000000132be10_0, 0;
    %jmp T_250.3;
T_250.2 ;
    %load/vec4 v000000000132c450_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_250.4, 4;
    %load/vec4 v000000000132bc30_0;
    %pad/u 32;
    %assign/vec4 v000000000132be10_0, 0;
T_250.4 ;
T_250.3 ;
T_250.1 ;
    %jmp T_250;
    .thread T_250;
    .scope S_00000000012da320;
T_251 ;
    %wait E_0000000001187b20;
    %load/vec4 v000000000132afb0_0;
    %load/vec4 v000000000132abf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000132abf0_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v000000000132d030_0;
    %load/vec4 v000000000132abf0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000132abf0_0, 0;
T_251.2 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_000000000101a5e0;
T_252 ;
    %wait E_0000000001225a00;
    %load/vec4 v000000000132c6d0_0;
    %store/vec4 v000000000131f610_0, 0, 1;
    %jmp T_252;
    .thread T_252, $push;
    .scope S_000000000101a5e0;
T_253 ;
    %wait E_0000000001224640;
    %load/vec4 v000000000131d8b0_0;
    %store/vec4 v000000000131f6b0_0, 0, 1;
    %jmp T_253;
    .thread T_253, $push;
    .scope S_000000000101a5e0;
T_254 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000132c6d0_0, 0, 1;
T_254.0 ;
    %delay 5, 0;
    %load/vec4 v000000000132c6d0_0;
    %inv;
    %store/vec4 v000000000132c6d0_0, 0, 1;
    %jmp T_254.0;
    %end;
    .thread T_254;
    .scope S_000000000101a5e0;
T_255 ;
    %vpi_call 14 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 14 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000101a5e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131f610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131fa70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000131ead0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000131ecb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000131e170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131d8b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_255.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_255.1, 5;
    %jmp/1 T_255.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001188420;
    %jmp T_255.0;
T_255.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000131d8b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_255.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_255.3, 5;
    %jmp/1 T_255.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001188420;
    %jmp T_255.2;
T_255.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000131d8b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_255.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_255.5, 5;
    %jmp/1 T_255.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001188420;
    %jmp T_255.4;
T_255.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cb30_0, 0, 32;
    %fork TD_tb_ren_conv_top.run_test, S_00000000012dd820;
    %join;
    %fork TD_tb_ren_conv_top.load_data, S_00000000012db450;
    %join;
    %fork TD_tb_ren_conv_top.write_image, S_00000000012dc6f0;
    %join;
    %fork TD_tb_ren_conv_top.write_kernel, S_000000000133cfc0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000131ed50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_255.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_255.7, 5;
    %jmp/1 T_255.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000000000131ed50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000131ed50_0, 0, 32;
    %vpi_call 14 126 "$display", "-------- iteration %0d ----------", v000000000131ed50_0 {0 0 0};
    %fork TD_tb_ren_conv_top.calculate_results, S_00000000012daaf0;
    %join;
    %load/vec4 v000000000131e990_0;
    %subi 1, 0, 3;
    %store/vec4 v00000000013241b0_0, 0, 3;
    %load/vec4 v000000000132ce50_0;
    %subi 1, 0, 8;
    %store/vec4 v00000000013223b0_0, 0, 8;
    %load/vec4 v000000000131f070_0;
    %subi 1, 0, 3;
    %store/vec4 v0000000001322c70_0, 0, 3;
    %load/vec4 v000000000131def0_0;
    %store/vec4 v00000000013238f0_0, 0, 8;
    %load/vec4 v000000000131f1b0_0;
    %store/vec4 v0000000001323c10_0, 0, 1;
    %load/vec4 v000000000131d950_0;
    %subi 1, 0, 8;
    %store/vec4 v00000000013224f0_0, 0, 8;
    %load/vec4 v000000000131f930_0;
    %store/vec4 v0000000001324610_0, 0, 4;
    %load/vec4 v000000000132c810_0;
    %store/vec4 v00000000013249d0_0, 0, 1;
    %load/vec4 v000000000131d3b0_0;
    %store/vec4 v0000000001322ef0_0, 0, 3;
    %fork TD_tb_ren_conv_top.config_hw, S_00000000012db900;
    %join;
    %fork TD_tb_ren_conv_top.poll_done, S_00000000012db130;
    %join;
    %pushi/vec4 10, 0, 32;
T_255.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_255.9, 5;
    %jmp/1 T_255.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001188420;
    %jmp T_255.8;
T_255.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top.readback_results, S_00000000012db2c0;
    %join;
    %pushi/vec4 10, 0, 32;
T_255.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_255.11, 5;
    %jmp/1 T_255.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001188420;
    %jmp T_255.10;
T_255.11 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top.compare_results, S_00000000012dac80;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132cdb0_0, 0, 32;
T_255.12 ;
    %load/vec4 v000000000132cdb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_255.13, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000000000132cdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131dd10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000000000132cdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131dbd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000132cdb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000132cdb0_0, 0, 32;
    %jmp T_255.12;
T_255.13 ;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v000000000132cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000132c8b0_0, 0, 32;
    %fork TD_tb_ren_conv_top.wb_write, S_00000000012ddff0;
    %join;
    %jmp T_255.6;
T_255.7 ;
    %pop/vec4 1;
    %vpi_call 14 146 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 14 148 "$finish" {0 0 0};
    %end;
    .thread T_255;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "..\rtl\ren_conv_top_wrapper.v";
    "..\rtl\ren_conv_top.v";
    "..\rtl\regs.v";
    "..\rtl\ctrl_status_regs_4.v";
    "..\rtl\dffram.v";
    "..\rtl\ren_conv.v";
    "..\rtl\agu.v";
    "..\rtl\serial_shift.v";
    "..\rtl\datapath.v";
    "..\rtl\max_pool.v";
    "..\rtl\mult.v";
    "..\rtl\shifter.v";
    "tb_ren_conv_top.v";
