$date
	Wed Apr 22 10:46:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! Z $end
$var wire 2 " Q [1:0] $end
$var reg 1 # CLK $end
$var reg 2 $ X [1:0] $end
$scope module moore1 $end
$var wire 2 % X [1:0] $end
$var wire 1 # clk $end
$var reg 2 & Q [1:0] $end
$var reg 1 ! Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
b0 $
0#
bx "
x!
$end
#1
0!
b0 "
b0 &
1#
#2
0#
b10 $
b10 %
#3
1#
b11 $
b11 %
#4
0#
b1 $
b1 %
#5
1!
b1 "
b1 &
1#
#6
0#
b10 $
b10 %
#7
0!
b11 "
b11 &
1#
#8
0#
b0 $
b0 %
#9
1#
b1 $
b1 %
#10
0#
b11 $
b11 %
#11
b0 "
b0 &
1#
#12
0#
b0 $
b0 %
#13
1#
#14
0#
b10 $
b10 %
#15
1#
b11 $
b11 %
#16
0#
b1 $
b1 %
#17
1!
b1 "
b1 &
1#
