--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml vgacontroller.twx vgacontroller.ncd -o vgacontroller.twr
vgacontroller.pcf -ucf VGAout.ucf

Design file:              vgacontroller.ncd
Physical constraint file: vgacontroller.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.718ns.
--------------------------------------------------------------------------------

Paths for end point slowedclock/clocktimer_0 (SLICE_X16Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowedclock/clocktimer_1 (FF)
  Destination:          slowedclock/clocktimer_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowedclock/clk rising at 0.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowedclock/clocktimer_1 to slowedclock/clocktimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.535   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_1
    SLICE_X16Y31.A1      net (fanout=2)        0.563   slowedclock/clocktimer<1>
    SLICE_X16Y31.A       Tilo                  0.235   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer[1]_PWR_2_o_equal_2_o<1>1
    SLICE_X16Y31.SR      net (fanout=1)        0.921   slowedclock/clocktimer[1]_PWR_2_o_equal_2_o
    SLICE_X16Y31.CLK     Tsrck                 0.429   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.199ns logic, 1.484ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowedclock/clocktimer_0 (FF)
  Destination:          slowedclock/clocktimer_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowedclock/clk rising at 0.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowedclock/clocktimer_0 to slowedclock/clocktimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.476   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    SLICE_X16Y31.A2      net (fanout=3)        0.513   slowedclock/clocktimer<0>
    SLICE_X16Y31.A       Tilo                  0.235   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer[1]_PWR_2_o_equal_2_o<1>1
    SLICE_X16Y31.SR      net (fanout=1)        0.921   slowedclock/clocktimer[1]_PWR_2_o_equal_2_o
    SLICE_X16Y31.CLK     Tsrck                 0.429   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (1.140ns logic, 1.434ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point slowedclock/clocktimer_1 (SLICE_X16Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowedclock/clocktimer_1 (FF)
  Destination:          slowedclock/clocktimer_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowedclock/clk rising at 0.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowedclock/clocktimer_1 to slowedclock/clocktimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.535   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_1
    SLICE_X16Y31.A1      net (fanout=2)        0.563   slowedclock/clocktimer<1>
    SLICE_X16Y31.A       Tilo                  0.235   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer[1]_PWR_2_o_equal_2_o<1>1
    SLICE_X16Y31.SR      net (fanout=1)        0.921   slowedclock/clocktimer[1]_PWR_2_o_equal_2_o
    SLICE_X16Y31.CLK     Tsrck                 0.383   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (1.153ns logic, 1.484ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowedclock/clocktimer_0 (FF)
  Destination:          slowedclock/clocktimer_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowedclock/clk rising at 0.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowedclock/clocktimer_0 to slowedclock/clocktimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.476   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    SLICE_X16Y31.A2      net (fanout=3)        0.513   slowedclock/clocktimer<0>
    SLICE_X16Y31.A       Tilo                  0.235   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer[1]_PWR_2_o_equal_2_o<1>1
    SLICE_X16Y31.SR      net (fanout=1)        0.921   slowedclock/clocktimer[1]_PWR_2_o_equal_2_o
    SLICE_X16Y31.CLK     Tsrck                 0.383   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.094ns logic, 1.434ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point slowedclock/clk25Mhz (SLICE_X17Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowedclock/clocktimer_1 (FF)
  Destination:          slowedclock/clk25Mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         slowedclock/clk rising at 0.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowedclock/clocktimer_1 to slowedclock/clk25Mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.535   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_1
    SLICE_X16Y31.C1      net (fanout=2)        0.752   slowedclock/clocktimer<1>
    SLICE_X16Y31.C       Tilo                  0.235   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer<1>_inv1_INV_0
    SLICE_X17Y31.SR      net (fanout=1)        0.578   slowedclock/clocktimer<1>_inv
    SLICE_X17Y31.CLK     Tsrck                 0.410   slowedclock/clk25Mhz
                                                       slowedclock/clk25Mhz
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.180ns logic, 1.330ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slowedclock/clk25Mhz (SLICE_X17Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowedclock/clocktimer_0 (FF)
  Destination:          slowedclock/clk25Mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         slowedclock/clk rising at 10.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowedclock/clocktimer_0 to slowedclock/clk25Mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.200   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    SLICE_X17Y31.AX      net (fanout=3)        0.200   slowedclock/clocktimer<0>
    SLICE_X17Y31.CLK     Tckdi       (-Th)    -0.059   slowedclock/clk25Mhz
                                                       slowedclock/clk25Mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.259ns logic, 0.200ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point slowedclock/clocktimer_0 (SLICE_X16Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowedclock/clocktimer_0 (FF)
  Destination:          slowedclock/clocktimer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowedclock/clk rising at 10.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowedclock/clocktimer_0 to slowedclock/clocktimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.200   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    SLICE_X16Y31.B5      net (fanout=3)        0.084   slowedclock/clocktimer<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.190   slowedclock/clocktimer<0>
                                                       slowedclock/Mcount_clocktimer_xor<0>11_INV_0
                                                       slowedclock/clocktimer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.390ns logic, 0.084ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point slowedclock/clocktimer_1 (SLICE_X16Y31.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowedclock/clocktimer_0 (FF)
  Destination:          slowedclock/clocktimer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowedclock/clk rising at 10.000ns
  Destination Clock:    slowedclock/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowedclock/clocktimer_0 to slowedclock/clocktimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.200   slowedclock/clocktimer<0>
                                                       slowedclock/clocktimer_0
    SLICE_X16Y31.A2      net (fanout=3)        0.253   slowedclock/clocktimer<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.121   slowedclock/clocktimer<0>
                                                       slowedclock/Mcount_clocktimer_xor<1>11
                                                       slowedclock/clocktimer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.321ns logic, 0.253ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: slowedclock/ibuf/I0
  Logical resource: slowedclock/ibuf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: slowedclock/bufwire
--------------------------------------------------------------------------------
Slack: 9.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: slowedclock/clocktimer<0>/SR
  Logical resource: slowedclock/clocktimer_1/SR
  Location pin: SLICE_X16Y31.SR
  Clock network: slowedclock/clocktimer[1]_PWR_2_o_equal_2_o
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slowedclock/clocktimer<0>/CLK
  Logical resource: slowedclock/clocktimer_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: slowedclock/clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock extclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
extclock       |    2.718|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:   2.718ns{1}   (Maximum frequency: 367.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 14 09:57:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



