// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_filter,hls_ip_2013_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.115000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=17,HLS_SYN_FF=1459,HLS_SYN_LUT=1339}" *)

module sobel_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inter_pix_data_V_dout,
        inter_pix_data_V_empty_n,
        inter_pix_data_V_read,
        inter_pix_strb_V_dout,
        inter_pix_strb_V_empty_n,
        inter_pix_strb_V_read,
        inter_pix_user_V_dout,
        inter_pix_user_V_empty_n,
        inter_pix_user_V_read,
        inter_pix_last_V_dout,
        inter_pix_last_V_empty_n,
        inter_pix_last_V_read,
        inter_pix_tdest_V_dout,
        inter_pix_tdest_V_empty_n,
        inter_pix_tdest_V_read,
        out_pix_data_V_din,
        out_pix_data_V_full_n,
        out_pix_data_V_write,
        out_pix_strb_V_din,
        out_pix_strb_V_full_n,
        out_pix_strb_V_write,
        out_pix_user_V_din,
        out_pix_user_V_full_n,
        out_pix_user_V_write,
        out_pix_last_V_din,
        out_pix_last_V_full_n,
        out_pix_last_V_write,
        out_pix_tdest_V_din,
        out_pix_tdest_V_full_n,
        out_pix_tdest_V_write,
        rows,
        cols,
        C_XR0C0,
        C_XR0C1,
        C_XR0C2,
        C_XR1C0,
        C_XR1C1,
        C_XR1C2,
        C_XR2C0,
        C_XR2C1,
        C_XR2C2,
        C_YR0C0,
        C_YR0C1,
        C_YR0C2,
        C_YR1C0,
        C_YR1C1,
        C_YR1C2,
        C_YR2C0,
        C_YR2C1,
        C_YR2C2,
        c_high_thesh,
        c_low_thresh,
        c_invert
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] inter_pix_data_V_dout;
input   inter_pix_data_V_empty_n;
output   inter_pix_data_V_read;
input  [1:0] inter_pix_strb_V_dout;
input   inter_pix_strb_V_empty_n;
output   inter_pix_strb_V_read;
input  [0:0] inter_pix_user_V_dout;
input   inter_pix_user_V_empty_n;
output   inter_pix_user_V_read;
input  [0:0] inter_pix_last_V_dout;
input   inter_pix_last_V_empty_n;
output   inter_pix_last_V_read;
input  [0:0] inter_pix_tdest_V_dout;
input   inter_pix_tdest_V_empty_n;
output   inter_pix_tdest_V_read;
output  [15:0] out_pix_data_V_din;
input   out_pix_data_V_full_n;
output   out_pix_data_V_write;
output  [1:0] out_pix_strb_V_din;
input   out_pix_strb_V_full_n;
output   out_pix_strb_V_write;
output  [0:0] out_pix_user_V_din;
input   out_pix_user_V_full_n;
output   out_pix_user_V_write;
output  [0:0] out_pix_last_V_din;
input   out_pix_last_V_full_n;
output   out_pix_last_V_write;
output  [0:0] out_pix_tdest_V_din;
input   out_pix_tdest_V_full_n;
output   out_pix_tdest_V_write;
input  [31:0] rows;
input  [31:0] cols;
input  [31:0] C_XR0C0;
input  [31:0] C_XR0C1;
input  [31:0] C_XR0C2;
input  [31:0] C_XR1C0;
input  [31:0] C_XR1C1;
input  [31:0] C_XR1C2;
input  [31:0] C_XR2C0;
input  [31:0] C_XR2C1;
input  [31:0] C_XR2C2;
input  [31:0] C_YR0C0;
input  [31:0] C_YR0C1;
input  [31:0] C_YR0C2;
input  [31:0] C_YR1C0;
input  [31:0] C_YR1C1;
input  [31:0] C_YR1C2;
input  [31:0] C_YR2C0;
input  [31:0] C_YR2C1;
input  [31:0] C_YR2C2;
input  [31:0] c_high_thesh;
input  [31:0] c_low_thresh;
input  [31:0] c_invert;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inter_pix_data_V_read;
reg inter_pix_strb_V_read;
reg inter_pix_user_V_read;
reg inter_pix_last_V_read;
reg inter_pix_tdest_V_read;
reg out_pix_data_V_write;
reg out_pix_strb_V_write;
reg out_pix_user_V_write;
reg out_pix_last_V_write;
reg out_pix_tdest_V_write;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [30:0] col_1_reg_567;
reg   [30:0] ap_reg_ppstg_col_1_reg_567_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] exitcond_reg_1561;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it1;
reg   [0:0] tmp_41_reg_1593;
reg   [0:0] ap_reg_ppstg_tmp_41_reg_1593_pp0_it1;
reg    ap_sig_bdd_114;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it15;
reg   [0:0] or_cond1_reg_1607;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it15;
reg    ap_sig_bdd_165;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg   [30:0] ap_reg_ppstg_col_1_reg_567_pp0_it2;
wire   [30:0] tmp_65_fu_597_p1;
reg   [30:0] tmp_65_reg_1393;
wire   [30:0] tmp_66_fu_607_p1;
reg   [30:0] tmp_66_reg_1398;
wire   [0:0] tmp4_fu_611_p2;
reg   [0:0] tmp4_reg_1403;
wire   [0:0] tmp7_fu_617_p2;
reg   [0:0] tmp7_reg_1408;
wire   [30:0] smax5_fu_623_p3;
reg   [30:0] smax5_reg_1423;
wire   [30:0] smax_fu_629_p3;
reg   [30:0] smax_reg_1428;
wire   [31:0] tmp_46_fu_635_p2;
reg   [31:0] tmp_46_reg_1433;
wire   [31:0] tmp_48_fu_640_p2;
reg   [31:0] tmp_48_reg_1438;
wire   [15:0] tmp_25_i_fu_713_p1;
reg   [15:0] tmp_25_i_reg_1443;
wire   [15:0] tmp_27_i_fu_717_p1;
reg   [15:0] tmp_27_i_reg_1448;
wire   [15:0] tmp_25_0_1_i_fu_721_p1;
reg   [15:0] tmp_25_0_1_i_reg_1453;
wire   [15:0] tmp_27_0_1_i_fu_725_p1;
reg   [15:0] tmp_27_0_1_i_reg_1458;
wire   [15:0] tmp_25_0_2_i_fu_729_p1;
reg   [15:0] tmp_25_0_2_i_reg_1463;
wire   [15:0] tmp_27_0_2_i_fu_733_p1;
reg   [15:0] tmp_27_0_2_i_reg_1468;
wire   [15:0] tmp_25_1_i_fu_737_p1;
reg   [15:0] tmp_25_1_i_reg_1473;
wire   [15:0] tmp_27_1_i_fu_741_p1;
reg   [15:0] tmp_27_1_i_reg_1478;
wire   [15:0] tmp_25_1_1_i_fu_745_p1;
reg   [15:0] tmp_25_1_1_i_reg_1483;
wire   [15:0] tmp_27_1_1_i_fu_749_p1;
reg   [15:0] tmp_27_1_1_i_reg_1488;
wire   [15:0] tmp_25_1_2_i_fu_753_p1;
reg   [15:0] tmp_25_1_2_i_reg_1493;
wire   [15:0] tmp_27_1_2_i_fu_757_p1;
reg   [15:0] tmp_27_1_2_i_reg_1498;
wire   [15:0] tmp_25_2_i_fu_761_p1;
reg   [15:0] tmp_25_2_i_reg_1503;
wire   [15:0] tmp_27_2_i_fu_765_p1;
reg   [15:0] tmp_27_2_i_reg_1508;
wire   [15:0] tmp_25_2_1_i_fu_769_p1;
reg   [15:0] tmp_25_2_1_i_reg_1513;
wire   [15:0] tmp_27_2_1_i_fu_773_p1;
reg   [15:0] tmp_27_2_1_i_reg_1518;
wire   [15:0] tmp_25_2_2_i_fu_777_p1;
reg   [15:0] tmp_25_2_2_i_reg_1523;
wire   [0:0] tmp_22_i_fu_781_p2;
reg   [0:0] tmp_22_i_reg_1528;
wire   [30:0] row_1_fu_796_p2;
reg   [30:0] row_1_reg_1536;
wire   [0:0] icmp_fu_812_p2;
reg   [0:0] icmp_reg_1541;
wire   [0:0] exitcond4_fu_791_p2;
wire   [0:0] tmp_31_fu_818_p2;
reg   [0:0] tmp_31_reg_1546;
wire   [0:0] tmp_38_fu_824_p2;
reg   [0:0] tmp_38_reg_1551;
wire   [0:0] tmp_47_fu_829_p2;
reg   [0:0] tmp_47_reg_1556;
wire   [0:0] exitcond_fu_838_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1561_pp0_it14;
wire   [30:0] col_fu_843_p2;
reg   [30:0] col_reg_1565;
wire   [0:0] tmp_34_fu_849_p2;
reg   [0:0] tmp_34_reg_1570;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1570_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1570_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1570_pp0_it3;
wire   [63:0] tmp_37_fu_854_p1;
reg   [63:0] tmp_37_reg_1577;
reg   [63:0] ap_reg_ppstg_tmp_37_reg_1577_pp0_it1;
reg   [10:0] buff_A_M_1_addr_reg_1582;
reg   [10:0] ap_reg_ppstg_buff_A_M_1_addr_reg_1582_pp0_it1;
wire   [0:0] tmp_41_fu_860_p2;
wire   [0:0] or_cond_fu_881_p2;
reg   [0:0] or_cond_reg_1597;
wire   [0:0] tmp_51_fu_886_p2;
reg   [0:0] tmp_51_reg_1602;
wire   [0:0] or_cond1_fu_897_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1607_pp0_it14;
wire   [0:0] output_pixel_last_V_fu_902_p2;
reg   [0:0] output_pixel_last_V_reg_1611;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it1;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it2;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it3;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it4;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it5;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it6;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it7;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it8;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it9;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it10;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it11;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it12;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it13;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it14;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it15;
wire   [7:0] buff_A_M_1_q0;
reg   [7:0] buff_A_M_1_load_reg_1616;
wire   [7:0] buff_A_M_0_q0;
reg   [7:0] return_value_6_reg_1621;
wire   [0:0] or_cond3_fu_911_p2;
reg   [0:0] or_cond3_reg_1627;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_1627_pp0_it15;
reg   [7:0] temp_load_reg_1631;
reg   [7:0] buff_C_M_2_2_load_1_reg_1636;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1636_pp0_it4;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1636_pp0_it5;
wire   [7:0] buff_C_M_2_2_3_fu_953_p3;
reg   [7:0] buff_C_M_2_2_3_reg_1646;
reg   [7:0] buff_C_M_2_2_load_reg_1651;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_reg_1651_pp0_it4;
reg   [7:0] buff_C_M_0_1_2_reg_1656;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_2_reg_1656_pp0_it5;
reg   [7:0] buff_C_M_1_1_2_reg_1662;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_2_reg_1662_pp0_it5;
wire   [7:0] buff_C_M_1_2_3_fu_974_p3;
reg   [7:0] buff_C_M_1_2_3_reg_1668;
wire   [7:0] buff_C_M_0_2_4_fu_980_p3;
reg   [7:0] buff_C_M_0_2_4_reg_1673;
wire   [15:0] tmp_24_i_fu_1011_p1;
wire   [15:0] tmp_24_0_2_i_fu_1025_p1;
wire   [15:0] tmp_24_1_2_i_fu_1038_p1;
wire   [15:0] tmp_24_2_i_fu_1051_p1;
wire   [15:0] tmp_24_0_1_i_fu_1076_p1;
wire   [15:0] tmp_24_1_i_fu_1089_p1;
wire   [15:0] tmp_24_1_1_i_fu_1103_p1;
wire   [15:0] tmp_24_2_1_i_fu_1116_p1;
wire   [15:0] grp_fu_990_p2;
reg   [15:0] tmp_26_2_2_i_reg_1731;
wire   [15:0] grp_fu_1015_p2;
reg   [15:0] x_weight_reg_1737;
wire   [15:0] grp_fu_1020_p2;
reg   [15:0] y_weight_reg_1742;
wire   [15:0] grp_fu_1041_p2;
reg   [15:0] tmp_26_1_2_i_reg_1747;
wire   [15:0] grp_fu_1046_p2;
reg   [15:0] tmp_28_1_2_i_reg_1752;
wire   [15:0] grp_fu_1055_p2;
reg   [15:0] tmp_26_2_i_reg_1757;
wire   [15:0] grp_fu_1060_p2;
reg   [15:0] tmp_28_2_i_reg_1762;
wire   [15:0] tmp8_fu_1133_p2;
reg   [15:0] tmp8_reg_1767;
wire   [15:0] tmp15_fu_1138_p2;
reg   [15:0] tmp15_reg_1772;
wire   [15:0] tmp_fu_1143_p2;
reg   [15:0] tmp_reg_1777;
wire   [15:0] tmp3_fu_1148_p2;
reg   [15:0] tmp3_reg_1782;
wire   [15:0] tmp6_fu_1153_p2;
reg   [15:0] tmp6_reg_1787;
wire   [15:0] tmp9_fu_1158_p2;
reg   [15:0] tmp9_reg_1792;
wire   [15:0] tmp11_fu_1163_p2;
reg   [15:0] tmp11_reg_1797;
wire   [15:0] tmp12_fu_1168_p2;
reg   [15:0] tmp12_reg_1802;
wire   [15:0] tmp14_fu_1173_p2;
reg   [15:0] tmp14_reg_1807;
wire   [15:0] tmp16_fu_1178_p2;
reg   [15:0] tmp16_reg_1812;
wire   [15:0] tmp5_fu_1183_p2;
reg   [15:0] tmp5_reg_1817;
wire   [15:0] tmp10_fu_1187_p2;
reg   [15:0] tmp10_reg_1822;
wire   [15:0] tmp13_fu_1191_p2;
reg   [15:0] tmp13_reg_1827;
wire   [15:0] tmp17_fu_1195_p2;
reg   [15:0] tmp17_reg_1832;
wire   [15:0] x_weight_1_fu_1199_p2;
reg   [15:0] x_weight_1_reg_1837;
wire   [15:0] y_weight_1_fu_1203_p2;
reg   [15:0] y_weight_1_reg_1843;
reg   [0:0] tmp_88_reg_1849;
reg   [0:0] tmp_89_reg_1854;
wire   [15:0] abs_i_fu_1228_p3;
reg   [15:0] abs_i_reg_1859;
wire   [15:0] abs9_i_fu_1239_p3;
reg   [15:0] abs9_i_reg_1864;
wire   [0:0] tmp_17_i_fu_1249_p2;
reg   [0:0] tmp_17_i_reg_1869;
wire   [7:0] edge_val_fu_1259_p2;
reg   [7:0] edge_val_reg_1874;
wire   [7:0] edge_val_1_fu_1265_p3;
reg   [7:0] edge_val_1_reg_1879;
reg   [7:0] ap_reg_ppstg_edge_val_1_reg_1879_pp0_it14;
wire   [0:0] tmp_20_i_fu_1275_p2;
reg   [0:0] tmp_20_i_reg_1884;
reg   [0:0] ap_reg_ppstg_tmp_20_i_reg_1884_pp0_it14;
wire   [0:0] tmp_21_i_fu_1280_p2;
reg   [0:0] tmp_21_i_reg_1891;
wire   [0:0] tmp_64_fu_1295_p2;
reg   [0:0] tmp_64_reg_1896;
wire   [7:0] pixel_Y_V_4_fu_1315_p3;
reg   [7:0] pixel_Y_V_4_reg_1901;
wire   [10:0] buff_A_M_0_address0;
reg    buff_A_M_0_ce0;
wire   [10:0] buff_A_M_0_address1;
reg    buff_A_M_0_ce1;
reg    buff_A_M_0_we1;
wire   [7:0] buff_A_M_0_d1;
wire   [10:0] buff_A_M_1_address0;
reg    buff_A_M_1_ce0;
wire   [10:0] buff_A_M_1_address1;
reg    buff_A_M_1_ce1;
reg    buff_A_M_1_we1;
wire   [7:0] buff_A_M_1_d1;
wire   [10:0] buff_A_M_2_address0;
reg    buff_A_M_2_ce0;
reg    buff_A_M_2_we0;
wire   [7:0] buff_A_M_2_d0;
wire   [10:0] buff_A_M_2_address1;
reg    buff_A_M_2_ce1;
wire   [7:0] buff_A_M_2_q1;
reg   [30:0] row_reg_556;
reg   [30:0] col_1_phi_fu_571_p4;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it16;
reg   [7:0] edge_Y_V_phi_fu_583_p4;
wire   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it1;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it2;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it3;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it4;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it5;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it6;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it7;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it8;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it9;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it10;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it11;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it12;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it13;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it14;
reg   [7:0] ap_reg_phiprechg_edge_Y_V_reg_579pp0_it15;
wire   [63:0] tmp_42_fu_920_p1;
wire   [63:0] tmp_43_fu_944_p1;
reg   [7:0] temp_fu_256;
reg   [15:0] input_pixel_data_V_fu_260;
reg   [7:0] buff_C_M_2_2_fu_264;
reg   [7:0] buff_C_M_0_1_fu_268;
reg   [7:0] buff_C_M_0_2_fu_272;
reg   [7:0] buff_C_M_2_1_fu_276;
reg   [7:0] buff_C_M_1_1_fu_280;
reg   [7:0] buff_C_M_1_2_fu_284;
wire   [31:0] tmp1_fu_591_p2;
wire   [31:0] tmp2_fu_601_p2;
wire   [7:0] tmp_67_fu_645_p1;
wire   [7:0] tmp_76_fu_681_p1;
wire   [7:0] tmp_68_fu_649_p1;
wire   [7:0] tmp_77_fu_685_p1;
wire   [7:0] tmp_69_fu_653_p1;
wire   [7:0] tmp_78_fu_689_p1;
wire   [7:0] tmp_70_fu_657_p1;
wire   [7:0] tmp_79_fu_693_p1;
wire   [7:0] tmp_71_fu_661_p1;
wire   [7:0] tmp_80_fu_697_p1;
wire   [7:0] tmp_72_fu_665_p1;
wire   [7:0] tmp_81_fu_701_p1;
wire   [7:0] tmp_73_fu_669_p1;
wire   [7:0] tmp_82_fu_705_p1;
wire   [7:0] tmp_74_fu_673_p1;
wire   [7:0] tmp_83_fu_709_p1;
wire   [7:0] tmp_75_fu_677_p1;
wire   [29:0] tmp_84_fu_802_p4;
wire   [31:0] row_cast_fu_787_p1;
wire   [31:0] col_assign_cast_fu_834_p1;
wire   [29:0] tmp_87_fu_865_p4;
wire   [0:0] icmp1_fu_875_p2;
wire   [0:0] tmp_52_fu_891_p2;
wire   [0:0] brmerge_fu_907_p2;
wire   [7:0] buff_C_M_2_2_1_fu_949_p1;
wire   [7:0] grp_fu_990_p0;
wire   [7:0] grp_fu_990_p1;
wire   [7:0] grp_fu_1015_p0;
wire   [7:0] grp_fu_1015_p1;
wire   [7:0] grp_fu_1020_p0;
wire   [7:0] grp_fu_1020_p1;
wire   [7:0] grp_fu_1028_p0;
wire   [7:0] grp_fu_1028_p1;
wire   [7:0] grp_fu_1033_p0;
wire   [7:0] grp_fu_1033_p1;
wire   [7:0] grp_fu_1041_p0;
wire   [7:0] grp_fu_1041_p1;
wire   [7:0] grp_fu_1046_p0;
wire   [7:0] grp_fu_1046_p1;
wire   [7:0] grp_fu_1055_p0;
wire   [7:0] grp_fu_1055_p1;
wire   [7:0] grp_fu_1060_p0;
wire   [7:0] grp_fu_1060_p1;
wire   [7:0] grp_fu_1079_p0;
wire   [7:0] grp_fu_1079_p1;
wire   [7:0] grp_fu_1084_p0;
wire   [7:0] grp_fu_1084_p1;
wire   [7:0] grp_fu_1093_p0;
wire   [7:0] grp_fu_1093_p1;
wire   [7:0] grp_fu_1098_p0;
wire   [7:0] grp_fu_1098_p1;
wire   [7:0] grp_fu_1106_p0;
wire   [7:0] grp_fu_1106_p1;
wire   [7:0] grp_fu_1111_p0;
wire   [7:0] grp_fu_1111_p1;
wire   [7:0] grp_fu_1119_p0;
wire   [7:0] grp_fu_1119_p1;
wire   [7:0] grp_fu_1124_p0;
wire   [7:0] grp_fu_1124_p1;
wire   [15:0] grp_fu_1028_p2;
wire   [15:0] grp_fu_1033_p2;
wire   [15:0] grp_fu_1119_p2;
wire   [15:0] grp_fu_1106_p2;
wire   [15:0] grp_fu_1079_p2;
wire   [15:0] grp_fu_1093_p2;
wire   [15:0] grp_fu_1124_p2;
wire   [15:0] grp_fu_1111_p2;
wire   [15:0] grp_fu_1084_p2;
wire   [15:0] grp_fu_1098_p2;
wire   [15:0] neg_i_fu_1223_p2;
wire   [15:0] neg7_i_fu_1234_p2;
wire   [15:0] edge_weight_fu_1245_p2;
wire   [7:0] tmp_90_fu_1255_p1;
wire   [31:0] tmp_19_i_fu_1271_p1;
wire   [0:0] sel_tmp_i_fu_1285_p2;
wire   [0:0] sel_tmp1_i_fu_1290_p2;
wire   [7:0] pixel_Y_V_3_fu_1303_p1;
wire   [7:0] pixel_Y_V_3_fu_1303_p3;
wire   [7:0] pixel_Y_V_fu_1309_p2;
reg    grp_fu_990_ce;
reg    grp_fu_1015_ce;
reg    grp_fu_1020_ce;
reg    grp_fu_1028_ce;
reg    grp_fu_1033_ce;
reg    grp_fu_1041_ce;
reg    grp_fu_1046_ce;
reg    grp_fu_1055_ce;
reg    grp_fu_1060_ce;
reg    grp_fu_1079_ce;
reg    grp_fu_1084_ce;
reg    grp_fu_1093_ce;
reg    grp_fu_1098_ce;
reg    grp_fu_1106_ce;
reg    grp_fu_1111_ce;
reg    grp_fu_1119_ce;
reg    grp_fu_1124_ce;
reg   [1:0] ap_NS_fsm;
wire   [15:0] grp_fu_990_p10;
reg    ap_sig_bdd_657;
reg    ap_sig_bdd_342;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_st3_fsm_2 = 2'b10;
parameter    ap_ST_pp0_stg0_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv30_1 = 30'b1;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FF = 16'b11111111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_0_address0 ),
    .ce0( buff_A_M_0_ce0 ),
    .q0( buff_A_M_0_q0 ),
    .address1( buff_A_M_0_address1 ),
    .ce1( buff_A_M_0_ce1 ),
    .we1( buff_A_M_0_we1 ),
    .d1( buff_A_M_0_d1 )
);

sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_1_address0 ),
    .ce0( buff_A_M_1_ce0 ),
    .q0( buff_A_M_1_q0 ),
    .address1( buff_A_M_1_address1 ),
    .ce1( buff_A_M_1_ce1 ),
    .we1( buff_A_M_1_we1 ),
    .d1( buff_A_M_1_d1 )
);

sobel_filter_buff_A_M_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_2_address0 ),
    .ce0( buff_A_M_2_ce0 ),
    .we0( buff_A_M_2_we0 ),
    .d0( buff_A_M_2_d0 ),
    .address1( buff_A_M_2_address1 ),
    .ce1( buff_A_M_2_ce1 ),
    .q1( buff_A_M_2_q1 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_990_p0 ),
    .din1( grp_fu_990_p1 ),
    .ce( grp_fu_990_ce ),
    .dout( grp_fu_990_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 2 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1015_p0 ),
    .din1( grp_fu_1015_p1 ),
    .ce( grp_fu_1015_ce ),
    .dout( grp_fu_1015_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 3 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1020_p0 ),
    .din1( grp_fu_1020_p1 ),
    .ce( grp_fu_1020_ce ),
    .dout( grp_fu_1020_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 4 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1028_p0 ),
    .din1( grp_fu_1028_p1 ),
    .ce( grp_fu_1028_ce ),
    .dout( grp_fu_1028_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 5 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1033_p0 ),
    .din1( grp_fu_1033_p1 ),
    .ce( grp_fu_1033_ce ),
    .dout( grp_fu_1033_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 6 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1041_p0 ),
    .din1( grp_fu_1041_p1 ),
    .ce( grp_fu_1041_ce ),
    .dout( grp_fu_1041_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 7 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1046_p0 ),
    .din1( grp_fu_1046_p1 ),
    .ce( grp_fu_1046_ce ),
    .dout( grp_fu_1046_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 8 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1055_p0 ),
    .din1( grp_fu_1055_p1 ),
    .ce( grp_fu_1055_ce ),
    .dout( grp_fu_1055_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 9 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1060_p0 ),
    .din1( grp_fu_1060_p1 ),
    .ce( grp_fu_1060_ce ),
    .dout( grp_fu_1060_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 10 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1079_p0 ),
    .din1( grp_fu_1079_p1 ),
    .ce( grp_fu_1079_ce ),
    .dout( grp_fu_1079_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 11 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1084_p0 ),
    .din1( grp_fu_1084_p1 ),
    .ce( grp_fu_1084_ce ),
    .dout( grp_fu_1084_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 12 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1093_p0 ),
    .din1( grp_fu_1093_p1 ),
    .ce( grp_fu_1093_ce ),
    .dout( grp_fu_1093_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 13 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1098_p0 ),
    .din1( grp_fu_1098_p1 ),
    .ce( grp_fu_1098_ce ),
    .dout( grp_fu_1098_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 14 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1106_p0 ),
    .din1( grp_fu_1106_p1 ),
    .ce( grp_fu_1106_ce ),
    .dout( grp_fu_1106_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 15 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1111_p0 ),
    .din1( grp_fu_1111_p1 ),
    .ce( grp_fu_1111_ce ),
    .dout( grp_fu_1111_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1119_p0 ),
    .din1( grp_fu_1119_p1 ),
    .ce( grp_fu_1119_ce ),
    .dout( grp_fu_1119_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 17 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1124_p0 ),
    .din1( grp_fu_1124_p1 ),
    .ce( grp_fu_1124_ce ),
    .dout( grp_fu_1124_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == exitcond_fu_838_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_342) begin
        if (ap_sig_bdd_657) begin
            ap_reg_phiprechg_edge_Y_V_reg_579pp0_it2[0] <= 1'b0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_edge_Y_V_reg_579pp0_it2[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it1[0];
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (exitcond_reg_1561 == ap_const_lv1_0))) begin
        col_1_reg_567 <= col_reg_1565;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
        col_1_reg_567 <= ap_const_lv31_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it2))) begin
        row_reg_556 <= row_1_reg_1536;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        row_reg_556 <= ap_const_lv31_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it10))) begin
        abs9_i_reg_1864 <= abs9_i_fu_1239_p3;
        abs_i_reg_1859 <= abs_i_fu_1228_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it10[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it9[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it11[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it10[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it12[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it11[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it13[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it12[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it14[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it13[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it15[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it14[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it16[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it15[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it3[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it2[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it4[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it3[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it5[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it4[0];
        buff_C_M_0_1_2_reg_1656 <= buff_C_M_0_2_fu_272;
        buff_C_M_1_1_2_reg_1662 <= buff_C_M_1_2_fu_284;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it6[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it5[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it7[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it6[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it8[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it7[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_phiprechg_edge_Y_V_reg_579pp0_it9[0] <= ap_reg_phiprechg_edge_Y_V_reg_579pp0_it8[0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        ap_reg_ppstg_buff_A_M_1_addr_reg_1582_pp0_it1 <= buff_A_M_1_addr_reg_1582;
        ap_reg_ppstg_buff_C_M_0_1_2_reg_1656_pp0_it5 <= buff_C_M_0_1_2_reg_1656;
        ap_reg_ppstg_buff_C_M_1_1_2_reg_1662_pp0_it5 <= buff_C_M_1_1_2_reg_1662;
        ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1636_pp0_it4 <= buff_C_M_2_2_load_1_reg_1636;
        ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1636_pp0_it5 <= ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1636_pp0_it4;
        ap_reg_ppstg_buff_C_M_2_2_load_reg_1651_pp0_it4 <= buff_C_M_2_2_load_reg_1651;
        ap_reg_ppstg_col_1_reg_567_pp0_it1 <= col_1_reg_567;
        ap_reg_ppstg_col_1_reg_567_pp0_it2 <= ap_reg_ppstg_col_1_reg_567_pp0_it1;
        ap_reg_ppstg_edge_val_1_reg_1879_pp0_it14 <= edge_val_1_reg_1879;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it1 <= exitcond_reg_1561;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it10 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it9;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it11 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it10;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it12 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it11;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it13 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it12;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it14 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it13;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it15 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it14;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it2 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it1;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it3 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it2;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it4 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it3;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it5 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it4;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it6 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it5;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it7 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it6;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it8 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it7;
        ap_reg_ppstg_exitcond_reg_1561_pp0_it9 <= ap_reg_ppstg_exitcond_reg_1561_pp0_it8;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it1 <= or_cond1_reg_1607;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it10 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it9;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it11 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it10;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it12 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it11;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it13 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it12;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it14 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it13;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it15 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it14;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it2 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it1;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it3 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it2;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it4 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it3;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it5 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it4;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it6 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it5;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it7 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it6;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it8 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it7;
        ap_reg_ppstg_or_cond1_reg_1607_pp0_it9 <= ap_reg_ppstg_or_cond1_reg_1607_pp0_it8;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it10 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it9;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it11 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it10;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it12 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it11;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it13 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it12;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it14 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it13;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it15 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it14;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it2 <= or_cond3_reg_1627;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it3 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it2;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it3;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it4;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it5;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it7 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it6;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it8 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it7;
        ap_reg_ppstg_or_cond3_reg_1627_pp0_it9 <= ap_reg_ppstg_or_cond3_reg_1627_pp0_it8;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it1 <= output_pixel_last_V_reg_1611;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it10 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it9;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it11 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it10;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it12 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it11;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it13 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it12;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it14 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it13;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it15 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it14;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it2 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it1;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it3 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it2;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it4 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it3;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it5 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it4;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it6 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it5;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it7 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it6;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it8 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it7;
        ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it9 <= ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it8;
        ap_reg_ppstg_tmp_20_i_reg_1884_pp0_it14 <= tmp_20_i_reg_1884;
        ap_reg_ppstg_tmp_34_reg_1570_pp0_it1 <= tmp_34_reg_1570;
        ap_reg_ppstg_tmp_34_reg_1570_pp0_it2 <= ap_reg_ppstg_tmp_34_reg_1570_pp0_it1;
        ap_reg_ppstg_tmp_34_reg_1570_pp0_it3 <= ap_reg_ppstg_tmp_34_reg_1570_pp0_it2;
        ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[0] <= tmp_37_reg_1577[0];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[1] <= tmp_37_reg_1577[1];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[2] <= tmp_37_reg_1577[2];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[3] <= tmp_37_reg_1577[3];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[4] <= tmp_37_reg_1577[4];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[5] <= tmp_37_reg_1577[5];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[6] <= tmp_37_reg_1577[6];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[7] <= tmp_37_reg_1577[7];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[8] <= tmp_37_reg_1577[8];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[9] <= tmp_37_reg_1577[9];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[10] <= tmp_37_reg_1577[10];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[11] <= tmp_37_reg_1577[11];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[12] <= tmp_37_reg_1577[12];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[13] <= tmp_37_reg_1577[13];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[14] <= tmp_37_reg_1577[14];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[15] <= tmp_37_reg_1577[15];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[16] <= tmp_37_reg_1577[16];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[17] <= tmp_37_reg_1577[17];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[18] <= tmp_37_reg_1577[18];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[19] <= tmp_37_reg_1577[19];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[20] <= tmp_37_reg_1577[20];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[21] <= tmp_37_reg_1577[21];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[22] <= tmp_37_reg_1577[22];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[23] <= tmp_37_reg_1577[23];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[24] <= tmp_37_reg_1577[24];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[25] <= tmp_37_reg_1577[25];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[26] <= tmp_37_reg_1577[26];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[27] <= tmp_37_reg_1577[27];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[28] <= tmp_37_reg_1577[28];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[29] <= tmp_37_reg_1577[29];
ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[30] <= tmp_37_reg_1577[30];
        ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 <= tmp_41_reg_1593;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == exitcond_fu_838_p2) & ~(ap_const_lv1_0 == tmp_34_fu_849_p2))) begin
        buff_A_M_1_addr_reg_1582 <= tmp_37_fu_854_p1;
        tmp_37_reg_1577[0] <= tmp_37_fu_854_p1[0];
tmp_37_reg_1577[1] <= tmp_37_fu_854_p1[1];
tmp_37_reg_1577[2] <= tmp_37_fu_854_p1[2];
tmp_37_reg_1577[3] <= tmp_37_fu_854_p1[3];
tmp_37_reg_1577[4] <= tmp_37_fu_854_p1[4];
tmp_37_reg_1577[5] <= tmp_37_fu_854_p1[5];
tmp_37_reg_1577[6] <= tmp_37_fu_854_p1[6];
tmp_37_reg_1577[7] <= tmp_37_fu_854_p1[7];
tmp_37_reg_1577[8] <= tmp_37_fu_854_p1[8];
tmp_37_reg_1577[9] <= tmp_37_fu_854_p1[9];
tmp_37_reg_1577[10] <= tmp_37_fu_854_p1[10];
tmp_37_reg_1577[11] <= tmp_37_fu_854_p1[11];
tmp_37_reg_1577[12] <= tmp_37_fu_854_p1[12];
tmp_37_reg_1577[13] <= tmp_37_fu_854_p1[13];
tmp_37_reg_1577[14] <= tmp_37_fu_854_p1[14];
tmp_37_reg_1577[15] <= tmp_37_fu_854_p1[15];
tmp_37_reg_1577[16] <= tmp_37_fu_854_p1[16];
tmp_37_reg_1577[17] <= tmp_37_fu_854_p1[17];
tmp_37_reg_1577[18] <= tmp_37_fu_854_p1[18];
tmp_37_reg_1577[19] <= tmp_37_fu_854_p1[19];
tmp_37_reg_1577[20] <= tmp_37_fu_854_p1[20];
tmp_37_reg_1577[21] <= tmp_37_fu_854_p1[21];
tmp_37_reg_1577[22] <= tmp_37_fu_854_p1[22];
tmp_37_reg_1577[23] <= tmp_37_fu_854_p1[23];
tmp_37_reg_1577[24] <= tmp_37_fu_854_p1[24];
tmp_37_reg_1577[25] <= tmp_37_fu_854_p1[25];
tmp_37_reg_1577[26] <= tmp_37_fu_854_p1[26];
tmp_37_reg_1577[27] <= tmp_37_fu_854_p1[27];
tmp_37_reg_1577[28] <= tmp_37_fu_854_p1[28];
tmp_37_reg_1577[29] <= tmp_37_fu_854_p1[29];
tmp_37_reg_1577[30] <= tmp_37_fu_854_p1[30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (exitcond_reg_1561 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_34_reg_1570))) begin
        buff_A_M_1_load_reg_1616 <= buff_A_M_1_q0;
        return_value_6_reg_1621 <= buff_A_M_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4))) begin
        buff_C_M_0_1_fu_268 <= buff_C_M_0_1_2_reg_1656;
        buff_C_M_2_1_fu_276 <= ap_reg_ppstg_buff_C_M_2_2_load_reg_1651_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it3))) begin
        buff_C_M_0_2_4_reg_1673 <= buff_C_M_0_2_4_fu_980_p3;
        buff_C_M_0_2_fu_272 <= buff_C_M_0_2_4_fu_980_p3;
        buff_C_M_1_2_3_reg_1668 <= buff_C_M_1_2_3_fu_974_p3;
        buff_C_M_1_2_fu_284 <= buff_C_M_1_2_3_fu_974_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5))) begin
        buff_C_M_1_1_fu_280 <= ap_reg_ppstg_buff_C_M_1_1_2_reg_1662_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it2))) begin
        buff_C_M_2_2_3_reg_1646 <= buff_C_M_2_2_3_fu_953_p3;
        buff_C_M_2_2_fu_264 <= buff_C_M_2_2_3_fu_953_p3;
        buff_C_M_2_2_load_1_reg_1636 <= buff_C_M_2_2_fu_264;
        buff_C_M_2_2_load_reg_1651 <= buff_C_M_2_2_fu_264;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        col_reg_1565 <= col_fu_843_p2;
        exitcond_reg_1561 <= exitcond_fu_838_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it12))) begin
        edge_val_1_reg_1879 <= edge_val_1_fu_1265_p3;
        tmp_20_i_reg_1884 <= tmp_20_i_fu_1275_p2;
        tmp_21_i_reg_1891 <= tmp_21_i_fu_1280_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it11))) begin
        edge_val_reg_1874 <= edge_val_fu_1259_p2;
        tmp_17_i_reg_1869 <= tmp_17_i_fu_1249_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
        icmp_reg_1541 <= icmp_fu_812_p2;
        tmp_31_reg_1546 <= tmp_31_fu_818_p2;
        tmp_38_reg_1551 <= tmp_38_fu_824_p2;
        tmp_47_reg_1556 <= tmp_47_fu_829_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        input_pixel_data_V_fu_260 <= inter_pix_data_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == exitcond_fu_838_p2))) begin
        or_cond1_reg_1607 <= or_cond1_fu_897_p2;
        or_cond_reg_1597 <= or_cond_fu_881_p2;
        tmp_34_reg_1570 <= tmp_34_fu_849_p2;
        tmp_41_reg_1593 <= tmp_41_fu_860_p2;
        tmp_51_reg_1602 <= tmp_51_fu_886_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (exitcond_reg_1561 == ap_const_lv1_0))) begin
        or_cond3_reg_1627 <= or_cond3_fu_911_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == exitcond_fu_838_p2) & ~(ap_const_lv1_0 == or_cond1_fu_897_p2))) begin
        output_pixel_last_V_reg_1611 <= output_pixel_last_V_fu_902_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it14))) begin
        pixel_Y_V_4_reg_1901 <= pixel_Y_V_4_fu_1315_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        row_1_reg_1536 <= row_1_fu_796_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        smax5_reg_1423 <= smax5_fu_623_p3;
        smax_reg_1428 <= smax_fu_629_p3;
        tmp_22_i_reg_1528 <= tmp_22_i_fu_781_p2;
        tmp_25_0_1_i_reg_1453 <= tmp_25_0_1_i_fu_721_p1;
        tmp_25_0_2_i_reg_1463 <= tmp_25_0_2_i_fu_729_p1;
        tmp_25_1_1_i_reg_1483 <= tmp_25_1_1_i_fu_745_p1;
        tmp_25_1_2_i_reg_1493 <= tmp_25_1_2_i_fu_753_p1;
        tmp_25_1_i_reg_1473 <= tmp_25_1_i_fu_737_p1;
        tmp_25_2_1_i_reg_1513 <= tmp_25_2_1_i_fu_769_p1;
        tmp_25_2_2_i_reg_1523 <= tmp_25_2_2_i_fu_777_p1;
        tmp_25_2_i_reg_1503 <= tmp_25_2_i_fu_761_p1;
        tmp_25_i_reg_1443 <= tmp_25_i_fu_713_p1;
        tmp_27_0_1_i_reg_1458 <= tmp_27_0_1_i_fu_725_p1;
        tmp_27_0_2_i_reg_1468 <= tmp_27_0_2_i_fu_733_p1;
        tmp_27_1_1_i_reg_1488 <= tmp_27_1_1_i_fu_749_p1;
        tmp_27_1_2_i_reg_1498 <= tmp_27_1_2_i_fu_757_p1;
        tmp_27_1_i_reg_1478 <= tmp_27_1_i_fu_741_p1;
        tmp_27_2_1_i_reg_1518 <= tmp_27_2_1_i_fu_773_p1;
        tmp_27_2_i_reg_1508 <= tmp_27_2_i_fu_765_p1;
        tmp_27_i_reg_1448 <= tmp_27_i_fu_717_p1;
        tmp_46_reg_1433 <= tmp_46_fu_635_p2;
        tmp_48_reg_1438 <= tmp_48_fu_640_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it1))) begin
        temp_fu_256 <= return_value_6_reg_1621;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it2))) begin
        temp_load_reg_1631 <= temp_fu_256;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it8))) begin
        tmp10_reg_1822 <= tmp10_fu_1187_p2;
        tmp13_reg_1827 <= tmp13_fu_1191_p2;
        tmp17_reg_1832 <= tmp17_fu_1195_p2;
        tmp5_reg_1817 <= tmp5_fu_1183_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))) begin
        tmp11_reg_1797 <= tmp11_fu_1163_p2;
        tmp12_reg_1802 <= tmp12_fu_1168_p2;
        tmp14_reg_1807 <= tmp14_fu_1173_p2;
        tmp16_reg_1812 <= tmp16_fu_1178_p2;
        tmp3_reg_1782 <= tmp3_fu_1148_p2;
        tmp6_reg_1787 <= tmp6_fu_1153_p2;
        tmp9_reg_1792 <= tmp9_fu_1158_p2;
        tmp_reg_1777 <= tmp_fu_1143_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))) begin
        tmp15_reg_1772 <= tmp15_fu_1138_p2;
        tmp8_reg_1767 <= tmp8_fu_1133_p2;
        tmp_26_1_2_i_reg_1747 <= grp_fu_1041_p2;
        tmp_26_2_i_reg_1757 <= grp_fu_1055_p2;
        tmp_28_1_2_i_reg_1752 <= grp_fu_1046_p2;
        tmp_28_2_i_reg_1762 <= grp_fu_1060_p2;
        x_weight_reg_1737 <= grp_fu_1015_p2;
        y_weight_reg_1742 <= grp_fu_1020_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp4_reg_1403 <= tmp4_fu_611_p2;
        tmp7_reg_1408 <= tmp7_fu_617_p2;
        tmp_65_reg_1393 <= tmp_65_fu_597_p1;
        tmp_66_reg_1398 <= tmp_66_fu_607_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5))) begin
        tmp_26_2_2_i_reg_1731 <= grp_fu_990_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it13) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it13))) begin
        tmp_64_reg_1896 <= tmp_64_fu_1295_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it9))) begin
        tmp_88_reg_1849 <= x_weight_1_fu_1199_p2[ap_const_lv32_F];
        tmp_89_reg_1854 <= y_weight_1_fu_1203_p2[ap_const_lv32_F];
        x_weight_1_reg_1837 <= x_weight_1_fu_1199_p2;
        y_weight_1_reg_1843 <= y_weight_1_fu_1203_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond4_fu_791_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond4_fu_791_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond4_fu_791_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or exitcond_fu_838_p2 or tmp_34_fu_849_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == exitcond_fu_838_p2) & ~(ap_const_lv1_0 == tmp_34_fu_849_p2))) begin
        buff_A_M_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        buff_A_M_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        buff_A_M_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or exitcond_fu_838_p2 or tmp_34_fu_849_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == exitcond_fu_838_p2) & ~(ap_const_lv1_0 == tmp_34_fu_849_p2))) begin
        buff_A_M_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_tmp_34_reg_1570_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it1))) begin
        buff_A_M_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_tmp_34_reg_1570_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it1))) begin
        buff_A_M_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_tmp_34_reg_1570_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it1))) begin
        buff_A_M_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it2 or ap_reg_ppstg_tmp_34_reg_1570_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it2))) begin
        buff_A_M_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_tmp_34_reg_1570_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1570_pp0_it1))) begin
        buff_A_M_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_we0 = ap_const_logic_0;
    end
end

/// col_1_phi_fu_571_p4 assign process. ///
always @ (ap_CS_fsm or col_1_reg_567 or ap_reg_ppiten_pp0_it1 or exitcond_reg_1561 or col_reg_1565)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_1561 == ap_const_lv1_0))) begin
        col_1_phi_fu_571_p4 = col_reg_1565;
    end else begin
        col_1_phi_fu_571_p4 = col_1_reg_567;
    end
end

/// edge_Y_V_phi_fu_583_p4 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it15 or pixel_Y_V_4_reg_1901 or ap_reg_phiprechg_edge_Y_V_reg_579pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it15))) begin
        edge_Y_V_phi_fu_583_p4 = pixel_Y_V_4_reg_1901;
    end else begin
        edge_Y_V_phi_fu_583_p4 = ap_reg_phiprechg_edge_Y_V_reg_579pp0_it16;
    end
end

/// grp_fu_1015_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1015_ce = ap_const_logic_1;
    end else begin
        grp_fu_1015_ce = ap_const_logic_0;
    end
end

/// grp_fu_1020_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1020_ce = ap_const_logic_1;
    end else begin
        grp_fu_1020_ce = ap_const_logic_0;
    end
end

/// grp_fu_1028_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1028_ce = ap_const_logic_1;
    end else begin
        grp_fu_1028_ce = ap_const_logic_0;
    end
end

/// grp_fu_1033_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1033_ce = ap_const_logic_1;
    end else begin
        grp_fu_1033_ce = ap_const_logic_0;
    end
end

/// grp_fu_1041_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1041_ce = ap_const_logic_1;
    end else begin
        grp_fu_1041_ce = ap_const_logic_0;
    end
end

/// grp_fu_1046_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1046_ce = ap_const_logic_1;
    end else begin
        grp_fu_1046_ce = ap_const_logic_0;
    end
end

/// grp_fu_1055_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1055_ce = ap_const_logic_1;
    end else begin
        grp_fu_1055_ce = ap_const_logic_0;
    end
end

/// grp_fu_1060_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6))))) begin
        grp_fu_1060_ce = ap_const_logic_1;
    end else begin
        grp_fu_1060_ce = ap_const_logic_0;
    end
end

/// grp_fu_1079_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1079_ce = ap_const_logic_1;
    end else begin
        grp_fu_1079_ce = ap_const_logic_0;
    end
end

/// grp_fu_1084_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1084_ce = ap_const_logic_1;
    end else begin
        grp_fu_1084_ce = ap_const_logic_0;
    end
end

/// grp_fu_1093_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1093_ce = ap_const_logic_1;
    end else begin
        grp_fu_1093_ce = ap_const_logic_0;
    end
end

/// grp_fu_1098_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1098_ce = ap_const_logic_1;
    end else begin
        grp_fu_1098_ce = ap_const_logic_0;
    end
end

/// grp_fu_1106_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1106_ce = ap_const_logic_1;
    end else begin
        grp_fu_1106_ce = ap_const_logic_0;
    end
end

/// grp_fu_1111_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1111_ce = ap_const_logic_1;
    end else begin
        grp_fu_1111_ce = ap_const_logic_0;
    end
end

/// grp_fu_1119_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1119_ce = ap_const_logic_1;
    end else begin
        grp_fu_1119_ce = ap_const_logic_0;
    end
end

/// grp_fu_1124_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_exitcond_reg_1561_pp0_it6 or ap_reg_ppstg_exitcond_reg_1561_pp0_it7 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it6 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it6)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it7))))) begin
        grp_fu_1124_ce = ap_const_logic_1;
    end else begin
        grp_fu_1124_ce = ap_const_logic_0;
    end
end

/// grp_fu_990_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or ap_reg_ppstg_exitcond_reg_1561_pp0_it3 or ap_reg_ppstg_exitcond_reg_1561_pp0_it4 or ap_reg_ppstg_exitcond_reg_1561_pp0_it5 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it3 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it4 or ap_reg_ppstg_or_cond3_reg_1627_pp0_it5)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it3)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it4)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_1627_pp0_it5))))) begin
        grp_fu_990_ce = ap_const_logic_1;
    end else begin
        grp_fu_990_ce = ap_const_logic_0;
    end
end

/// inter_pix_data_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        inter_pix_data_V_read = ap_const_logic_1;
    end else begin
        inter_pix_data_V_read = ap_const_logic_0;
    end
end

/// inter_pix_last_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        inter_pix_last_V_read = ap_const_logic_1;
    end else begin
        inter_pix_last_V_read = ap_const_logic_0;
    end
end

/// inter_pix_strb_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        inter_pix_strb_V_read = ap_const_logic_1;
    end else begin
        inter_pix_strb_V_read = ap_const_logic_0;
    end
end

/// inter_pix_tdest_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        inter_pix_tdest_V_read = ap_const_logic_1;
    end else begin
        inter_pix_tdest_V_read = ap_const_logic_0;
    end
end

/// inter_pix_user_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        inter_pix_user_V_read = ap_const_logic_1;
    end else begin
        inter_pix_user_V_read = ap_const_logic_0;
    end
end

/// out_pix_data_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppstg_or_cond1_reg_1607_pp0_it15 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        out_pix_data_V_write = ap_const_logic_1;
    end else begin
        out_pix_data_V_write = ap_const_logic_0;
    end
end

/// out_pix_last_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppstg_or_cond1_reg_1607_pp0_it15 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        out_pix_last_V_write = ap_const_logic_1;
    end else begin
        out_pix_last_V_write = ap_const_logic_0;
    end
end

/// out_pix_strb_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppstg_or_cond1_reg_1607_pp0_it15 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        out_pix_strb_V_write = ap_const_logic_1;
    end else begin
        out_pix_strb_V_write = ap_const_logic_0;
    end
end

/// out_pix_tdest_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppstg_or_cond1_reg_1607_pp0_it15 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        out_pix_tdest_V_write = ap_const_logic_1;
    end else begin
        out_pix_tdest_V_write = ap_const_logic_0;
    end
end

/// out_pix_user_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppstg_or_cond1_reg_1607_pp0_it15 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))))) begin
        out_pix_user_V_write = ap_const_logic_1;
    end else begin
        out_pix_user_V_write = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it15 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16 or exitcond4_fu_791_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_lv1_0 == exitcond4_fu_791_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        ap_ST_pp0_stg0_fsm_3 : 
            if ((~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it15)) & ~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it15)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign abs9_i_fu_1239_p3 = ((tmp_89_reg_1854)? neg7_i_fu_1234_p2: y_weight_1_reg_1843);
assign abs_i_fu_1228_p3 = ((tmp_88_reg_1849)? neg_i_fu_1223_p2: x_weight_1_reg_1837);
assign ap_reg_phiprechg_edge_Y_V_reg_579pp0_it1 = ap_const_lv8_1;

/// ap_sig_bdd_114 assign process. ///
always @ (inter_pix_data_V_empty_n or inter_pix_strb_V_empty_n or inter_pix_user_V_empty_n or inter_pix_last_V_empty_n or inter_pix_tdest_V_empty_n or ap_reg_ppstg_exitcond_reg_1561_pp0_it1 or ap_reg_ppstg_tmp_41_reg_1593_pp0_it1)
begin
    ap_sig_bdd_114 = (((inter_pix_data_V_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1)) | ((ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (inter_pix_strb_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (inter_pix_user_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (inter_pix_last_V_empty_n == ap_const_logic_0)) | ((ap_reg_ppstg_exitcond_reg_1561_pp0_it1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_1593_pp0_it1) & (inter_pix_tdest_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_165 assign process. ///
always @ (out_pix_data_V_full_n or out_pix_strb_V_full_n or out_pix_user_V_full_n or out_pix_last_V_full_n or out_pix_tdest_V_full_n or ap_reg_ppstg_exitcond_reg_1561_pp0_it15 or ap_reg_ppstg_or_cond1_reg_1607_pp0_it15)
begin
    ap_sig_bdd_165 = (((out_pix_data_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (out_pix_strb_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (out_pix_user_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (out_pix_last_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1561_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1607_pp0_it15) & (out_pix_tdest_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_342 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_114 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_165 or ap_reg_ppiten_pp0_it16)
begin
    ap_sig_bdd_342 = ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_114 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_165 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))));
end

/// ap_sig_bdd_657 assign process. ///
always @ (exitcond_reg_1561 or or_cond3_fu_911_p2)
begin
    ap_sig_bdd_657 = ((exitcond_reg_1561 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond3_fu_911_p2));
end
assign brmerge_fu_907_p2 = (or_cond_reg_1597 | tmp_47_reg_1556);
assign buff_A_M_0_address0 = tmp_37_fu_854_p1;
assign buff_A_M_0_address1 = tmp_42_fu_920_p1;
assign buff_A_M_0_d1 = inter_pix_data_V_dout[7:0];
assign buff_A_M_1_address0 = tmp_37_fu_854_p1;
assign buff_A_M_1_address1 = ap_reg_ppstg_buff_A_M_1_addr_reg_1582_pp0_it1;
assign buff_A_M_1_d1 = return_value_6_reg_1621;
assign buff_A_M_2_address0 = ap_reg_ppstg_tmp_37_reg_1577_pp0_it1;
assign buff_A_M_2_address1 = tmp_43_fu_944_p1;
assign buff_A_M_2_d0 = buff_A_M_1_load_reg_1616;
assign buff_C_M_0_2_4_fu_980_p3 = ((ap_reg_ppstg_tmp_34_reg_1570_pp0_it3)? buff_A_M_2_q1: buff_C_M_0_2_fu_272);
assign buff_C_M_1_2_3_fu_974_p3 = ((ap_reg_ppstg_tmp_34_reg_1570_pp0_it3)? temp_load_reg_1631: buff_C_M_1_2_fu_284);
assign buff_C_M_2_2_1_fu_949_p1 = input_pixel_data_V_fu_260[7:0];
assign buff_C_M_2_2_3_fu_953_p3 = ((ap_reg_ppstg_tmp_34_reg_1570_pp0_it2)? buff_C_M_2_2_1_fu_949_p1: buff_C_M_2_2_fu_264);
assign col_assign_cast_fu_834_p1 = $unsigned(col_1_phi_fu_571_p4);
assign col_fu_843_p2 = (col_1_phi_fu_571_p4 + ap_const_lv31_1);
assign edge_val_1_fu_1265_p3 = ((tmp_17_i_reg_1869)? edge_val_reg_1874: ap_const_lv8_0);
assign edge_val_fu_1259_p2 = (tmp_90_fu_1255_p1 ^ ap_const_lv8_FF);
assign edge_weight_fu_1245_p2 = (abs9_i_reg_1864 + abs_i_reg_1859);
assign exitcond4_fu_791_p2 = (row_reg_556 == smax_reg_1428? 1'b1: 1'b0);
assign exitcond_fu_838_p2 = (col_1_phi_fu_571_p4 == smax5_reg_1423? 1'b1: 1'b0);
assign grp_fu_1015_p0 = tmp_25_i_reg_1443;
assign grp_fu_1015_p1 = tmp_24_i_fu_1011_p1;
assign grp_fu_1020_p0 = tmp_27_i_reg_1448;
assign grp_fu_1020_p1 = tmp_24_i_fu_1011_p1;
assign grp_fu_1028_p0 = tmp_25_0_2_i_reg_1463;
assign grp_fu_1028_p1 = tmp_24_0_2_i_fu_1025_p1;
assign grp_fu_1033_p0 = tmp_27_0_2_i_reg_1468;
assign grp_fu_1033_p1 = tmp_24_0_2_i_fu_1025_p1;
assign grp_fu_1041_p0 = tmp_25_1_2_i_reg_1493;
assign grp_fu_1041_p1 = tmp_24_1_2_i_fu_1038_p1;
assign grp_fu_1046_p0 = tmp_27_1_2_i_reg_1498;
assign grp_fu_1046_p1 = tmp_24_1_2_i_fu_1038_p1;
assign grp_fu_1055_p0 = tmp_25_2_i_reg_1503;
assign grp_fu_1055_p1 = tmp_24_2_i_fu_1051_p1;
assign grp_fu_1060_p0 = tmp_27_2_i_reg_1508;
assign grp_fu_1060_p1 = tmp_24_2_i_fu_1051_p1;
assign grp_fu_1079_p0 = tmp_25_0_1_i_reg_1453;
assign grp_fu_1079_p1 = tmp_24_0_1_i_fu_1076_p1;
assign grp_fu_1084_p0 = tmp_27_0_1_i_reg_1458;
assign grp_fu_1084_p1 = tmp_24_0_1_i_fu_1076_p1;
assign grp_fu_1093_p0 = tmp_25_1_i_reg_1473;
assign grp_fu_1093_p1 = tmp_24_1_i_fu_1089_p1;
assign grp_fu_1098_p0 = tmp_27_1_i_reg_1478;
assign grp_fu_1098_p1 = tmp_24_1_i_fu_1089_p1;
assign grp_fu_1106_p0 = tmp_25_1_1_i_reg_1483;
assign grp_fu_1106_p1 = tmp_24_1_1_i_fu_1103_p1;
assign grp_fu_1111_p0 = tmp_27_1_1_i_reg_1488;
assign grp_fu_1111_p1 = tmp_24_1_1_i_fu_1103_p1;
assign grp_fu_1119_p0 = tmp_25_2_1_i_reg_1513;
assign grp_fu_1119_p1 = tmp_24_2_1_i_fu_1116_p1;
assign grp_fu_1124_p0 = tmp_27_2_1_i_reg_1518;
assign grp_fu_1124_p1 = tmp_24_2_1_i_fu_1116_p1;
assign grp_fu_990_p0 = tmp_25_2_2_i_reg_1523;
assign grp_fu_990_p1 = grp_fu_990_p10;
assign grp_fu_990_p10 = $unsigned(buff_C_M_2_2_3_reg_1646);
assign icmp1_fu_875_p2 = (tmp_87_fu_865_p4 < ap_const_lv30_1? 1'b1: 1'b0);
assign icmp_fu_812_p2 = (tmp_84_fu_802_p4 < ap_const_lv30_1? 1'b1: 1'b0);
assign neg7_i_fu_1234_p2 = (ap_const_lv16_0 - y_weight_1_reg_1843);
assign neg_i_fu_1223_p2 = (ap_const_lv16_0 - x_weight_1_reg_1837);
assign or_cond1_fu_897_p2 = (tmp_31_reg_1546 & tmp_52_fu_891_p2);
assign or_cond3_fu_911_p2 = (brmerge_fu_907_p2 | tmp_51_reg_1602);
assign or_cond_fu_881_p2 = (icmp_reg_1541 | icmp1_fu_875_p2);
assign out_pix_data_V_din = {{ap_const_lv8_80}, {edge_Y_V_phi_fu_583_p4}};
assign out_pix_last_V_din = ap_reg_ppstg_output_pixel_last_V_reg_1611_pp0_it15;
assign out_pix_strb_V_din = ap_const_lv2_3;
assign out_pix_tdest_V_din = ap_const_lv1_1;
assign out_pix_user_V_din = ap_const_lv1_1;
assign output_pixel_last_V_fu_902_p2 = (col_assign_cast_fu_834_p1 == cols? 1'b1: 1'b0);
assign pixel_Y_V_3_fu_1303_p1 = $signed(ap_reg_ppstg_tmp_20_i_reg_1884_pp0_it14);
assign pixel_Y_V_3_fu_1303_p3 = ((tmp_64_reg_1896)? pixel_Y_V_3_fu_1303_p1: ap_reg_ppstg_edge_val_1_reg_1879_pp0_it14);
assign pixel_Y_V_4_fu_1315_p3 = ((tmp_22_i_reg_1528)? pixel_Y_V_fu_1309_p2: pixel_Y_V_3_fu_1303_p3);
assign pixel_Y_V_fu_1309_p2 = (pixel_Y_V_3_fu_1303_p3 ^ ap_const_lv8_FF);
assign row_1_fu_796_p2 = (row_reg_556 + ap_const_lv31_1);
assign row_cast_fu_787_p1 = $unsigned(row_reg_556);
assign sel_tmp1_i_fu_1290_p2 = (tmp_21_i_reg_1891 & sel_tmp_i_fu_1285_p2);
assign sel_tmp_i_fu_1285_p2 = (tmp_20_i_reg_1884 ^ ap_const_lv1_1);
assign smax5_fu_623_p3 = ((tmp4_reg_1403)? tmp_65_reg_1393: ap_const_lv31_0);
assign smax_fu_629_p3 = ((tmp7_reg_1408)? tmp_66_reg_1398: ap_const_lv31_0);
assign tmp10_fu_1187_p2 = (tmp9_reg_1792 + tmp6_reg_1787);
assign tmp11_fu_1163_p2 = (tmp_28_2_i_reg_1762 + grp_fu_1124_p2);
assign tmp12_fu_1168_p2 = (tmp_28_1_2_i_reg_1752 + grp_fu_1111_p2);
assign tmp13_fu_1191_p2 = (tmp12_reg_1802 + tmp11_reg_1797);
assign tmp14_fu_1173_p2 = (y_weight_reg_1742 + grp_fu_1084_p2);
assign tmp15_fu_1138_p2 = (grp_fu_1033_p2 + tmp_26_2_2_i_reg_1731);
assign tmp16_fu_1178_p2 = (tmp15_reg_1772 + grp_fu_1098_p2);
assign tmp17_fu_1195_p2 = (tmp16_reg_1812 + tmp14_reg_1807);
assign tmp1_fu_591_p2 = (cols + ap_const_lv32_1);
assign tmp2_fu_601_p2 = (rows + ap_const_lv32_1);
assign tmp3_fu_1148_p2 = (tmp_26_1_2_i_reg_1747 + grp_fu_1106_p2);
assign tmp4_fu_611_p2 = ($signed(tmp1_fu_591_p2) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp5_fu_1183_p2 = (tmp3_reg_1782 + tmp_reg_1777);
assign tmp6_fu_1153_p2 = (x_weight_reg_1737 + grp_fu_1079_p2);
assign tmp7_fu_617_p2 = ($signed(tmp2_fu_601_p2) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp8_fu_1133_p2 = (grp_fu_1028_p2 + tmp_26_2_2_i_reg_1731);
assign tmp9_fu_1158_p2 = (tmp8_reg_1767 + grp_fu_1093_p2);
assign tmp_17_i_fu_1249_p2 = ($signed(edge_weight_fu_1245_p2) < $signed(16'b11111111)? 1'b1: 1'b0);
assign tmp_19_i_fu_1271_p1 = $unsigned(edge_val_1_fu_1265_p3);
assign tmp_20_i_fu_1275_p2 = ($signed(tmp_19_i_fu_1271_p1) > $signed(c_high_thesh)? 1'b1: 1'b0);
assign tmp_21_i_fu_1280_p2 = ($signed(tmp_19_i_fu_1271_p1) < $signed(c_low_thresh)? 1'b1: 1'b0);
assign tmp_22_i_fu_781_p2 = (c_invert == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_24_0_1_i_fu_1076_p1 = $unsigned(ap_reg_ppstg_buff_C_M_0_1_2_reg_1656_pp0_it5);
assign tmp_24_0_2_i_fu_1025_p1 = $unsigned(buff_C_M_0_2_4_reg_1673);
assign tmp_24_1_1_i_fu_1103_p1 = $unsigned(ap_reg_ppstg_buff_C_M_1_1_2_reg_1662_pp0_it5);
assign tmp_24_1_2_i_fu_1038_p1 = $unsigned(buff_C_M_1_2_3_reg_1668);
assign tmp_24_1_i_fu_1089_p1 = $unsigned(buff_C_M_1_1_fu_280);
assign tmp_24_2_1_i_fu_1116_p1 = $unsigned(ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1636_pp0_it5);
assign tmp_24_2_i_fu_1051_p1 = $unsigned(buff_C_M_2_1_fu_276);
assign tmp_24_i_fu_1011_p1 = $unsigned(buff_C_M_0_1_fu_268);
assign tmp_25_0_1_i_fu_721_p1 = $signed(tmp_68_fu_649_p1);
assign tmp_25_0_2_i_fu_729_p1 = $signed(tmp_69_fu_653_p1);
assign tmp_25_1_1_i_fu_745_p1 = $signed(tmp_71_fu_661_p1);
assign tmp_25_1_2_i_fu_753_p1 = $signed(tmp_72_fu_665_p1);
assign tmp_25_1_i_fu_737_p1 = $signed(tmp_70_fu_657_p1);
assign tmp_25_2_1_i_fu_769_p1 = $signed(tmp_74_fu_673_p1);
assign tmp_25_2_2_i_fu_777_p1 = $signed(tmp_75_fu_677_p1);
assign tmp_25_2_i_fu_761_p1 = $signed(tmp_73_fu_669_p1);
assign tmp_25_i_fu_713_p1 = $signed(tmp_67_fu_645_p1);
assign tmp_27_0_1_i_fu_725_p1 = $signed(tmp_77_fu_685_p1);
assign tmp_27_0_2_i_fu_733_p1 = $signed(tmp_78_fu_689_p1);
assign tmp_27_1_1_i_fu_749_p1 = $signed(tmp_80_fu_697_p1);
assign tmp_27_1_2_i_fu_757_p1 = $signed(tmp_81_fu_701_p1);
assign tmp_27_1_i_fu_741_p1 = $signed(tmp_79_fu_693_p1);
assign tmp_27_2_1_i_fu_773_p1 = $signed(tmp_83_fu_709_p1);
assign tmp_27_2_i_fu_765_p1 = $signed(tmp_82_fu_705_p1);
assign tmp_27_i_fu_717_p1 = $signed(tmp_76_fu_681_p1);
assign tmp_31_fu_818_p2 = (row_reg_556 != ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_34_fu_849_p2 = ($signed(col_assign_cast_fu_834_p1) < $signed(cols)? 1'b1: 1'b0);
assign tmp_37_fu_854_p1 = $unsigned(col_1_phi_fu_571_p4);
assign tmp_38_fu_824_p2 = ($signed(row_cast_fu_787_p1) < $signed(rows)? 1'b1: 1'b0);
assign tmp_41_fu_860_p2 = (tmp_34_fu_849_p2 & tmp_38_reg_1551);
assign tmp_42_fu_920_p1 = $unsigned(ap_reg_ppstg_col_1_reg_567_pp0_it1);
assign tmp_43_fu_944_p1 = $unsigned(ap_reg_ppstg_col_1_reg_567_pp0_it2);
assign tmp_46_fu_635_p2 = (rows + ap_const_lv32_FFFFFFFF);
assign tmp_47_fu_829_p2 = ($signed(tmp_46_reg_1433) < $signed(row_cast_fu_787_p1)? 1'b1: 1'b0);
assign tmp_48_fu_640_p2 = (cols + ap_const_lv32_FFFFFFFF);
assign tmp_51_fu_886_p2 = ($signed(tmp_48_reg_1438) < $signed(col_assign_cast_fu_834_p1)? 1'b1: 1'b0);
assign tmp_52_fu_891_p2 = (col_1_phi_fu_571_p4 != ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_64_fu_1295_p2 = (tmp_20_i_reg_1884 | sel_tmp1_i_fu_1290_p2);
assign tmp_65_fu_597_p1 = tmp1_fu_591_p2[30:0];
assign tmp_66_fu_607_p1 = tmp2_fu_601_p2[30:0];
assign tmp_67_fu_645_p1 = C_XR0C0[7:0];
assign tmp_68_fu_649_p1 = C_XR0C1[7:0];
assign tmp_69_fu_653_p1 = C_XR0C2[7:0];
assign tmp_70_fu_657_p1 = C_XR1C0[7:0];
assign tmp_71_fu_661_p1 = C_XR1C1[7:0];
assign tmp_72_fu_665_p1 = C_XR1C2[7:0];
assign tmp_73_fu_669_p1 = C_XR2C0[7:0];
assign tmp_74_fu_673_p1 = C_XR2C1[7:0];
assign tmp_75_fu_677_p1 = C_XR2C2[7:0];
assign tmp_76_fu_681_p1 = C_YR0C0[7:0];
assign tmp_77_fu_685_p1 = C_YR0C1[7:0];
assign tmp_78_fu_689_p1 = C_YR0C2[7:0];
assign tmp_79_fu_693_p1 = C_YR1C0[7:0];
assign tmp_80_fu_697_p1 = C_YR1C1[7:0];
assign tmp_81_fu_701_p1 = C_YR1C2[7:0];
assign tmp_82_fu_705_p1 = C_YR2C0[7:0];
assign tmp_83_fu_709_p1 = C_YR2C1[7:0];
assign tmp_84_fu_802_p4 = {{row_reg_556[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tmp_87_fu_865_p4 = {{col_1_phi_fu_571_p4[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tmp_90_fu_1255_p1 = edge_weight_fu_1245_p2[7:0];
assign tmp_fu_1143_p2 = (tmp_26_2_i_reg_1757 + grp_fu_1119_p2);
assign x_weight_1_fu_1199_p2 = (tmp10_reg_1822 + tmp5_reg_1817);
assign y_weight_1_fu_1203_p2 = (tmp17_reg_1832 + tmp13_reg_1827);
always @ (posedge ap_clk)
begin
    tmp_37_reg_1577[63:31] <= 33'b000000000000000000000000000000000;
    ap_reg_ppstg_tmp_37_reg_1577_pp0_it1[63:31] <= 33'b000000000000000000000000000000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it16[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it2[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it3[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it4[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it5[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it6[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it7[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it8[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it9[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it10[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it11[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it12[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it13[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it14[7:1] <= 7'b0000000;
    ap_reg_phiprechg_edge_Y_V_reg_579pp0_it15[7:1] <= 7'b0000000;
end



endmodule //sobel_filter

