// Seed: 3629504011
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1
);
  id_3 :
  assert property (@(posedge id_3) 1'b0)
  else $display(id_3, 1, id_1, id_3, 1, 1 - id_3);
  module_0();
  always
  fork
  join : id_4
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 or negedge 1'b0 - id_25) begin
    id_17 <= 1;
  end
  module_0();
endmodule
