// Seed: 1409594449
module module_0;
  wire id_1, id_2;
  assign module_1.id_0 = 0;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri id_8
    , id_13,
    output tri0 id_9,
    input uwire id_10,
    input tri1 id_11
);
  wire id_14 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = (-1);
endmodule
