Fitter report for limesdr-mini_factory
Thu Apr 15 23:30:26 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Apr 15 23:30:26 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; limesdr-mini_factory                        ;
; Top-level Entity Name              ; limesdr-mini_factory_top                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M16SAU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,808 / 15,840 ( 30 % )                     ;
;     Total combinational functions  ; 4,401 / 15,840 ( 28 % )                     ;
;     Dedicated logic registers      ; 1,864 / 15,840 ( 12 % )                     ;
; Total registers                    ; 1937                                        ;
; Total pins                         ; 59 / 130 ( 45 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,864 / 562,176 ( 35 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 90 ( 0 % )                              ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M16SAU169C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.64        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   7.1%      ;
;     Processor 5            ;   7.0%      ;
;     Processor 6            ;   6.9%      ;
;     Processor 7            ;   6.8%      ;
;     Processor 8            ;   6.8%      ;
;     Processors 9-10        ;   6.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                    ;
+-------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+-------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; FT601_top:inst|FT601:ft_fsm|be[0]~en      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[0]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[0]~en      ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[0]~reg0    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[0]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[1]~en      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[1]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[1]~en      ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[1]~reg0    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[1]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[2]~en      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[2]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[2]~en      ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[2]~reg0    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[2]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[3]~en      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[3]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[3]~en      ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|be[3]~reg0    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_BE[3]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[0]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[0]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[0]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[0]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[0]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[1]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[1]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[1]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[1]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[1]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[2]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[2]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[2]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[2]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[2]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[3]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[3]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[3]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[3]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[3]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[4]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[4]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[4]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[4]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[4]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[5]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[5]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[5]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[5]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[5]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[6]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[6]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[6]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[6]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[6]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[7]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[7]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[7]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[7]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[7]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[8]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[8]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[8]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[8]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[8]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[9]~en    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[9]~output   ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[9]~en    ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[9]~reg0  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[9]~output   ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[10]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[10]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[10]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[10]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[10]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[11]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[11]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[11]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[11]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[11]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[12]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[12]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[12]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[12]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[12]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[13]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[13]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[13]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[13]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[13]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[14]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[14]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[14]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[14]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[14]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[15]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[15]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[15]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[15]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[15]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[16]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[16]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[16]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[16]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[16]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[17]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[17]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[17]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[17]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[17]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[18]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[18]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[18]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[18]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[18]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[19]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[19]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[19]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[19]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[19]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[20]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[20]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[20]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[20]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[20]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[21]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[21]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[21]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[21]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[21]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[22]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[22]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[22]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[22]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[22]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[23]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[23]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[23]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[23]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[23]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[24]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[24]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[24]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[24]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[24]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[25]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[25]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[25]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[25]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[25]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[26]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[26]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[26]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[26]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[26]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[27]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[27]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[27]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[27]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[27]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[28]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[28]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[28]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[28]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[28]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[29]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[29]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[29]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[29]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[29]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[30]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[30]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[30]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[30]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[30]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[31]~en   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[31]~output  ; OE               ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[31]~en   ; Inverted        ; Register Packing ; Timing optimization ; Q         ;                ;                  ;                  ;                       ;
; FT601_top:inst|FT601:ft_fsm|data[31]~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_D[31]~output  ; I                ;                       ;
; FT601_top:inst|FT601:ft_fsm|wr_n_sig      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FT_WRn~output    ; I                ;                       ;
+-------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6660 ) ; 0.00 % ( 0 / 6660 )        ; 0.00 % ( 0 / 6660 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6660 ) ; 0.00 % ( 0 / 6660 )        ; 0.00 % ( 0 / 6660 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6644 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/output_files/limesdr-mini_factory.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,808 / 15,840 ( 30 % )    ;
;     -- Combinational with no register       ; 2944                       ;
;     -- Register only                        ; 407                        ;
;     -- Combinational with a register        ; 1457                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2914                       ;
;     -- 3 input functions                    ; 866                        ;
;     -- <=2 input functions                  ; 621                        ;
;     -- Register only                        ; 407                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4133                       ;
;     -- arithmetic mode                      ; 268                        ;
;                                             ;                            ;
; Total registers*                            ; 1,937 / 16,445 ( 12 % )    ;
;     -- Dedicated logic registers            ; 1,864 / 15,840 ( 12 % )    ;
;     -- I/O registers                        ; 73 / 605 ( 12 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 375 / 990 ( 38 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 59 / 130 ( 45 % )          ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 25 / 61 ( 41 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 196,864 / 562,176 ( 35 % ) ;
; Total block memory implementation bits      ; 230,400 / 562,176 ( 41 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 90 ( 0 % )             ;
; PLLs                                        ; 0 / 1 ( 0 % )              ;
; Global signals                              ; 8                          ;
;     -- Global clocks                        ; 8 / 20 ( 40 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 1 / 1 ( 100 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7.0% / 6.4% / 7.8%         ;
; Peak interconnect usage (total/H/V)         ; 21.5% / 17.7% / 27.0%      ;
; Maximum fan-out                             ; 1455                       ;
; Highest non-global fan-out                  ; 687                        ;
; Total fan-out                               ; 22097                      ;
; Average fan-out                             ; 3.24                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+----------------------------------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                            ;
;                                              ;                       ;                                ;
; Total logic elements                         ; 4808 / 15840 ( 30 % ) ; 0 / 15840 ( 0 % )              ;
;     -- Combinational with no register        ; 2944                  ; 0                              ;
;     -- Register only                         ; 407                   ; 0                              ;
;     -- Combinational with a register         ; 1457                  ; 0                              ;
;                                              ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                                ;
;     -- 4 input functions                     ; 2914                  ; 0                              ;
;     -- 3 input functions                     ; 866                   ; 0                              ;
;     -- <=2 input functions                   ; 621                   ; 0                              ;
;     -- Register only                         ; 407                   ; 0                              ;
;                                              ;                       ;                                ;
; Logic elements by mode                       ;                       ;                                ;
;     -- normal mode                           ; 4133                  ; 0                              ;
;     -- arithmetic mode                       ; 268                   ; 0                              ;
;                                              ;                       ;                                ;
; Total registers                              ; 1937                  ; 0                              ;
;     -- Dedicated logic registers             ; 1864 / 15840 ( 12 % ) ; 0 / 15840 ( 0 % )              ;
;     -- I/O registers                         ; 146                   ; 0                              ;
;                                              ;                       ;                                ;
; Total LABs:  partially or completely used    ; 375 / 990 ( 38 % )    ; 0 / 990 ( 0 % )                ;
;                                              ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                              ;
; I/O pins                                     ; 59                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 90 ( 0 % )        ; 0 / 90 ( 0 % )                 ;
; Total memory bits                            ; 196864                ; 0                              ;
; Total RAM block bits                         ; 230400                ; 0                              ;
; M9K                                          ; 25 / 61 ( 40 % )      ; 0 / 61 ( 0 % )                 ;
; Remote update block                          ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Clock control block                          ; 8 / 24 ( 33 % )       ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                            ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry        ; 37 / 320 ( 11 % )     ; 0 / 320 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 36 / 320 ( 11 % )     ; 0 / 320 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
;                                              ;                       ;                                ;
; Connections                                  ;                       ;                                ;
;     -- Input Connections                     ; 38                    ; 0                              ;
;     -- Registered Input Connections          ; 0                     ; 0                              ;
;     -- Output Connections                    ; 38                    ; 0                              ;
;     -- Registered Output Connections         ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Internal Connections                         ;                       ;                                ;
;     -- Total Connections                     ; 22321                 ; 8                              ;
;     -- Registered Connections                ; 6145                  ; 0                              ;
;                                              ;                       ;                                ;
; External Connections                         ;                       ;                                ;
;     -- Top                                   ; 76                    ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Partition Interface                          ;                       ;                                ;
;     -- Input Ports                           ; 6                     ; 0                              ;
;     -- Output Ports                          ; 15                    ; 0                              ;
;     -- Bidir Ports                           ; 38                    ; 0                              ;
;                                              ;                       ;                                ;
; Registered Ports                             ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Port Connectivity                            ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                              ;
+----------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; FT_CLK     ; H4    ; 2        ; 0            ; 8            ; 21           ; 348                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; 0         ;
; FT_RXFn    ; E8    ; 8        ; 16           ; 17           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; 0         ;
; FT_TXEn    ; E9    ; 6        ; 50           ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; 0         ;
; LMK_CLK    ; H5    ; 2        ; 0            ; 8            ; 14           ; 1465                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; rst_i      ; J8    ; 3        ; 21           ; 0            ; 0            ; 136                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; Fitter               ; 0         ;
; uart_rxd_i ; C13   ; 6        ; 50           ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; 0         ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FPGA_LED_G ; J9    ; 5        ; 50           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FPGA_LED_R ; H10   ; 5        ; 50           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FT_WRn     ; B7    ; 8        ; 14           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LMS_RESET  ; H6    ; 2        ; 0            ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LMS_RXEN   ; L3    ; 2        ; 0            ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LMS_TXEN   ; K2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[0]  ; K12   ; 5        ; 50           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[1]  ; L13   ; 5        ; 50           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[2]  ; A2    ; 8        ; 8            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[3]  ; J12   ; 5        ; 50           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[4]  ; L12   ; 5        ; 50           ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[5]  ; J10   ; 5        ; 50           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[6]  ; K13   ; 5        ; 50           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; gpio_o[7]  ; J13   ; 5        ; 50           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uart_txd_o ; G9    ; 6        ; 50           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FPGA_I2C_SCL ; K10   ; 5        ; 50           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted) ;
; FPGA_I2C_SDA ; K11   ; 5        ; 50           ; 2            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted) ;
; FT_BE[0]     ; A6    ; 8        ; 14           ; 17           ; 28           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|be[0]~en                                                                                                                                                     ;
; FT_BE[1]     ; E4    ; 1A       ; 25           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|be[1]~en                                                                                                                                                     ;
; FT_BE[2]     ; F8    ; 6        ; 50           ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|be[2]~en                                                                                                                                                     ;
; FT_BE[3]     ; B11   ; 6        ; 50           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|be[3]~en                                                                                                                                                     ;
; FT_D[0]      ; B10   ; 8        ; 19           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[0]~en                                                                                                                                                   ;
; FT_D[10]     ; B1    ; 1A       ; 25           ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[10]~en                                                                                                                                                  ;
; FT_D[11]     ; E3    ; 1A       ; 25           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[11]~en                                                                                                                                                  ;
; FT_D[12]     ; E1    ; 1A       ; 25           ; 22           ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[12]~en                                                                                                                                                  ;
; FT_D[13]     ; C10   ; 8        ; 21           ; 17           ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[13]~en                                                                                                                                                  ;
; FT_D[14]     ; A11   ; 8        ; 16           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[14]~en                                                                                                                                                  ;
; FT_D[15]     ; A10   ; 8        ; 16           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[15]~en                                                                                                                                                  ;
; FT_D[16]     ; D6    ; 8        ; 10           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[16]~en                                                                                                                                                  ;
; FT_D[17]     ; B4    ; 8        ; 10           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[17]~en                                                                                                                                                  ;
; FT_D[18]     ; B2    ; 8        ; 8            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[18]~en                                                                                                                                                  ;
; FT_D[19]     ; E5    ; 1B       ; 0            ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[19]~en                                                                                                                                                  ;
; FT_D[1]      ; E12   ; 6        ; 50           ; 16           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[1]~en                                                                                                                                                   ;
; FT_D[20]     ; A5    ; 8        ; 8            ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[20]~en                                                                                                                                                  ;
; FT_D[21]     ; A4    ; 8        ; 12           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[21]~en                                                                                                                                                  ;
; FT_D[22]     ; E6    ; 8        ; 12           ; 17           ; 28           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[22]~en                                                                                                                                                  ;
; FT_D[23]     ; B6    ; 8        ; 12           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[23]~en                                                                                                                                                  ;
; FT_D[24]     ; H1    ; 1B       ; 0            ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[24]~en                                                                                                                                                  ;
; FT_D[25]     ; B3    ; 8        ; 10           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[25]~en                                                                                                                                                  ;
; FT_D[26]     ; H2    ; 1B       ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[26]~en                                                                                                                                                  ;
; FT_D[27]     ; B5    ; 8        ; 12           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[27]~en                                                                                                                                                  ;
; FT_D[28]     ; G4    ; 1B       ; 0            ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[28]~en                                                                                                                                                  ;
; FT_D[29]     ; A3    ; 8        ; 12           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[29]~en                                                                                                                                                  ;
; FT_D[2]      ; A9    ; 8        ; 19           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[2]~en                                                                                                                                                   ;
; FT_D[30]     ; F4    ; 1B       ; 0            ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[30]~en                                                                                                                                                  ;
; FT_D[31]     ; H3    ; 1B       ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[31]~en                                                                                                                                                  ;
; FT_D[3]      ; A8    ; 8        ; 19           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[3]~en                                                                                                                                                   ;
; FT_D[4]      ; B9    ; 8        ; 19           ; 17           ; 28           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[4]~en                                                                                                                                                   ;
; FT_D[5]      ; F1    ; 1A       ; 25           ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[5]~en                                                                                                                                                   ;
; FT_D[6]      ; A7    ; 8        ; 14           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[6]~en                                                                                                                                                   ;
; FT_D[7]      ; C9    ; 8        ; 19           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[7]~en                                                                                                                                                   ;
; FT_D[8]      ; D8    ; 8        ; 16           ; 17           ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[8]~en                                                                                                                                                   ;
; FT_D[9]      ; C1    ; 1A       ; 25           ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; FT601_top:inst|FT601:ft_fsm|data[9]~en                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; E5       ; JTAGEN                                             ; Use as regular IO              ; FT_D[19]            ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; B9       ; DIFFIO_RX_T28n, DIFFOUT_T28n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; FT_D[4]             ; Dual Purpose Pin ;
; D8       ; DIFFIO_RX_T30p, DIFFOUT_T30p, DEV_OE, Low_Speed    ; Use as regular IO              ; FT_D[8]             ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; D6       ; DIFFIO_RX_T34n, DIFFOUT_T34n, CRC_ERROR, Low_Speed ; Use as regular IO              ; FT_D[16]            ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T36p, DIFFOUT_T36p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T36n, DIFFOUT_T36n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 6 / 8 ( 75 % )    ; 3.3V          ; --           ;
; 1B       ; 10 / 10 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 5 / 16 ( 31 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 30 ( 3 % )    ; 1.8V          ; --           ;
; 5        ; 11 / 16 ( 69 % )  ; 3.3V          ; --           ;
; 6        ; 6 / 22 ( 27 % )   ; 3.3V          ; --           ;
; 8        ; 28 / 28 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 316        ; 8        ; gpio_o[2]                                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 307        ; 8        ; FT_D[29]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 305        ; 8        ; FT_D[21]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 313        ; 8        ; FT_D[20]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 303        ; 8        ; FT_BE[0]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 301        ; 8        ; FT_D[6]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 289        ; 8        ; FT_D[3]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 291        ; 8        ; FT_D[2]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 293        ; 8        ; FT_D[15]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 295        ; 8        ; FT_D[14]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 227        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; A13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; FT_D[10]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; B2       ; 318        ; 8        ; FT_D[18]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B3       ; 309        ; 8        ; FT_D[25]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 311        ; 8        ; FT_D[17]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 306        ; 8        ; FT_D[27]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 304        ; 8        ; FT_D[23]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 299        ; 8        ; FT_WRn                                         ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 294        ; 8        ; FT_D[4]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 292        ; 8        ; FT_D[0]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 223        ; 6        ; FT_BE[3]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; B12      ; 221        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B13      ; 225        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1A       ; FT_D[9]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 312        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 314        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C9       ; 290        ; 8        ; FT_D[7]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 288        ; 8        ; FT_D[13]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 226        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C12      ; 224        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C13      ; 219        ; 6        ; uart_rxd_i                                     ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D2       ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 310        ; 8        ; FT_D[16]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 300        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 296        ; 8        ; FT_D[8]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 230        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D10      ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 217        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; E1       ; 14         ; 1A       ; FT_D[12]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; FT_D[11]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 6          ; 1A       ; FT_BE[1]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 18         ; 1B       ; FT_D[19]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; E6       ; 308        ; 8        ; FT_D[22]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 302        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 298        ; 8        ; FT_RXFn                                        ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 222        ; 6        ; FT_TXEn                                        ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; E10      ; 228        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 202        ; 6        ; FT_D[1]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; E13      ; 198        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 12         ; 1A       ; FT_D[5]                                        ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; F2       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; FT_D[30]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; F6       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 220        ; 6        ; FT_BE[2]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; F9       ; 216        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 218        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F12      ; 200        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F13      ; 196        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; FT_D[28]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 192        ; 6        ; uart_txd_o                                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 194        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G12      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G13      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 21         ; 1B       ; FT_D[24]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 32         ; 1B       ; FT_D[26]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 34         ; 1B       ; FT_D[31]                                       ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 46         ; 2        ; FT_CLK                                         ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; H5       ; 44         ; 2        ; LMK_CLK                                        ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 42         ; 2        ; LMS_RESET                                      ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H9       ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H10      ; 182        ; 5        ; FPGA_LED_R                                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J7       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J8       ; 108        ; 3        ; rst_i                                          ; input  ; 1.8 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; J9       ; 180        ; 5        ; FPGA_LED_G                                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 158        ; 5        ; gpio_o[5]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J12      ; 178        ; 5        ; gpio_o[3]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 181        ; 5        ; gpio_o[7]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 67         ; 2        ; LMS_TXEN                                       ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K6       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K7       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K8       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 156        ; 5        ; FPGA_I2C_SCL                                   ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; K11      ; 157        ; 5        ; FPGA_I2C_SDA                                   ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 176        ; 5        ; gpio_o[0]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; K13      ; 179        ; 5        ; gpio_o[6]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 66         ; 2        ; LMS_RXEN                                       ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L5       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 1.8V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 1.8V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 1.8V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L11      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L12      ; 159        ; 5        ; gpio_o[4]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 177        ; 5        ; gpio_o[1]                                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M6       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M8       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M9       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M10      ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M11      ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M12      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M13      ; 100        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N5       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N6       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N9       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N10      ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; N12      ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; FPGA_LED_R   ; Missing drive strength               ;
; FPGA_LED_G   ; Missing drive strength               ;
; uart_txd_o   ; Missing drive strength               ;
; LMS_RESET    ; Missing drive strength and slew rate ;
; LMS_TXEN     ; Missing drive strength and slew rate ;
; LMS_RXEN     ; Missing drive strength and slew rate ;
; FT_WRn       ; Missing drive strength               ;
; gpio_o[7]    ; Missing drive strength               ;
; gpio_o[6]    ; Missing drive strength               ;
; gpio_o[5]    ; Missing drive strength               ;
; gpio_o[4]    ; Missing drive strength               ;
; gpio_o[3]    ; Missing drive strength               ;
; gpio_o[2]    ; Missing drive strength               ;
; gpio_o[1]    ; Missing drive strength               ;
; gpio_o[0]    ; Missing drive strength               ;
; FT_BE[3]     ; Missing drive strength               ;
; FT_BE[2]     ; Missing drive strength               ;
; FT_BE[1]     ; Missing drive strength               ;
; FT_BE[0]     ; Missing drive strength               ;
; FT_D[31]     ; Missing drive strength               ;
; FT_D[30]     ; Missing drive strength               ;
; FT_D[29]     ; Missing drive strength               ;
; FT_D[28]     ; Missing drive strength               ;
; FT_D[27]     ; Missing drive strength               ;
; FT_D[26]     ; Missing drive strength               ;
; FT_D[25]     ; Missing drive strength               ;
; FT_D[24]     ; Missing drive strength               ;
; FT_D[23]     ; Missing drive strength               ;
; FT_D[22]     ; Missing drive strength               ;
; FT_D[21]     ; Missing drive strength               ;
; FT_D[20]     ; Missing drive strength               ;
; FT_D[19]     ; Missing drive strength               ;
; FT_D[18]     ; Missing drive strength               ;
; FT_D[17]     ; Missing drive strength               ;
; FT_D[16]     ; Missing drive strength               ;
; FT_D[15]     ; Missing drive strength               ;
; FT_D[14]     ; Missing drive strength               ;
; FT_D[13]     ; Missing drive strength               ;
; FT_D[12]     ; Missing drive strength               ;
; FT_D[11]     ; Missing drive strength               ;
; FT_D[10]     ; Missing drive strength               ;
; FT_D[9]      ; Missing drive strength               ;
; FT_D[8]      ; Missing drive strength               ;
; FT_D[7]      ; Missing drive strength               ;
; FT_D[6]      ; Missing drive strength               ;
; FT_D[5]      ; Missing drive strength               ;
; FT_D[4]      ; Missing drive strength               ;
; FT_D[3]      ; Missing drive strength               ;
; FT_D[2]      ; Missing drive strength               ;
; FT_D[1]      ; Missing drive strength               ;
; FT_D[0]      ; Missing drive strength               ;
; FPGA_I2C_SDA ; Missing drive strength               ;
; FPGA_I2C_SCL ; Missing drive strength               ;
; FPGA_LED_R   ; Missing location assignment          ;
; FPGA_LED_G   ; Missing location assignment          ;
; uart_txd_o   ; Missing location assignment          ;
; LMS_RESET    ; Missing location assignment          ;
; LMS_TXEN     ; Missing location assignment          ;
; LMS_RXEN     ; Missing location assignment          ;
; FT_WRn       ; Missing location assignment          ;
; gpio_o[7]    ; Missing location assignment          ;
; gpio_o[6]    ; Missing location assignment          ;
; gpio_o[5]    ; Missing location assignment          ;
; gpio_o[4]    ; Missing location assignment          ;
; gpio_o[3]    ; Missing location assignment          ;
; gpio_o[2]    ; Missing location assignment          ;
; gpio_o[1]    ; Missing location assignment          ;
; gpio_o[0]    ; Missing location assignment          ;
; FT_BE[3]     ; Missing location assignment          ;
; FT_BE[2]     ; Missing location assignment          ;
; FT_BE[1]     ; Missing location assignment          ;
; FT_BE[0]     ; Missing location assignment          ;
; FT_D[31]     ; Missing location assignment          ;
; FT_D[30]     ; Missing location assignment          ;
; FT_D[29]     ; Missing location assignment          ;
; FT_D[28]     ; Missing location assignment          ;
; FT_D[27]     ; Missing location assignment          ;
; FT_D[26]     ; Missing location assignment          ;
; FT_D[25]     ; Missing location assignment          ;
; FT_D[24]     ; Missing location assignment          ;
; FT_D[23]     ; Missing location assignment          ;
; FT_D[22]     ; Missing location assignment          ;
; FT_D[21]     ; Missing location assignment          ;
; FT_D[20]     ; Missing location assignment          ;
; FT_D[19]     ; Missing location assignment          ;
; FT_D[18]     ; Missing location assignment          ;
; FT_D[17]     ; Missing location assignment          ;
; FT_D[16]     ; Missing location assignment          ;
; FT_D[15]     ; Missing location assignment          ;
; FT_D[14]     ; Missing location assignment          ;
; FT_D[13]     ; Missing location assignment          ;
; FT_D[12]     ; Missing location assignment          ;
; FT_D[11]     ; Missing location assignment          ;
; FT_D[10]     ; Missing location assignment          ;
; FT_D[9]      ; Missing location assignment          ;
; FT_D[8]      ; Missing location assignment          ;
; FT_D[7]      ; Missing location assignment          ;
; FT_D[6]      ; Missing location assignment          ;
; FT_D[5]      ; Missing location assignment          ;
; FT_D[4]      ; Missing location assignment          ;
; FT_D[3]      ; Missing location assignment          ;
; FT_D[2]      ; Missing location assignment          ;
; FT_D[1]      ; Missing location assignment          ;
; FT_D[0]      ; Missing location assignment          ;
; FPGA_I2C_SDA ; Missing location assignment          ;
; FPGA_I2C_SCL ; Missing location assignment          ;
; LMK_CLK      ; Missing location assignment          ;
; FT_RXFn      ; Missing location assignment          ;
; FT_CLK       ; Missing location assignment          ;
; rst_i        ; Missing location assignment          ;
; FT_TXEn      ; Missing location assignment          ;
; uart_rxd_i   ; Missing location assignment          ;
+--------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                  ; Entity Name                                          ; Library Name ;
+---------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |limesdr-mini_factory_top                                                                                     ; 4808 (1)    ; 1864 (0)                  ; 73 (73)       ; 196864      ; 25   ; 1          ; 0            ; 0       ; 0         ; 59   ; 0            ; 2944 (1)     ; 407 (0)           ; 1457 (0)         ; 0          ; |limesdr-mini_factory_top                                                                                                                                                                                                                            ; limesdr-mini_factory_top                             ; work         ;
;    |FT601_top:inst|                                                                                           ; 483 (0)     ; 346 (0)                   ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (0)      ; 141 (0)           ; 206 (0)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst                                                                                                                                                                                                             ; FT601_top                                            ; work         ;
;       |FT601:ft_fsm|                                                                                          ; 116 (116)   ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 33 (33)           ; 29 (29)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|FT601:ft_fsm                                                                                                                                                                                                ; FT601                                                ; work         ;
;       |FT601_arb:ftdi_arbiter|                                                                                ; 37 (37)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 20 (20)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|FT601_arb:ftdi_arbiter                                                                                                                                                                                      ; FT601_arb                                            ; work         ;
;       |fifo_inst:EP02_fifo|                                                                                   ; 107 (0)     ; 89 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 48 (0)            ; 41 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo                                                                                                                                                                                         ; fifo_inst                                            ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                  ; 107 (0)     ; 89 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 48 (0)            ; 41 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                       ; dcfifo_mixed_widths                                  ; work         ;
;             |dcfifo_r9n1:auto_generated|                                                                      ; 107 (30)    ; 89 (27)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (3)       ; 48 (22)           ; 41 (6)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated                                                                                                            ; dcfifo_r9n1                                          ; work         ;
;                |a_graycounter_fub:wrptr_g1p|                                                                  ; 20 (20)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 12 (12)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                ; a_graycounter_fub                                    ; work         ;
;                |a_graycounter_jg6:rdptr_g1p|                                                                  ; 21 (21)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 12 (12)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                ; a_graycounter_jg6                                    ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                                                                   ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                 ; alt_synch_pipe_0ol                                   ; work         ;
;                   |dffpipe_hd9:dffpipe14|                                                                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                           ; dffpipe_hd9                                          ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                                                                   ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 8 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                 ; alt_synch_pipe_1ol                                   ; work         ;
;                   |dffpipe_id9:dffpipe17|                                                                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 8 (8)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                           ; dffpipe_id9                                          ; work         ;
;                |altsyncram_v241:fifo_ram|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|altsyncram_v241:fifo_ram                                                                                   ; altsyncram_v241                                      ; work         ;
;                |cmpr_5h5:rdempty_eq_comp|                                                                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                   ; cmpr_5h5                                             ; work         ;
;                |cmpr_5h5:wrfull_eq_comp|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                    ; cmpr_5h5                                             ; work         ;
;       |fifo_inst:EP82_fifo|                                                                                   ; 124 (0)     ; 106 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 41 (0)            ; 66 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo                                                                                                                                                                                         ; fifo_inst                                            ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                  ; 124 (0)     ; 106 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 41 (0)            ; 66 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                       ; dcfifo_mixed_widths                                  ; work         ;
;             |dcfifo_r9n1:auto_generated|                                                                      ; 124 (36)    ; 106 (27)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (6)       ; 41 (16)           ; 66 (9)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated                                                                                                            ; dcfifo_r9n1                                          ; work         ;
;                |a_gray2bin_kra:rdptr_g_gray2bin|                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_gray2bin_kra:rdptr_g_gray2bin                                                                            ; a_gray2bin_kra                                       ; work         ;
;                |a_gray2bin_kra:rs_dgwp_gray2bin|                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_gray2bin_kra:rs_dgwp_gray2bin                                                                            ; a_gray2bin_kra                                       ; work         ;
;                |a_graycounter_fub:wrptr_g1p|                                                                  ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                ; a_graycounter_fub                                    ; work         ;
;                |a_graycounter_jg6:rdptr_g1p|                                                                  ; 21 (21)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 17 (17)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                ; a_graycounter_jg6                                    ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                                                                   ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                 ; alt_synch_pipe_0ol                                   ; work         ;
;                   |dffpipe_hd9:dffpipe14|                                                                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                           ; dffpipe_hd9                                          ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                                                                   ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                 ; alt_synch_pipe_1ol                                   ; work         ;
;                   |dffpipe_id9:dffpipe17|                                                                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                           ; dffpipe_id9                                          ; work         ;
;                |altsyncram_v241:fifo_ram|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|altsyncram_v241:fifo_ram                                                                                   ; altsyncram_v241                                      ; work         ;
;                |cmpr_5h5:rdempty_eq_comp|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                   ; cmpr_5h5                                             ; work         ;
;                |cmpr_5h5:rdfull_eq_comp|                                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:rdfull_eq_comp                                                                                    ; cmpr_5h5                                             ; work         ;
;                |cmpr_5h5:wrfull_eq_comp|                                                                      ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                    ; cmpr_5h5                                             ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                     ; dffpipe_8d9                                          ; work         ;
;                |dffpipe_gd9:rs_brp|                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|dffpipe_gd9:rs_brp                                                                                         ; dffpipe_gd9                                          ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|dffpipe_gd9:rs_bwp                                                                                         ; dffpipe_gd9                                          ; work         ;
;       |fifo_inst:EP83_fifo|                                                                                   ; 108 (0)     ; 78 (0)                    ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 19 (0)            ; 59 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo                                                                                                                                                                                         ; fifo_inst                                            ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                  ; 108 (0)     ; 78 (0)                    ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 19 (0)            ; 59 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                       ; dcfifo_mixed_widths                                  ; work         ;
;             |dcfifo_6en1:auto_generated|                                                                      ; 108 (29)    ; 78 (13)                   ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (12)      ; 19 (8)            ; 59 (6)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated                                                                                                            ; dcfifo_6en1                                          ; work         ;
;                |a_gray2bin_usa:rdptr_g_gray2bin|                                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_gray2bin_usa:rdptr_g_gray2bin                                                                            ; a_gray2bin_usa                                       ; work         ;
;                |a_gray2bin_usa:rs_dgwp_gray2bin|                                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_gray2bin_usa:rs_dgwp_gray2bin                                                                            ; a_gray2bin_usa                                       ; work         ;
;                |a_graycounter_sh6:rdptr_g1p|                                                                  ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|a_graycounter_sh6:rdptr_g1p                                                                                ; a_graycounter_sh6                                    ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                   ; 25 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 8 (0)             ; 16 (0)           ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                 ; alt_synch_pipe_apl                                   ; work         ;
;                   |dffpipe_se9:dffpipe14|                                                                     ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 16 (16)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe14                                                           ; dffpipe_se9                                          ; work         ;
;                |altsyncram_vp01:fifo_ram|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|altsyncram_vp01:fifo_ram                                                                                   ; altsyncram_vp01                                      ; work         ;
;                |cmpr_fi5:rdempty_eq_comp|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cmpr_fi5:rdempty_eq_comp                                                                                   ; cmpr_fi5                                             ; work         ;
;                |cmpr_gi5:rdfull_eq_comp|                                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cmpr_gi5:rdfull_eq_comp                                                                                    ; cmpr_gi5                                             ; work         ;
;                |cntr_red:cntr_b|                                                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|cntr_red:cntr_b                                                                                            ; cntr_red                                             ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                     ; dffpipe_8d9                                          ; work         ;
;                |dffpipe_qe9:rs_bwp|                                                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_qe9:rs_bwp                                                                                         ; dffpipe_qe9                                          ; work         ;
;                |dffpipe_re9:rs_brp|                                                                           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; 0          ; |limesdr-mini_factory_top|FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|dffpipe_re9:rs_brp                                                                                         ; dffpipe_re9                                          ; work         ;
;    |neo430_test:inst5|                                                                                        ; 4328 (3)    ; 1518 (1)                  ; 0 (0)         ; 49408       ; 7    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2807 (2)     ; 266 (1)           ; 1255 (0)         ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5                                                                                                                                                                                                          ; neo430_test                                          ; work         ;
;       |factory:u0|                                                                                            ; 1321 (0)    ; 715 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 562 (0)      ; 78 (0)            ; 681 (0)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0                                                                                                                                                                                               ; factory                                              ; factory      ;
;          |altera_dual_boot:dual_boot_0|                                                                       ; 233 (0)     ; 169 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 63 (0)            ; 106 (0)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0                                                                                                                                                                  ; altera_dual_boot                                     ; factory      ;
;             |alt_dual_boot_avmm:alt_dual_boot_avmm_comp|                                                      ; 233 (30)    ; 169 (17)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (7)       ; 63 (15)           ; 106 (21)         ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                                       ; alt_dual_boot_avmm                                   ; factory      ;
;                |alt_dual_boot:alt_dual_boot|                                                                  ; 209 (132)   ; 152 (76)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (56)      ; 48 (19)           ; 104 (57)         ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                                           ; alt_dual_boot                                        ; factory      ;
;                   |lpm_counter:counter|                                                                       ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter                                                                       ; lpm_counter                                          ; work         ;
;                      |cntr_d7i:auto_generated|                                                                ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated                                               ; cntr_d7i                                             ; work         ;
;                   |lpm_shiftreg:read_reg|                                                                     ; 29 (29)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg                                                                     ; lpm_shiftreg                                         ; work         ;
;                   |lpm_shiftreg:write_reg|                                                                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg                                                                    ; lpm_shiftreg                                         ; work         ;
;          |altera_onchip_flash:onchip_flash_0|                                                                 ; 574 (0)     ; 283 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 257 (0)      ; 5 (0)             ; 312 (0)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                            ; altera_onchip_flash                                  ; factory      ;
;             |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                     ; 87 (87)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 62 (62)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                ; altera_onchip_flash_avmm_csr_controller              ; factory      ;
;             |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                   ; 487 (424)   ; 250 (214)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 233 (206)    ; 4 (2)             ; 250 (215)        ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                              ; altera_onchip_flash_avmm_data_controller             ; factory      ;
;                |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker| ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker ; altera_onchip_flash_a_address_write_protection_check ; factory      ;
;                |altera_onchip_flash_convert_address:address_convertor|                                        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                        ; altera_onchip_flash_convert_address                  ; factory      ;
;                |altera_onchip_flash_convert_sector:sector_convertor|                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                          ; altera_onchip_flash_convert_sector                   ; factory      ;
;                |altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker ; altera_onchip_flash_s_address_write_protection_check ; factory      ;
;                |altera_std_synchronizer:stdsync_busy_clear|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                   ; altera_std_synchronizer                              ; work         ;
;                |altera_std_synchronizer:stdsync_busy|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                         ; altera_std_synchronizer                              ; work         ;
;                |lpm_shiftreg:ufm_data_shiftreg|                                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                               ; lpm_shiftreg                                         ; work         ;
;             |altera_onchip_flash_block:altera_onchip_flash_block|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                        ; altera_onchip_flash_block                            ; factory      ;
;          |altera_reset_controller:rst_controller|                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller                                                                                                                                                        ; altera_reset_controller                              ; factory      ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                             ; altera_reset_synchronizer                            ; factory      ;
;          |avs_fifo_int:avs_fifo_int_0|                                                                        ; 44 (44)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 35 (35)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|avs_fifo_int:avs_fifo_int_0                                                                                                                                                                   ; avs_fifo_int                                         ; factory      ;
;          |factory_mm_interconnect_0:mm_interconnect_0|                                                        ; 241 (0)     ; 120 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 7 (0)             ; 153 (0)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0                                                                                                                                                   ; factory_mm_interconnect_0                            ; factory      ;
;             |altera_avalon_sc_fifo:avs_fifo_int_0_avs_s0_agent_rsp_fifo|                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_fifo_int_0_avs_s0_agent_rsp_fifo                                                                                        ; altera_avalon_sc_fifo                                ; factory      ;
;             |altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo|                                         ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo                                                                                           ; altera_avalon_sc_fifo                                ; factory      ;
;             |altera_avalon_sc_fifo:i2c_opencores_0_avalon_slave_0_agent_rsp_fifo|                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_0_avalon_slave_0_agent_rsp_fifo                                                                               ; altera_avalon_sc_fifo                                ; factory      ;
;             |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                         ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                           ; altera_avalon_sc_fifo                                ; factory      ;
;             |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                          ; altera_avalon_sc_fifo                                ; factory      ;
;             |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                   ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                                ; factory      ;
;             |altera_merlin_master_agent:bridge_0_avalon_master_agent|                                         ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_0_avalon_master_agent                                                                                           ; altera_merlin_master_agent                           ; factory      ;
;             |altera_merlin_master_translator:bridge_0_avalon_master_translator|                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator                                                                                 ; altera_merlin_master_translator                      ; factory      ;
;             |altera_merlin_slave_agent:onchip_flash_0_csr_agent|                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                ; altera_merlin_slave_agent                            ; factory      ;
;             |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                               ; altera_merlin_slave_agent                            ; factory      ;
;             |altera_merlin_slave_translator:avs_fifo_int_0_avs_s0_translator|                                 ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avs_fifo_int_0_avs_s0_translator                                                                                   ; altera_merlin_slave_translator                       ; factory      ;
;             |altera_merlin_slave_translator:dual_boot_0_avalon_translator|                                    ; 24 (24)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator                                                                                      ; altera_merlin_slave_translator                       ; factory      ;
;             |altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator|                        ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator                                                                          ; altera_merlin_slave_translator                       ; factory      ;
;             |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                    ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                      ; altera_merlin_slave_translator                       ; factory      ;
;             |altera_merlin_slave_translator:pio_0_s1_translator|                                              ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                ; altera_merlin_slave_translator                       ; factory      ;
;             |factory_mm_interconnect_0_router:router|                                                         ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (6)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|factory_mm_interconnect_0_router:router                                                                                                           ; factory_mm_interconnect_0_router                     ; factory      ;
;             |factory_mm_interconnect_0_rsp_mux:rsp_mux|                                                       ; 91 (91)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 49 (49)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|factory_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                         ; factory_mm_interconnect_0_rsp_mux                    ; factory      ;
;          |factory_pio_0:pio_0|                                                                                ; 24 (24)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|factory_pio_0:pio_0                                                                                                                                                                           ; factory_pio_0                                        ; factory      ;
;          |i2c_opencores:i2c_opencores_0|                                                                      ; 273 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (0)      ; 0 (0)             ; 129 (0)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0                                                                                                                                                                 ; i2c_opencores                                        ; factory      ;
;             |i2c_master_top:i2c_master_top_inst|                                                              ; 273 (82)    ; 128 (53)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (29)     ; 0 (0)             ; 129 (52)         ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst                                                                                                                              ; i2c_master_top                                       ; factory      ;
;                |i2c_master_byte_ctrl:byte_controller|                                                         ; 192 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (30)     ; 0 (0)             ; 77 (26)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                         ; i2c_master_byte_ctrl                                 ; factory      ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                        ; 136 (136)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 51 (51)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                      ; i2c_master_bit_ctrl                                  ; factory      ;
;       |neo430_top:u1|                                                                                         ; 3045 (87)   ; 802 (18)                  ; 0 (0)         ; 49408       ; 7    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2243 (66)    ; 187 (4)           ; 615 (18)         ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1                                                                                                                                                                                            ; neo430_top                                           ; work         ;
;          |neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|                                    ; 1549 (1549) ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1530 (1530)  ; 0 (0)             ; 19 (19)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst                                                                                                                            ; neo430_boot_rom                                      ; work         ;
;          |neo430_cpu:neo430_cpu_inst|                                                                         ; 612 (11)    ; 188 (2)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 418 (3)      ; 22 (0)            ; 172 (8)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst                                                                                                                                                                 ; neo430_cpu                                           ; work         ;
;             |neo430_addr_gen:neo430_addr_gen_inst|                                                            ; 93 (93)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 0 (0)             ; 18 (18)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst                                                                                                                            ; neo430_addr_gen                                      ; work         ;
;             |neo430_alu:neo430_alu_inst|                                                                      ; 262 (262)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 213 (213)    ; 4 (4)             ; 45 (45)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst                                                                                                                                      ; neo430_alu                                           ; work         ;
;             |neo430_control:neo430_control_inst|                                                              ; 161 (161)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 12 (12)           ; 76 (76)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst                                                                                                                              ; neo430_control                                       ; work         ;
;             |neo430_reg_file:neo430_reg_file_inst|                                                            ; 88 (88)     ; 33 (33)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 6 (6)             ; 28 (28)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst                                                                                                                            ; neo430_reg_file                                      ; work         ;
;                |altsyncram:reg_file_rtl_0|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0                                                                                                  ; altsyncram                                           ; work         ;
;                   |altsyncram_inb1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_inb1:auto_generated                                                                   ; altsyncram_inb1                                      ; work         ;
;          |neo430_dmem:neo430_dmem_inst|                                                                       ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst                                                                                                                                                               ; neo430_dmem                                          ; work         ;
;             |altsyncram:dmem_file[0][15]__1|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1                                                                                                                                ; altsyncram                                           ; work         ;
;                |altsyncram_np71:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_np71:auto_generated                                                                                                 ; altsyncram_np71                                      ; work         ;
;             |altsyncram:dmem_file[0][7]__2|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2                                                                                                                                 ; altsyncram                                           ; work         ;
;                |altsyncram_np71:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2|altsyncram_np71:auto_generated                                                                                                  ; altsyncram_np71                                      ; work         ;
;          |neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|                                                ; 57 (57)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 20 (20)           ; 32 (32)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst                                                                                                                                        ; neo430_gpio                                          ; work         ;
;          |neo430_imem:neo430_imem_inst|                                                                       ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst                                                                                                                                                               ; neo430_imem                                          ; work         ;
;             |altsyncram:imem_file_noinit_h_rtl_0|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|altsyncram:imem_file_noinit_h_rtl_0                                                                                                                           ; altsyncram                                           ; work         ;
;                |altsyncram_gr31:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|altsyncram:imem_file_noinit_h_rtl_0|altsyncram_gr31:auto_generated                                                                                            ; altsyncram_gr31                                      ; work         ;
;             |altsyncram:imem_file_noinit_l_rtl_0|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|altsyncram:imem_file_noinit_l_rtl_0                                                                                                                           ; altsyncram                                           ; work         ;
;                |altsyncram_gr31:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|altsyncram:imem_file_noinit_l_rtl_0|altsyncram_gr31:auto_generated                                                                                            ; altsyncram_gr31                                      ; work         ;
;          |neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|                                          ; 193 (193)   ; 131 (131)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 32 (32)           ; 100 (100)        ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst                                                                                                                                  ; neo430_muldiv                                        ; work         ;
;          |neo430_sysconfig:neo430_sysconfig_inst|                                                             ; 92 (92)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 29 (29)           ; 52 (52)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_sysconfig:neo430_sysconfig_inst                                                                                                                                                     ; neo430_sysconfig                                     ; work         ;
;          |neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|                                             ; 87 (87)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 5 (5)             ; 51 (51)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst                                                                                                                                     ; neo430_timer                                         ; work         ;
;          |neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|                                             ; 188 (188)   ; 117 (117)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 28 (28)           ; 93 (93)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst                                                                                                                                     ; neo430_usart                                         ; work         ;
;          |neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|                                     ; 141 (141)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 45 (45)           ; 61 (61)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst                                                                                                                             ; neo430_wb_interface                                  ; work         ;
;          |neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|                                                   ; 48 (48)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 33 (33)          ; 0          ; |limesdr-mini_factory_top|neo430_test:inst5|neo430_top:u1|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst                                                                                                                                           ; neo430_wdt                                           ; work         ;
+---------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; FPGA_LED_R   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FPGA_LED_G   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; uart_txd_o   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LMS_RESET    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LMS_TXEN     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LMS_RXEN     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FT_WRn       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; gpio_o[7]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[6]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[5]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[4]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[3]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[2]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[1]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; gpio_o[0]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FT_BE[3]     ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_BE[2]     ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_BE[1]     ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_BE[0]     ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[31]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[30]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[29]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[28]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[27]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[26]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[25]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[24]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[23]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[22]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[21]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[20]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[19]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[18]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[17]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[16]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[15]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[14]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[13]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[12]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[11]     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[10]     ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[9]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[8]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[7]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[6]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[5]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[4]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[3]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[2]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[1]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FT_D[0]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps ; (0) 0 ps ;
; FPGA_I2C_SDA ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; FPGA_I2C_SCL ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; LMK_CLK      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; FT_RXFn      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; FT_CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; rst_i        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; FT_TXEn      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; uart_rxd_i   ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FT_BE[3]                                                                                                                                                                            ;                   ;         ;
; FT_BE[2]                                                                                                                                                                            ;                   ;         ;
; FT_BE[1]                                                                                                                                                                            ;                   ;         ;
; FT_BE[0]                                                                                                                                                                            ;                   ;         ;
; FT_D[31]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[31]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[30]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[30]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[29]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[29]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[28]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[28]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[27]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[27]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[26]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[26]                                                                                                                                      ; 1                 ; 0       ;
; FT_D[25]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[25]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[24]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[24]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[23]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[23]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[22]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[22]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[21]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[21]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[20]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[20]                                                                                                                                      ; 0                 ; 0       ;
; FT_D[19]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[19]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[18]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[18]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[17]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[17]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[16]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[16]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[15]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[15]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[14]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[14]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[13]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601_arb:ftdi_arbiter|Selector1~8                                                                                                                            ; 0                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[13]                                                                                                                                      ; 0                 ; 0       ;
; FT_D[12]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601_arb:ftdi_arbiter|Selector1~4                                                                                                                            ; 1                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[12]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[11]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[11]~feeder                                                                                                                               ; 0                 ; 0       ;
; FT_D[10]                                                                                                                                                                            ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[10]~feeder                                                                                                                               ; 1                 ; 0       ;
; FT_D[9]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601_arb:ftdi_arbiter|Selector5~0                                                                                                                            ; 0                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[9]                                                                                                                                       ; 0                 ; 0       ;
; FT_D[8]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601_arb:ftdi_arbiter|Selector1~7                                                                                                                            ; 1                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[8]~feeder                                                                                                                                ; 1                 ; 0       ;
; FT_D[7]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[7]~feeder                                                                                                                                ; 1                 ; 0       ;
; FT_D[6]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[6]~feeder                                                                                                                                ; 0                 ; 0       ;
; FT_D[5]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[5]~feeder                                                                                                                                ; 0                 ; 0       ;
; FT_D[4]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[4]~feeder                                                                                                                                ; 1                 ; 0       ;
; FT_D[3]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[3]~feeder                                                                                                                                ; 1                 ; 0       ;
; FT_D[2]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[2]~feeder                                                                                                                                ; 0                 ; 0       ;
; FT_D[1]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[1]~feeder                                                                                                                                ; 0                 ; 0       ;
; FT_D[0]                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data[0]~feeder                                                                                                                                ; 0                 ; 0       ;
; FPGA_I2C_SDA                                                                                                                                                                        ;                   ;         ;
;      - neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 0                 ; 6       ;
; FPGA_I2C_SCL                                                                                                                                                                        ;                   ;         ;
;      - neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0 ; 0                 ; 6       ;
; LMK_CLK                                                                                                                                                                             ;                   ;         ;
;      - neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_reg                           ; 0                 ; 0       ;
;      - neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_reg                       ; 0                 ; 0       ;
;      - neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_write_reg                 ; 0                 ; 0       ;
;      - neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drclk~0                                  ; 0                 ; 0       ;
; FT_RXFn                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|Selector2~0                                                                                                                                      ; 0                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|Selector37~1                                                                                                                                     ; 0                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|Selector35~0                                                                                                                                     ; 0                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|RD_data_valid_int~1                                                                                                                              ; 0                 ; 0       ;
;      - FT601_top:inst|FT601:ft_fsm|WR_data_req_int~0                                                                                                                                ; 0                 ; 0       ;
; FT_CLK                                                                                                                                                                              ;                   ;         ;
; rst_i                                                                                                                                                                               ;                   ;         ;
; FT_TXEn                                                                                                                                                                             ;                   ;         ;
;      - FT601_top:inst|FT601:ft_fsm|process_4~0                                                                                                                                      ; 0                 ; 0       ;
; uart_rxd_i                                                                                                                                                                          ;                   ;         ;
;      - neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_sync[4]~feeder                                                                ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                             ; Location               ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FT601_top:inst|FT601:ft_fsm|be[0]~en                                                                                                                                             ; DDIOOECELL_X14_Y17_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|be[1]~en                                                                                                                                             ; DDIOOECELL_X25_Y24_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|be[2]~en                                                                                                                                             ; DDIOOECELL_X50_Y22_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|be[3]~en                                                                                                                                             ; DDIOOECELL_X50_Y22_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|current_state.data_trnsf                                                                                                                             ; FF_X15_Y16_N17         ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[0]~en                                                                                                                                           ; DDIOOECELL_X19_Y17_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[10]~en                                                                                                                                          ; DDIOOECELL_X25_Y23_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[11]~en                                                                                                                                          ; DDIOOECELL_X25_Y24_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[12]~en                                                                                                                                          ; DDIOOECELL_X25_Y22_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[13]~en                                                                                                                                          ; DDIOOECELL_X21_Y17_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[14]~en                                                                                                                                          ; DDIOOECELL_X16_Y17_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[15]~en                                                                                                                                          ; DDIOOECELL_X16_Y17_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[16]~en                                                                                                                                          ; DDIOOECELL_X10_Y17_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[17]~en                                                                                                                                          ; DDIOOECELL_X10_Y17_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[18]~en                                                                                                                                          ; DDIOOECELL_X8_Y17_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[19]~en                                                                                                                                          ; DDIOOECELL_X0_Y15_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[1]~en                                                                                                                                           ; DDIOOECELL_X50_Y16_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[20]~en                                                                                                                                          ; DDIOOECELL_X8_Y17_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[21]~en                                                                                                                                          ; DDIOOECELL_X12_Y17_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[22]~en                                                                                                                                          ; DDIOOECELL_X12_Y17_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[23]~en                                                                                                                                          ; DDIOOECELL_X12_Y17_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[24]~en                                                                                                                                          ; DDIOOECELL_X0_Y14_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[25]~en                                                                                                                                          ; DDIOOECELL_X10_Y17_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[26]~en                                                                                                                                          ; DDIOOECELL_X0_Y11_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[27]~en                                                                                                                                          ; DDIOOECELL_X12_Y17_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[28]~en                                                                                                                                          ; DDIOOECELL_X0_Y12_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[29]~en                                                                                                                                          ; DDIOOECELL_X12_Y17_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[2]~en                                                                                                                                           ; DDIOOECELL_X19_Y17_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[30]~en                                                                                                                                          ; DDIOOECELL_X0_Y12_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[31]~en                                                                                                                                          ; DDIOOECELL_X0_Y11_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[3]~en                                                                                                                                           ; DDIOOECELL_X19_Y17_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[4]~en                                                                                                                                           ; DDIOOECELL_X19_Y17_N33 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[5]~en                                                                                                                                           ; DDIOOECELL_X25_Y22_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[6]~en                                                                                                                                           ; DDIOOECELL_X14_Y17_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[7]~en                                                                                                                                           ; DDIOOECELL_X19_Y17_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[8]~en                                                                                                                                           ; DDIOOECELL_X16_Y17_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601:ft_fsm|data[9]~en                                                                                                                                           ; DDIOOECELL_X25_Y23_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|FT601_arb:ftdi_arbiter|fsm_epgo~0                                                                                                                                 ; LCCOMB_X21_Y12_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|valid_rdreq~0                                                    ; LCCOMB_X25_Y8_N10      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|valid_wrreq~1                                                    ; LCCOMB_X22_Y8_N16      ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|valid_rdreq~0                                                    ; LCCOMB_X22_Y14_N28     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|valid_wrreq~0                                                    ; LCCOMB_X24_Y14_N4      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|_~1                                                              ; LCCOMB_X12_Y12_N12     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|valid_rdreq~1                                                    ; LCCOMB_X12_Y12_N20     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FT_CLK                                                                                                                                                                           ; PIN_H4                 ; 348     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; LMK_CLK                                                                                                                                                                          ; PIN_H5                 ; 1455    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; LMK_CLK                                                                                                                                                                          ; PIN_H5                 ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|always5~0                                       ; LCCOMB_X28_Y11_N14     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_msm_cs1[3]~0                                ; LCCOMB_X27_Y18_N24     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_msm_cs2[3]~0                                ; LCCOMB_X27_Y18_N30     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                            ; FF_X28_Y11_N25         ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~10                                         ; LCCOMB_X27_Y19_N10     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~11                                         ; LCCOMB_X27_Y19_N16     ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~12                                         ; LCCOMB_X27_Y19_N22     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                ; FF_X27_Y19_N3          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|_~0 ; LCCOMB_X27_Y17_N24     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|next_state.STATE_SAME~0                         ; LCCOMB_X26_Y19_N16     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rd_boot_sel~0                                   ; LCCOMB_X28_Y18_N8      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[2]~7                          ; LCCOMB_X22_Y11_N10     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                          ; FF_X26_Y19_N27         ; 10      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[7]~0                             ; LCCOMB_X28_Y18_N26     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[2]~6                                                      ; LCCOMB_X29_Y12_N12     ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata~7                                                         ; LCCOMB_X29_Y12_N18     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk                                                           ; LCCOMB_X26_Y22_N18     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk                                                           ; LCCOMB_X26_Y22_N18     ; 168     ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|rst_timer                                                                   ; LCCOMB_X22_Y11_N4      ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2]~1                  ; LCCOMB_X27_Y12_N26     ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]~1                                     ; LCCOMB_X28_Y9_N8       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                         ; FF_X24_Y13_N5          ; 194     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal2~0                                           ; LCCOMB_X28_Y16_N22     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                                          ; LCCOMB_X19_Y13_N12     ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[2]~2                           ; LCCOMB_X24_Y11_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[1]~1                                    ; LCCOMB_X25_Y11_N12     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~6                                   ; LCCOMB_X17_Y13_N14     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~38                                     ; LCCOMB_X15_Y13_N12     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1]~1                  ; LCCOMB_X25_Y11_N14     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13]~2                         ; LCCOMB_X24_Y13_N8      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                         ; FF_X20_Y11_N15         ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                        ; FF_X20_Y11_N31         ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~13                                  ; LCCOMB_X14_Y14_N20     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                       ; FF_X14_Y12_N31         ; 51      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                      ; FF_X14_Y12_N11         ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~28                                     ; LCCOMB_X14_Y12_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                          ; UNVM_X0_Y18_N40        ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; FF_X26_Y9_N11          ; 231     ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; FF_X26_Y9_N11          ; 104     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|avs_fifo_int:avs_fifo_int_0|fifo_rst                                                                                                                ; FF_X27_Y1_N13          ; 107     ; Async. clear               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; neo430_test:inst5|factory:u0|factory_pio_0:pio_0|data_out[1]~4                                                                                                                   ; LCCOMB_X29_Y7_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[0]~9                                                                            ; LCCOMB_X24_Y5_N10      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[4]~4                                                                            ; LCCOMB_X24_Y5_N18      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|ctr[7]~1                                                                           ; LCCOMB_X25_Y7_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~5                                 ; LCCOMB_X22_Y7_N10      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~0                                     ; LCCOMB_X24_Y7_N28      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2  ; LCCOMB_X16_Y8_N6       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[11]~1                                                                         ; LCCOMB_X29_Y9_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|prer[6]~9                                                                          ; LCCOMB_X24_Y5_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|txr[4]~0                                                                           ; LCCOMB_X25_Y5_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|clock_generator~0                                                                                                                                ; LCCOMB_X43_Y13_N30     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|Mux8~0                                                                           ; LCCOMB_X37_Y16_N14     ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[4]~13                                                                 ; LCCOMB_X48_Y9_N6       ; 654     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|Selector47~0                                                                       ; LCCOMB_X44_Y12_N20     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|am[0]~0                                                                            ; LCCOMB_X43_Y11_N28     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[13]                                                                           ; FF_X46_Y11_N21         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[14]                                                                           ; FF_X46_Y11_N5          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[23]                                                                           ; FF_X44_Y11_N5          ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[26]                                                                           ; FF_X44_Y11_N27         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|irq_start                                                                          ; FF_X46_Y13_N25         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state.DECODE                                                                       ; FF_X43_Y10_N23         ; 33      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|rf_write~0                                                                       ; LCCOMB_X47_Y10_N24     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|sreg_write~0                                                                     ; LCCOMB_X47_Y10_N14     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|sreg~17                                                                          ; LCCOMB_X48_Y10_N30     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|dmem_file_access~0                                                                                                  ; LCCOMB_X44_Y13_N22     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|dmem_file_access~1                                                                                                  ; LCCOMB_X44_Y13_N14     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|dout[7]~0                                                                                    ; LCCOMB_X41_Y16_N30     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_en~0                                                                                     ; LCCOMB_X42_Y14_N6      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[0]~0                                                                                ; LCCOMB_X38_Y12_N10     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|imem_file_noinit_h~20                                                                                               ; LCCOMB_X44_Y13_N24     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|imem_file_noinit_l~20                                                                                               ; LCCOMB_X44_Y13_N8      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|opa[7]~2                                                                               ; LCCOMB_X35_Y16_N8      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|product[23]~2                                                                          ; LCCOMB_X35_Y16_N10     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|remainder[7]~1                                                                         ; LCCOMB_X35_Y16_N26     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|start                                                                                  ; FF_X35_Y16_N25         ; 68      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|start~0                                                                                ; LCCOMB_X35_Y16_N24     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_sysconfig:neo430_sysconfig_inst|irqvec_mem~115                                                                                            ; LCCOMB_X37_Y16_N6      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_sysconfig:neo430_sysconfig_inst|irqvec_mem~116                                                                                            ; LCCOMB_X37_Y16_N28     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_sysconfig:neo430_sysconfig_inst|irqvec_mem~117                                                                                            ; LCCOMB_X37_Y16_N10     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_sysconfig:neo430_sysconfig_inst|irqvec_mem~118                                                                                            ; LCCOMB_X36_Y16_N14     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_sysconfig:neo430_sysconfig_inst|rw_access~0                                                                                               ; LCCOMB_X35_Y13_N20     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|cnt[2]~3                                                                                  ; LCCOMB_X42_Y13_N0      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|ctrl[5]~0                                                                                 ; LCCOMB_X42_Y13_N14     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|rd_access~0                                                                               ; LCCOMB_X42_Y14_N8      ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|thres[7]~0                                                                                ; LCCOMB_X42_Y13_N20     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|baud[7]~0                                                                                 ; LCCOMB_X41_Y16_N26     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|ctrl[7]~0                                                                                 ; LCCOMB_X42_Y14_N14     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_bitcnt[0]~3                                                                           ; LCCOMB_X44_Y14_N16     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_rtx_sreg[2]~12                                                                        ; LCCOMB_X44_Y14_N14     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_rtx_unit~0                                                                            ; LCCOMB_X44_Y14_N18     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_baud_cnt[5]~11                                                                    ; LCCOMB_X47_Y18_N4      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_bitcnt[1]~2                                                                       ; LCCOMB_X47_Y17_N4      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_reg~1                                                                             ; LCCOMB_X47_Y17_N8      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_sreg[8]~0                                                                         ; LCCOMB_X44_Y17_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_unit~0                                                                            ; LCCOMB_X47_Y17_N18     ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_baud_cnt[7]~28                                                                    ; LCCOMB_X47_Y18_N0      ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_baud_cnt[7]~29                                                                    ; LCCOMB_X47_Y18_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_bitcnt[1]~2                                                                       ; LCCOMB_X47_Y18_N26     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_sreg~26                                                                           ; LCCOMB_X41_Y16_N28     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_unit~0                                                                            ; LCCOMB_X41_Y16_N24     ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|byte_en[3]~0                                                                      ; LCCOMB_X35_Y13_N8      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[16]~4                                                                     ; LCCOMB_X32_Y10_N28     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[3]                                                                        ; FF_X27_Y10_N9          ; 88      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[5]~5                                                                      ; LCCOMB_X32_Y10_N2      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[8]~6                                                                      ; LCCOMB_X31_Y13_N30     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[23]~2                                                                    ; LCCOMB_X25_Y8_N14      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[16]~3                                                                    ; LCCOMB_X35_Y13_N30     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[1]~0                                                                     ; LCCOMB_X32_Y10_N26     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[31]~1                                                                    ; LCCOMB_X35_Y13_N2      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[8]~2                                                                     ; LCCOMB_X35_Y13_N12     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|cnt[1]~53                                                                                       ; LCCOMB_X39_Y13_N8      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|wren                                                                                            ; LCCOMB_X39_Y13_N12     ; 21      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|rst_gen_sync[1]                                                                                                                                  ; FF_X46_Y16_N31         ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; neo430_test:inst5|neo430_top:u1|sys_rst                                                                                                                                          ; LCCOMB_X46_Y16_N30     ; 60      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; rst_i                                                                                                                                                                            ; PIN_J8                 ; 136     ; Async. clear               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; FT_CLK                                                                                                                                                 ; PIN_H4             ; 348     ; 11                                   ; Global Clock         ; GCLK4            ; --                        ;
; LMK_CLK                                                                                                                                                ; PIN_H5             ; 1455    ; 10                                   ; Global Clock         ; GCLK0            ; --                        ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk                                 ; LCCOMB_X26_Y22_N18 ; 168     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                ; LCCOMB_X19_Y13_N12 ; 2       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                ; UNVM_X0_Y18_N40    ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X26_Y9_N11      ; 231     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; neo430_test:inst5|factory:u0|avs_fifo_int:avs_fifo_int_0|fifo_rst                                                                                      ; FF_X27_Y1_N13      ; 107     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; rst_i                                                                                                                                                  ; PIN_J8             ; 136     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------+---------+
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[1]~20 ; 687     ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[2]~23 ; 664     ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[4]~13 ; 654     ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[3]~17 ; 650     ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[6]~14 ; 554     ;
+------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; FT601_top:inst|fifo_inst:EP02_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|altsyncram_v241:fifo_ram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None ; M9K_X23_Y8_N0                                                                                                                                                                                                                                      ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FT601_top:inst|fifo_inst:EP82_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r9n1:auto_generated|altsyncram_v241:fifo_ram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None ; M9K_X23_Y14_N0                                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|altsyncram_vp01:fifo_ram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 64           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 2048                        ; 64                          ; 4096                        ; 32                          ; 131072              ; 16   ; None ; M9K_X5_Y9_N0, M9K_X5_Y14_N0, M9K_X23_Y10_N0, M9K_X5_Y11_N0, M9K_X5_Y8_N0, M9K_X5_Y10_N0, M9K_X5_Y12_N0, M9K_X5_Y13_N0, M9K_X5_Y15_N0, M9K_X23_Y11_N0, M9K_X23_Y12_N0, M9K_X5_Y16_N0, M9K_X23_Y13_N0, M9K_X23_Y15_N0, M9K_X23_Y9_N0, M9K_X23_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neo430_test:inst5|neo430_top:u1|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_inb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1    ; None ; M9K_X45_Y10_N0                                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_np71:auto_generated|ALTSYNCRAM                               ; AUTO ; Single Port      ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X45_Y15_N0                                                                                                                                                                                                                                     ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neo430_test:inst5|neo430_top:u1|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2|altsyncram_np71:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X45_Y16_N0                                                                                                                                                                                                                                     ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|altsyncram:imem_file_noinit_h_rtl_0|altsyncram_gr31:auto_generated|ALTSYNCRAM                          ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2    ; None ; M9K_X45_Y14_N0, M9K_X45_Y13_N0                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neo430_test:inst5|neo430_top:u1|neo430_imem:neo430_imem_inst|altsyncram:imem_file_noinit_l_rtl_0|altsyncram_gr31:auto_generated|ALTSYNCRAM                          ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2    ; None ; M9K_X45_Y11_N0, M9K_X45_Y12_N0                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,080 / 49,625 ( 12 % ) ;
; C16 interconnects     ; 70 / 2,250 ( 3 % )      ;
; C4 interconnects      ; 3,019 / 39,600 ( 8 % )  ;
; Direct links          ; 833 / 49,625 ( 2 % )    ;
; Global clocks         ; 8 / 20 ( 40 % )         ;
; Local interconnects   ; 2,981 / 15,840 ( 19 % ) ;
; NSLEEPs               ; 0 / 320 ( 0 % )         ;
; R24 interconnects     ; 98 / 2,146 ( 5 % )      ;
; R4 interconnects      ; 3,276 / 53,244 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.82) ; Number of LABs  (Total = 375) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 32                            ;
; 2                                           ; 10                            ;
; 3                                           ; 12                            ;
; 4                                           ; 5                             ;
; 5                                           ; 2                             ;
; 6                                           ; 4                             ;
; 7                                           ; 4                             ;
; 8                                           ; 3                             ;
; 9                                           ; 3                             ;
; 10                                          ; 5                             ;
; 11                                          ; 9                             ;
; 12                                          ; 7                             ;
; 13                                          ; 16                            ;
; 14                                          ; 17                            ;
; 15                                          ; 28                            ;
; 16                                          ; 218                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.35) ; Number of LABs  (Total = 375) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 87                            ;
; 1 Clock                            ; 239                           ;
; 1 Clock enable                     ; 96                            ;
; 1 Sync. clear                      ; 19                            ;
; 1 Sync. load                       ; 15                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 38                            ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.36) ; Number of LABs  (Total = 375) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 20                            ;
; 2                                            ; 18                            ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 6                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 4                             ;
; 11                                           ; 0                             ;
; 12                                           ; 5                             ;
; 13                                           ; 2                             ;
; 14                                           ; 4                             ;
; 15                                           ; 12                            ;
; 16                                           ; 94                            ;
; 17                                           ; 16                            ;
; 18                                           ; 17                            ;
; 19                                           ; 10                            ;
; 20                                           ; 10                            ;
; 21                                           ; 12                            ;
; 22                                           ; 16                            ;
; 23                                           ; 10                            ;
; 24                                           ; 21                            ;
; 25                                           ; 20                            ;
; 26                                           ; 14                            ;
; 27                                           ; 8                             ;
; 28                                           ; 10                            ;
; 29                                           ; 10                            ;
; 30                                           ; 4                             ;
; 31                                           ; 5                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.36) ; Number of LABs  (Total = 375) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 55                            ;
; 2                                               ; 44                            ;
; 3                                               ; 56                            ;
; 4                                               ; 25                            ;
; 5                                               ; 27                            ;
; 6                                               ; 16                            ;
; 7                                               ; 16                            ;
; 8                                               ; 17                            ;
; 9                                               ; 17                            ;
; 10                                              ; 15                            ;
; 11                                              ; 14                            ;
; 12                                              ; 19                            ;
; 13                                              ; 10                            ;
; 14                                              ; 11                            ;
; 15                                              ; 14                            ;
; 16                                              ; 16                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.78) ; Number of LABs  (Total = 375) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 8                             ;
; 3                                            ; 12                            ;
; 4                                            ; 18                            ;
; 5                                            ; 9                             ;
; 6                                            ; 17                            ;
; 7                                            ; 19                            ;
; 8                                            ; 26                            ;
; 9                                            ; 18                            ;
; 10                                           ; 22                            ;
; 11                                           ; 19                            ;
; 12                                           ; 18                            ;
; 13                                           ; 12                            ;
; 14                                           ; 16                            ;
; 15                                           ; 14                            ;
; 16                                           ; 15                            ;
; 17                                           ; 8                             ;
; 18                                           ; 15                            ;
; 19                                           ; 7                             ;
; 20                                           ; 13                            ;
; 21                                           ; 12                            ;
; 22                                           ; 9                             ;
; 23                                           ; 8                             ;
; 24                                           ; 10                            ;
; 25                                           ; 10                            ;
; 26                                           ; 7                             ;
; 27                                           ; 7                             ;
; 28                                           ; 8                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 2                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 37           ; 0            ; 0            ; 0            ; 0            ; 59        ; 0            ; 0            ; 0            ; 0            ; 0            ; 2            ; 3            ; 0            ; 0            ; 0            ; 0            ; 43           ; 3            ; 0            ; 43           ; 0            ; 0            ; 3            ; 0            ; 59        ; 59        ; 59        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 22           ; 59           ; 59           ; 59           ; 59           ; 0         ; 59           ; 59           ; 59           ; 59           ; 59           ; 57           ; 56           ; 59           ; 59           ; 59           ; 59           ; 16           ; 56           ; 59           ; 16           ; 59           ; 59           ; 56           ; 59           ; 0         ; 0         ; 0         ; 59           ; 59           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; FPGA_LED_R         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_LED_G         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; uart_txd_o         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LMS_RESET          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LMS_TXEN           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LMS_RXEN           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_WRn             ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_BE[3]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_BE[2]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_BE[1]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_BE[0]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[31]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[30]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[29]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[28]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[27]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[26]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[25]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[24]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[23]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[22]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[21]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[20]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[19]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[18]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[17]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[16]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[15]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[14]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[13]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[12]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[11]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[10]           ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[9]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[8]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[7]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[6]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[5]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[4]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[3]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[2]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[1]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_D[0]            ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDA       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCL       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LMK_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_RXFn            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_CLK             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; rst_i              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FT_TXEn            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rxd_i         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; LMK_CLK         ; LMK_CLK              ; 195.9             ;
; FT_CLK          ; FT_CLK               ; 7.6               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                 ; Destination Register                                                                                                                                              ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|wait_latency_counter[1]                                   ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.930             ;
; neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo|mem_used[1]                                                    ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.882             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[2]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                             ; 2.835             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[0]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.781             ;
; neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dual_boot_0_avalon_translator|wait_latency_counter[0]                                   ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.695             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[3]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                             ; 2.584             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[4]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                             ; 2.582             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                           ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_0_avalon_master_agent|hold_waitrequest                                               ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|trans_en                                                                                                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|pending                                                                                          ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_stb_o                                                                                         ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[6]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[11]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[16]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[17]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[18]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[12]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[13]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[14]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[15]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[20]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[19]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[10]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[7]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[8]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[9]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_addr[5]                                                                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_we_o                                                                                          ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]              ; 2.568             ;
; neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                         ; 2.519             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[1]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                     ; 2.289             ;
; neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                             ; 2.254             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[10]                                             ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[10]                                        ; 2.143             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_en                                                    ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[12]                                        ; 2.143             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|msm_cs[0]                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[13]                                        ; 2.143             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[3]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]                ; 2.098             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]                ; 2.098             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG                               ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]                ; 2.098             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[1]                ; 2.056             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[1]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[1]                ; 2.056             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                  ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                ; 2.044             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                ; 2.044             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|msm_cs[2]                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[15]                                        ; 2.037             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|msm_cs[3]                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[16]                                        ; 2.037             ;
; neo430_test:inst5|factory:u0|factory_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]                                                   ; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                        ; 1.922             ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                      ; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                        ; 1.922             ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                      ; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                        ; 1.922             ;
; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                        ; neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                        ; 1.922             ;
; neo430_test:inst5|neo430_top:u1|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_wdata[2]                                                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                             ; 1.919             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_reconfig_source2[0]                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                         ; 1.917             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_reconfig_source1[0]                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                         ; 1.917             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[0]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                         ; 1.917             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rd_boot_sel_overwrite                                          ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                         ; 1.917             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_reconfig_source1[1]                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[1]                                         ; 1.904             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_reconfig_source2[1]                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[1]                                         ; 1.904             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[1]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[1]                                         ; 1.904             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rd_boot_sel                                                    ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[1]                                         ; 1.904             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[2]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[2]                ; 1.856             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP2                                ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[2]                ; 1.856             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG ; 1.851             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[4]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[4]                                         ; 1.775             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_msm_cs1[0]                                                 ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[4]                                         ; 1.775             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[2]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[2]                                         ; 1.775             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_reconfig_source1[2]                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[2]                                         ; 1.775             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[6]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[6]                                         ; 1.775             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_msm_cs1[2]                                                 ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[6]                                         ; 1.775             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[7]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[7]                                         ; 1.742             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_msm_cs1[3]                                                 ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[7]                                         ; 1.742             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[5]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[5]                                         ; 1.742             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_msm_cs1[1]                                                 ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[5]                                         ; 1.742             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[3]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[3]                                         ; 1.742             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|app_reconfig_source1[3]                                        ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[3]                                         ; 1.742             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[3]                                            ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]              ; 1.683             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[1]                                            ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]              ; 1.683             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                            ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]              ; 1.683             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]                                            ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]              ; 1.683             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[11]                                             ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[11]                                        ; 1.681             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[9]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[9]                                         ; 1.681             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|msm_cs[1]                                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[14]                                        ; 1.619             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5] ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3] ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4] ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2] ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1] ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                 ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                         ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                               ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                               ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0] ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA   ; 1.591             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|watchdog_timer[8]                                              ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[8]                                         ; 1.460             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                 ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT         ; 1.245             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                       ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT         ; 1.245             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                      ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT         ; 1.245             ;
; LMK_CLK                                                                                                                                                                                         ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                           ; 1.229             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[3]                                           ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0]             ; 0.898             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[2]                                           ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0]             ; 0.898             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[1]                                           ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0]             ; 0.898             ;
; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[4]                                           ; neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0]             ; 0.898             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device 10M16SAU169C8G for design "limesdr-mini_factory"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "FT601_top:inst|fifo_inst:EP83_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6en1:auto_generated|altsyncram_vp01:fifo_ram|ram_block11a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8G is compatible
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location F5
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location F6
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 59 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_6en1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_r9n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp|dffpipe_te9:dffpipe17|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/julien/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: /home/julien/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: /home/julien/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'factory/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'factory/synthesis/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'FT601_timing.sdc'
Info (332104): Reading SDC File: 'top_timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_regout is being clocked by neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk
Warning (332070): Port "FT_BE[0]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_BE[0]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_BE[1]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_BE[1]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_BE[2]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_BE[2]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_BE[3]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_BE[3]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[0]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[0]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[10]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[10]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[11]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[11]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[12]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[12]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[13]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[13]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[14]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[14]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[15]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[15]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[16]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[16]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[17]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[17]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[18]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[18]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[19]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[19]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[1]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[1]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[20]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[20]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[21]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[21]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[22]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[22]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[23]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[23]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[24]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[24]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[25]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[25]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[26]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[26]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[27]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[27]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[28]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[28]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[29]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[29]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[2]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[2]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[30]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[30]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[31]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[31]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[3]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[3]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[4]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[4]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[5]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[5]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[6]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[6]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[7]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[7]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[8]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[8]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_D[9]" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_D[9]" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Warning (332070): Port "FT_WRn" relative to the rising edge of clock "FT_CLK" does not specify a min-fall output delay
Warning (332070): Port "FT_WRn" relative to the rising edge of clock "FT_CLK" does not specify a min-rise output delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst5|u0|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818
Warning (332061): Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000       FT_CLK
    Info (332111):   10.000  FT_CLK_VIRT
    Info (332111):   25.000      LMK_CLK
Info (176353): Automatically promoted node neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk  File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 43
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/rtl/alt_dual_boot.v Line: 131
Info (176353): Automatically promoted node LMK_CLK~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_reg File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 214
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_neg_pos_reg File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 213
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_neg_reg File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 212
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arclk~0 File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 165
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_reg File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 215
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_write_reg File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 216
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drclk~0 File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 167
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_neg_reg File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 459
        Info (176357): Destination node neo430_test:inst5|factory:u0|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 43
        Info (176357): Destination node gpio_o[2]~output
Info (176353): Automatically promoted node FT_CLK~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 147
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_i~input (placed in PIN J8 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node neo430_test:inst5|factory:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_bit_ctrl.v Line: 150
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_bit_ctrl.v Line: 175
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_bit_ctrl.v Line: 228
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_bit_ctrl.v Line: 290
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7] File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|cr[3] File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_top.v Line: 200
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6] File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_bit_ctrl.v Line: 148
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5] File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_byte_ctrl.v Line: 176
        Info (176357): Destination node neo430_test:inst5|factory:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|al File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/i2c_master_top.v Line: 264
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node neo430_test:inst5|factory:u0|avs_fifo_int:avs_fifo_int_0|fifo_rst  File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/avs_fifo_int.vhd Line: 31
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neo430_test:inst5|factory:u0|avs_fifo_int:avs_fifo_int_0|fifo_rst~0 File: /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/factory/synthesis/submodules/avs_fifo_int.vhd Line: 31
        Info (176357): Destination node gpio_o[0]~output
Info (176353): Automatically promoted node neo430_test:inst5|factory:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 73 registers into blocks of type I/O Output Buffer
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
    Info (176211): Number of I/O pins in group: 53 (unused VREF, 3.3V VCCIO, 3 input, 12 output, 38 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 2.15 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 42 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin FT_BE[3] uses I/O standard 3.3-V LVCMOS at B11
    Info (169178): Pin FT_BE[2] uses I/O standard 3.3-V LVCMOS at F8
    Info (169178): Pin FT_BE[1] uses I/O standard 3.3-V LVCMOS at E4
    Info (169178): Pin FT_BE[0] uses I/O standard 3.3-V LVCMOS at A6
    Info (169178): Pin FT_D[31] uses I/O standard 3.3-V LVCMOS at H3
    Info (169178): Pin FT_D[30] uses I/O standard 3.3-V LVCMOS at F4
    Info (169178): Pin FT_D[29] uses I/O standard 3.3-V LVCMOS at A3
    Info (169178): Pin FT_D[28] uses I/O standard 3.3-V LVCMOS at G4
    Info (169178): Pin FT_D[27] uses I/O standard 3.3-V LVCMOS at B5
    Info (169178): Pin FT_D[26] uses I/O standard 3.3-V LVCMOS at H2
    Info (169178): Pin FT_D[25] uses I/O standard 3.3-V LVCMOS at B3
    Info (169178): Pin FT_D[24] uses I/O standard 3.3-V LVCMOS at H1
    Info (169178): Pin FT_D[23] uses I/O standard 3.3-V LVCMOS at B6
    Info (169178): Pin FT_D[22] uses I/O standard 3.3-V LVCMOS at E6
    Info (169178): Pin FT_D[21] uses I/O standard 3.3-V LVCMOS at A4
    Info (169178): Pin FT_D[20] uses I/O standard 3.3-V LVCMOS at A5
    Info (169178): Pin FT_D[19] uses I/O standard 3.3-V LVCMOS at E5
    Info (169178): Pin FT_D[18] uses I/O standard 3.3-V LVCMOS at B2
    Info (169178): Pin FT_D[17] uses I/O standard 3.3-V LVCMOS at B4
    Info (169178): Pin FT_D[16] uses I/O standard 3.3-V LVCMOS at D6
    Info (169178): Pin FT_D[15] uses I/O standard 3.3-V LVCMOS at A10
    Info (169178): Pin FT_D[14] uses I/O standard 3.3-V LVCMOS at A11
    Info (169178): Pin FT_D[13] uses I/O standard 3.3-V LVCMOS at C10
    Info (169178): Pin FT_D[12] uses I/O standard 3.3-V LVCMOS at E1
    Info (169178): Pin FT_D[11] uses I/O standard 3.3-V LVCMOS at E3
    Info (169178): Pin FT_D[10] uses I/O standard 3.3-V LVCMOS at B1
    Info (169178): Pin FT_D[9] uses I/O standard 3.3-V LVCMOS at C1
    Info (169178): Pin FT_D[8] uses I/O standard 3.3-V LVCMOS at D8
    Info (169178): Pin FT_D[7] uses I/O standard 3.3-V LVCMOS at C9
    Info (169178): Pin FT_D[6] uses I/O standard 3.3-V LVCMOS at A7
    Info (169178): Pin FT_D[5] uses I/O standard 3.3-V LVCMOS at F1
    Info (169178): Pin FT_D[4] uses I/O standard 3.3-V LVCMOS at B9
    Info (169178): Pin FT_D[3] uses I/O standard 3.3-V LVCMOS at A8
    Info (169178): Pin FT_D[2] uses I/O standard 3.3-V LVCMOS at A9
    Info (169178): Pin FT_D[1] uses I/O standard 3.3-V LVCMOS at E12
    Info (169178): Pin FT_D[0] uses I/O standard 3.3-V LVCMOS at B10
    Info (169178): Pin FPGA_I2C_SDA uses I/O standard 3.3-V LVCMOS at K11
    Info (169178): Pin FPGA_I2C_SCL uses I/O standard 3.3-V LVCMOS at K10
    Info (169178): Pin FT_RXFn uses I/O standard 3.3-V LVCMOS at E8
    Info (169178): Pin FT_CLK uses I/O standard 3.3-V LVCMOS at H4
    Info (169178): Pin FT_TXEn uses I/O standard 3.3-V LVCMOS at E9
    Info (169178): Pin uart_rxd_i uses I/O standard 3.3-V LVCMOS at C13
Info (144001): Generated suppressed messages file /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/output_files/limesdr-mini_factory.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 2086 megabytes
    Info: Processing ended: Thu Apr 15 23:30:27 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/julien/Documents/limesdr/LimeSDR-Mini_GW/LimeSDR-Mini_factory/output_files/limesdr-mini_factory.fit.smsg.


