IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.30   0.47    0.97      26 M     44 M    0.40    0.54    0.02    0.03     3808     3210      134     64
   1    1     0.12   0.34   0.34    0.82      20 M     31 M    0.35    0.61    0.02    0.03     3472     2512       48     61
   2    0     0.13   0.77   0.17    0.63    3210 K   6249 K    0.49    0.45    0.00    0.00       56      104       24     63
   3    1     0.01   0.40   0.02    0.60     752 K   1421 K    0.47    0.06    0.01    0.01      112       40       23     60
   4    0     0.06   0.21   0.27    0.72      23 M     33 M    0.30    0.59    0.04    0.06     4536     3074        4     64
   5    1     0.07   0.26   0.28    0.74      17 M     27 M    0.37    0.64    0.02    0.04     4704     2243       31     61
   6    0     0.01   0.63   0.02    0.60     424 K    685 K    0.38    0.16    0.00    0.01        0        5        2     63
   7    1     0.08   0.27   0.29    0.74      17 M     27 M    0.37    0.63    0.02    0.04     4256     2484       11     60
   8    0     0.26   0.39   0.66    1.19      33 M     55 M    0.39    0.48    0.01    0.02     5880     3513      480     62
   9    1     0.00   0.16   0.02    0.60     211 K    778 K    0.73    0.08    0.01    0.02      280        9        5     60
  10    0     0.01   0.58   0.01    0.60     205 K    324 K    0.37    0.17    0.00    0.01        0       37        0     62
  11    1     0.11   0.34   0.31    0.76      22 M     32 M    0.30    0.59    0.02    0.03     5152     2523       49     58
  12    0     0.16   0.36   0.45    0.92      29 M     44 M    0.34    0.53    0.02    0.03     4648     3391      124     63
  13    1     0.06   0.92   0.06    0.60    1270 K   3437 K    0.63    0.40    0.00    0.01      112       48        8     59
  14    0     0.04   0.08   0.43    0.91     119 M    131 M    0.09    0.13    0.33    0.36     3528       23     8916     64
  15    1     0.04   0.21   0.20    0.61      52 M     61 M    0.15    0.31    0.12    0.15      504     2523       12     59
  16    0     0.01   0.68   0.01    0.60     318 K    406 K    0.22    0.31    0.01    0.01       56        8        9     63
  17    1     0.05   0.84   0.06    0.60    2975 K   3935 K    0.24    0.23    0.01    0.01       56       78        4     59
  18    0     0.09   0.15   0.63    1.19     118 M    135 M    0.12    0.13    0.13    0.15     3920       93     7791     63
  19    1     0.11   0.41   0.26    0.70      43 M     55 M    0.22    0.37    0.04    0.05      504     2227        8     60
  20    0     0.03   0.57   0.05    0.60    3975 K   5234 K    0.24    0.16    0.01    0.02       56       72       82     63
  21    1     0.05   0.22   0.21    0.63      50 M     60 M    0.17    0.32    0.11    0.13     2240     2578        7     61
  22    0     0.08   0.12   0.65    1.20     127 M    144 M    0.12    0.13    0.17    0.19     4984      146    11234     64
  23    1     0.02   0.57   0.04    0.60     804 K   1424 K    0.44    0.08    0.00    0.01      168       74        0     61
  24    0     0.12   0.80   0.15    0.61    4324 K   6608 K    0.35    0.45    0.00    0.01      168      126      112     64
  25    1     0.16   0.27   0.60    1.20     128 M    148 M    0.13    0.15    0.08    0.09     7784     8745       15     60
  26    0     0.14   0.31   0.47    0.95      89 M    104 M    0.14    0.18    0.06    0.07     2576       57     9330     64
  27    1     0.08   0.83   0.10    0.60    1979 K   4276 K    0.54    0.41    0.00    0.01      224      169        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.29   0.32    0.96     581 M    713 M    0.18    0.29    0.05    0.06    34216    13859    38242     56
 SKT    1     0.07   0.34   0.20    0.77     361 M    460 M    0.22    0.40    0.04    0.05    29568    26253      224     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.26    0.88     942 M   1173 M    0.20    0.34    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.48 %

 C1 core residency: 56.51 %; C3 core residency: 5.92 %; C6 core residency: 8.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.99 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       51 G     51 G   |   53%    53%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.63    16.58     284.77      39.33         149.56
 SKT   1    95.41    81.18     294.66      69.53         117.70
---------------------------------------------------------------------------------------------------------------
       *    111.04    97.76     579.43     108.85         137.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.31   0.40    0.88      24 M     40 M    0.39    0.56    0.02    0.03     3584     3840      146     64
   1    1     0.07   0.23   0.28    0.74      19 M     29 M    0.33    0.62    0.03    0.05     4200     1507       69     61
   2    0     0.13   0.75   0.18    0.61    5317 K   7765 K    0.32    0.43    0.00    0.01      168      206      106     63
   3    1     0.02   0.53   0.04    0.60    1806 K   2391 K    0.24    0.07    0.01    0.01      224       16       28     60
   4    0     0.06   0.22   0.28    0.73      22 M     32 M    0.33    0.61    0.04    0.05     5712     4125        7     64
   5    1     0.07   0.25   0.29    0.75      19 M     29 M    0.35    0.63    0.03    0.04     4088     1372       11     60
   6    0     0.07   0.93   0.08    0.60    1766 K   4329 K    0.59    0.36    0.00    0.01      224      178      101     63
   7    1     0.16   0.41   0.39    0.87      24 M     36 M    0.32    0.56    0.02    0.02     4144     1829      517     60
   8    0     0.17   0.37   0.46    0.93      27 M     43 M    0.37    0.54    0.02    0.03     4984     4602      334     63
   9    1     0.06   0.90   0.06    0.60    1366 K   3527 K    0.61    0.40    0.00    0.01      112        6        7     60
  10    0     0.04   0.72   0.05    0.60    1690 K   3763 K    0.55    0.25    0.00    0.01      112       51       19     62
  11    1     0.12   0.34   0.34    0.81      21 M     34 M    0.37    0.58    0.02    0.03     4256     1731       45     59
  12    0     0.17   0.38   0.46    0.94      27 M     43 M    0.37    0.54    0.02    0.02     5264     4481      167     63
  13    1     0.05   0.82   0.06    0.60    3081 K   4003 K    0.23    0.24    0.01    0.01      112        9        7     59
  14    0     0.07   0.12   0.60    1.17     121 M    137 M    0.11    0.12    0.17    0.20     3864       33    10114     63
  15    1     0.06   0.29   0.22    0.64      38 M     49 M    0.23    0.39    0.06    0.08      840     1508        7     59
  16    0     0.00   0.68   0.00    0.60     101 K    176 K    0.43    0.30    0.00    0.01       56        7        0     64
  17    1     0.01   0.38   0.03    0.60     242 K   1217 K    0.80    0.05    0.00    0.01        0       35        1     59
  18    0     0.06   0.19   0.30    0.76      91 M    100 M    0.09    0.16    0.16    0.17     2744       46    10761     64
  19    1     0.19   0.37   0.51    1.01     105 M    122 M    0.14    0.18    0.06    0.06     3416     6207       22     59
  20    0     0.00   0.38   0.00    0.60      48 K     63 K    0.24    0.10    0.02    0.02        0        2        1     64
  21    1     0.05   0.13   0.40    0.88     137 M    150 M    0.09    0.14    0.27    0.29     4424     6651       14     60
  22    0     0.16   0.33   0.48    0.96      90 M    105 M    0.14    0.16    0.06    0.07     1960      210     9830     65
  23    1     0.03   0.62   0.04    0.60     955 K   1491 K    0.36    0.09    0.00    0.01      168      203        1     61
  24    0     0.12   0.82   0.15    0.60    6725 K   7310 K    0.08    0.36    0.01    0.01      168      257      217     64
  25    1     0.05   0.23   0.20    0.62      47 M     57 M    0.17    0.34    0.10    0.12     2128     2275        5     61
  26    0     0.14   0.18   0.74    1.20     131 M    153 M    0.14    0.14    0.10    0.11     4928      105    11234     62
  27    1     0.04   0.61   0.07    0.61    1604 K   2306 K    0.30    0.15    0.00    0.01      112       20        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.32   0.30    0.91     551 M    679 M    0.19    0.31    0.04    0.05    33768    18143    43037     57
 SKT    1     0.07   0.33   0.21    0.78     423 M    524 M    0.19    0.37    0.04    0.05    28224    23369      735     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.32   0.25    0.85     974 M   1203 M    0.19    0.34    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.97 %

 C1 core residency: 56.25 %; C3 core residency: 5.48 %; C6 core residency: 8.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.24    16.36     278.96      39.09         147.49
 SKT   1    96.70    82.73     298.09      70.35         118.14
---------------------------------------------------------------------------------------------------------------
       *    111.94    99.09     577.06     109.43         134.84
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.32   0.39    0.87      22 M     37 M    0.41    0.58    0.02    0.03     5096     1670      125     64
   1    1     0.07   0.26   0.28    0.74      16 M     26 M    0.38    0.65    0.02    0.04     3696      736       22     60
   2    0     0.20   0.78   0.26    0.69    9645 K     14 M    0.35    0.41    0.00    0.01      224      124      403     63
   3    1     0.01   0.43   0.03    0.60     724 K   1687 K    0.57    0.08    0.01    0.01       56        8       22     60
   4    0     0.06   0.22   0.27    0.71      19 M     29 M    0.34    0.63    0.03    0.05     4200     1668       13     64
   5    1     0.17   0.37   0.47    0.96      20 M     36 M    0.42    0.60    0.01    0.02     3360      742        5     60
   6    0     0.00   0.35   0.00    0.60     164 K    239 K    0.31    0.08    0.02    0.03      224        6        4     64
   7    1     0.13   0.38   0.34    0.81      21 M     33 M    0.35    0.59    0.02    0.03     4760      810       11     59
   8    0     0.16   0.38   0.43    0.91      25 M     40 M    0.38    0.56    0.02    0.02     6048     2086      314     63
   9    1     0.00   0.29   0.00    0.60      92 K    166 K    0.44    0.10    0.01    0.03       56        2        3     60
  10    0     0.01   0.55   0.03    0.60     666 K    900 K    0.26    0.14    0.00    0.01      224       44        7     63
  11    1     0.06   0.22   0.27    0.71      19 M     28 M    0.31    0.63    0.03    0.05     4760      795       17     59
  12    0     0.19   0.41   0.47    0.95      25 M     42 M    0.40    0.55    0.01    0.02     3920     1896      133     64
  13    1     0.01   0.35   0.03    0.60     247 K   1343 K    0.82    0.06    0.00    0.01       56       16        2     59
  14    0     0.08   0.19   0.43    0.93     115 M    127 M    0.09    0.14    0.14    0.16      168        3      270     64
  15    1     0.36   0.63   0.57    1.12      64 M     88 M    0.27    0.31    0.02    0.02     1232      568        1     58
  16    0     0.05   0.63   0.08    0.60    3831 K   7265 K    0.47    0.14    0.01    0.01        0       32      200     64
  17    1     0.06   0.89   0.06    0.60    1152 K   3505 K    0.67    0.35    0.00    0.01       56        4       26     59
  18    0     0.16   0.31   0.52    1.03     103 M    115 M    0.11    0.24    0.06    0.07     3416       53    13083     64
  19    1     0.03   0.12   0.26    0.70      98 M    106 M    0.07    0.17    0.33    0.35     7168     6177        8     60
  20    0     0.01   0.61   0.02    0.60     418 K    666 K    0.37    0.16    0.00    0.01        0       11        0     64
  21    1     0.05   0.24   0.19    0.60      38 M     47 M    0.19    0.38    0.08    0.11     1400     1384        3     61
  22    0     0.07   0.12   0.57    1.12     122 M    138 M    0.11    0.12    0.18    0.20     6272       28    11325     64
  23    1     0.06   0.61   0.09    0.60    2433 K   3253 K    0.25    0.09    0.00    0.01      168       96        0     61
  24    0     0.13   0.83   0.15    0.61    4425 K   6665 K    0.34    0.42    0.00    0.01      448      127      126     64
  25    1     0.29   0.45   0.64    1.20      11 M     38 M    0.71    0.73    0.00    0.01      504      187        2     59
  26    0     0.13   0.31   0.41    0.88      84 M     96 M    0.13    0.20    0.07    0.08     2072       53     7456     64
  27    1     0.28   0.66   0.42    0.90      10 M     20 M    0.50    0.49    0.00    0.01      448      198        3     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.88     538 M    659 M    0.18    0.33    0.04    0.05    32312     7801    33459     57
 SKT    1     0.11   0.43   0.26    0.86     306 M    435 M    0.30    0.49    0.02    0.03    27720    11723      124     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.38   0.27    0.87     844 M   1095 M    0.23    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.44 %

 C1 core residency: 53.61 %; C3 core residency: 3.73 %; C6 core residency: 11.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.62 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       49 G     49 G   |   51%    51%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  141 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    13.59    13.47     276.75      37.82         142.26
 SKT   1    84.08    75.65     300.30      66.89         118.35
---------------------------------------------------------------------------------------------------------------
       *    97.67    89.12     577.05     104.71         133.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.34   0.40    0.87      24 M     39 M    0.38    0.56    0.02    0.03     4032      578      102     64
   1    1     0.15   0.37   0.42    0.91      21 M     36 M    0.41    0.58    0.01    0.02     3752     1595       26     60
   2    0     0.08   0.77   0.10    0.60    1889 K   2901 K    0.35    0.30    0.00    0.00      168      159        6     63
   3    1     0.10   0.69   0.15    0.60    6889 K   7761 K    0.11    0.26    0.01    0.01      448       89        6     60
   4    0     0.12   0.33   0.36    0.82      23 M     39 M    0.40    0.57    0.02    0.03     4200      628      213     64
   5    1     0.10   0.30   0.33    0.80      21 M     32 M    0.35    0.61    0.02    0.03     3752     1298       10     60
   6    0     0.14   1.02   0.14    0.60    5156 K   9053 K    0.43    0.35    0.00    0.01       56       10      121     63
   7    1     0.08   0.28   0.30    0.76      22 M     32 M    0.31    0.58    0.03    0.04     4704     1498        8     60
   8    0     0.21   0.44   0.47    0.95      24 M     42 M    0.43    0.55    0.01    0.02     4984      674      203     63
   9    1     0.00   0.20   0.02    0.60     250 K    832 K    0.70    0.08    0.01    0.02       56        5        4     60
  10    0     0.00   0.27   0.00    0.60      97 K    134 K    0.28    0.11    0.03    0.04        0        7        1     63
  11    1     0.07   0.26   0.26    0.71      22 M     31 M    0.31    0.59    0.03    0.05     4144     1483       13     59
  12    0     0.18   0.41   0.44    0.91      24 M     40 M    0.40    0.56    0.01    0.02     4200      669      106     63
  13    1     0.00   0.38   0.00    0.60      67 K     88 K    0.24    0.14    0.02    0.02       56        5        2     59
  14    0     0.08   0.13   0.61    1.18     118 M    133 M    0.11    0.12    0.15    0.17      616        9      356     63
  15    1     0.05   0.19   0.25    0.68      41 M     52 M    0.21    0.43    0.09    0.11     1792     1477       23     59
  16    0     0.06   0.79   0.08    0.60    1376 K   4899 K    0.72    0.28    0.00    0.01      280       27        3     63
  17    1     0.31   1.28   0.24    0.67      13 M     17 M    0.23    0.15    0.00    0.01      336      476        7     59
  18    0     0.11   0.16   0.68    1.20     122 M    138 M    0.12    0.13    0.11    0.13      448       25      444     63
  19    1     0.05   0.24   0.23    0.67      57 M     65 M    0.12    0.34    0.10    0.12     6720     2576       19     60
  20    0     0.03   0.58   0.05    0.60    3928 K   5236 K    0.25    0.16    0.01    0.02        0       66      132     63
  21    1     0.50   0.80   0.62    1.20      32 M     53 M    0.39    0.39    0.01    0.01     1848     3266       20     60
  22    0     0.11   0.15   0.78    1.20     159 M    178 M    0.11    0.13    0.14    0.16      392        0     4994     64
  23    1     0.10   0.82   0.12    0.60    3325 K   5338 K    0.38    0.34    0.00    0.01      224       68        0     61
  24    0     0.08   0.71   0.11    0.61    4091 K   4661 K    0.12    0.25    0.01    0.01      112       26      122     64
  25    1     0.12   0.34   0.37    0.84      18 M     52 M    0.64    0.53    0.01    0.04      280      545       12     60
  26    0     0.20   0.38   0.51    0.99      80 M     94 M    0.15    0.25    0.04    0.05     9352       59     9707     64
  27    1     0.05   0.60   0.08    0.60    2766 K   3332 K    0.17    0.10    0.01    0.01      224       26        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.32   0.34    0.96     594 M    734 M    0.19    0.30    0.04    0.05    28840     2937    16510     57
 SKT    1     0.12   0.50   0.24    0.79     264 M    392 M    0.33    0.48    0.02    0.02    28336    14407      152     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.40   0.29    0.88     858 M   1127 M    0.24    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.89 %

 C1 core residency: 53.27 %; C3 core residency: 3.26 %; C6 core residency: 10.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    14.55     9.27     283.69      36.56         151.25
 SKT   1    85.78    68.89     293.64      65.07         121.12
---------------------------------------------------------------------------------------------------------------
       *    100.33    78.17     577.33     101.63         142.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.41   0.53    1.04      32 M     50 M    0.36    0.48    0.02    0.02     4144     2012      333     64
   1    1     0.19   0.38   0.51    1.04      20 M     39 M    0.47    0.60    0.01    0.02     4200     3789       62     59
   2    0     0.08   0.77   0.10    0.60    2041 K   3185 K    0.36    0.28    0.00    0.00      112      236       43     63
   3    1     0.03   0.58   0.06    0.60    2781 K   3104 K    0.10    0.07    0.01    0.01      168       35        9     60
   4    0     0.10   0.35   0.29    0.75      25 M     38 M    0.33    0.53    0.02    0.04     4648     1983       51     64
   5    1     0.16   0.33   0.49    1.00      21 M     38 M    0.43    0.60    0.01    0.02     5208     3587       47     60
   6    0     0.05   0.66   0.08    0.60    3780 K   6622 K    0.43    0.20    0.01    0.01      112      216      158     63
   7    1     0.08   0.27   0.29    0.75      22 M     32 M    0.29    0.58    0.03    0.04     3808     3797      348     59
   8    0     0.19   0.37   0.51    1.02      26 M     43 M    0.39    0.54    0.01    0.02     5656     2486      346     62
   9    1     0.01   0.46   0.03    0.60     371 K   1465 K    0.75    0.09    0.00    0.01        0       41        4     59
  10    0     0.07   0.99   0.07    0.60    1547 K   3945 K    0.61    0.35    0.00    0.01      112       26       20     63
  11    1     0.10   0.33   0.30    0.76      23 M     33 M    0.31    0.57    0.02    0.03     4368     3206       41     59
  12    0     0.22   0.37   0.58    1.11      29 M     47 M    0.39    0.52    0.01    0.02     5544     2349      376     63
  13    1     0.01   0.37   0.02    0.60     310 K    960 K    0.68    0.10    0.00    0.01      224       72        3     59
  14    0     0.03   0.09   0.39    0.87     111 M    122 M    0.09    0.13    0.33    0.36     5600       19     7405     63
  15    1     0.05   0.15   0.32    0.78     103 M    113 M    0.09    0.20    0.23    0.25     3808     6456       17     59
  16    0     0.05   0.69   0.07    0.60    4368 K   5833 K    0.25    0.20    0.01    0.01      112       83      163     63
  17    1     0.00   0.25   0.00    0.60      45 K     57 K    0.21    0.06    0.03    0.04       56        2        1     59
  18    0     0.08   0.23   0.34    0.83      93 M    101 M    0.08    0.19    0.12    0.13     3416       29     8649     64
  19    1     0.11   0.36   0.30    0.76      33 M     46 M    0.28    0.53    0.03    0.04      448     1659        9     60
  20    0     0.02   0.61   0.03    0.60     774 K   1056 K    0.27    0.21    0.00    0.01       56       17       33     64
  21    1     0.13   0.24   0.52    1.04     121 M    140 M    0.13    0.16    0.10    0.11     6496    13626       68     60
  22    0     0.14   0.30   0.45    0.94      93 M    107 M    0.12    0.15    0.07    0.08      336      150      139     64
  23    1     0.02   0.52   0.04    0.60     742 K   1432 K    0.48    0.08    0.00    0.01      168       60        1     61
  24    0     0.09   0.66   0.13    0.62    3846 K   4508 K    0.15    0.27    0.00    0.01       56       67      160     64
  25    1     0.36   0.68   0.52    1.01      45 M     62 M    0.27    0.34    0.01    0.02      448     1628       11     60
  26    0     0.15   0.17   0.84    1.20     159 M    183 M    0.13    0.15    0.11    0.12     2968       46     9008     63
  27    1     0.06   0.59   0.10    0.62    2064 K   3090 K    0.33    0.13    0.00    0.01      224       39        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.31    0.93     587 M    719 M    0.18    0.29    0.04    0.05    32872     9719    26884     56
 SKT    1     0.09   0.37   0.25    0.88     399 M    516 M    0.23    0.40    0.03    0.04    29624    37997      624     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.28    0.90     986 M   1235 M    0.20    0.34    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.21 %

 C1 core residency: 56.43 %; C3 core residency: 4.91 %; C6 core residency: 7.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     22 G   |   22%    22%   
 SKT    1       53 G     52 G   |   55%    55%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  150 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.37    13.21     285.18      38.58         148.16
 SKT   1    96.99    81.45     303.45      69.79         120.10
---------------------------------------------------------------------------------------------------------------
       *    114.36    94.66     588.63     108.37         137.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.32   0.38    0.85      27 M     41 M    0.34    0.52    0.02    0.04     4088     5448      143     64
   1    1     0.09   0.27   0.34    0.82      21 M     33 M    0.37    0.58    0.02    0.04     3640     3525       26     61
   2    0     0.08   0.77   0.10    0.60    2004 K   2995 K    0.33    0.28    0.00    0.00      336      348       20     63
   3    1     0.01   0.42   0.04    0.60     930 K   1847 K    0.50    0.07    0.01    0.01       56       34       14     60
   4    0     0.12   0.31   0.40    0.88      23 M     39 M    0.40    0.58    0.02    0.03     6216     5580      297     64
   5    1     0.12   0.34   0.36    0.83      22 M     34 M    0.35    0.59    0.02    0.03     4424     3916       16     60
   6    0     0.04   0.81   0.05    0.60    1613 K   3606 K    0.55    0.29    0.00    0.01      168      168       16     63
   7    1     0.20   0.39   0.50    1.02      25 M     43 M    0.42    0.52    0.01    0.02     4536     3744       87     59
   8    0     0.20   0.40   0.51    1.04      26 M     44 M    0.41    0.53    0.01    0.02     5096     5411      341     63
   9    1     0.00   0.29   0.00    0.60      72 K    109 K    0.34    0.08    0.02    0.03        0        2        2     60
  10    0     0.10   0.84   0.12    0.60    5481 K   8175 K    0.33    0.32    0.01    0.01      112       62      220     62
  11    1     0.06   0.20   0.27    0.72      22 M     31 M    0.28    0.59    0.04    0.06     5152     3697       40     59
  12    0     0.18   0.37   0.48    0.97      28 M     44 M    0.36    0.53    0.02    0.02     4984     5551      180     63
  13    1     0.00   0.13   0.02    0.60     113 K    537 K    0.79    0.08    0.01    0.03      112        9        3     60
  14    0     0.07   0.17   0.44    0.93      99 M    111 M    0.10    0.14    0.14    0.15     4200       69     9523     63
  15    1     0.06   0.18   0.31    0.77      97 M    107 M    0.10    0.19    0.18    0.19     5208     8046       17     58
  16    0     0.00   0.49   0.01    0.60     480 K    666 K    0.28    0.19    0.01    0.01       56       19       32     64
  17    1     0.00   0.31   0.00    0.60      34 K     51 K    0.33    0.09    0.02    0.03       56        1        1     60
  18    0     0.07   0.16   0.44    0.94      95 M    106 M    0.10    0.14    0.14    0.15     3248       60     7386     63
  19    1     0.03   0.09   0.28    0.73     107 M    115 M    0.07    0.14    0.40    0.43     2968     6334        4     60
  20    0     0.06   0.80   0.08    0.60    3945 K   6346 K    0.38    0.17    0.01    0.01      280      260      136     63
  21    1     0.14   0.40   0.34    0.84      26 M     42 M    0.37    0.52    0.02    0.03      504     1218       17     61
  22    0     0.13   0.19   0.69    1.19     123 M    141 M    0.13    0.14    0.09    0.11     3360      197    10341     63
  23    1     0.08   0.88   0.09    0.63    2361 K   4694 K    0.50    0.30    0.00    0.01      168       64        4     62
  24    0     0.07   0.72   0.10    0.60    3816 K   4283 K    0.11    0.23    0.01    0.01      168       70      156     64
  25    1     0.10   0.22   0.46    0.95     113 M    128 M    0.11    0.21    0.11    0.12     4312     8167       14     60
  26    0     0.15   0.30   0.50    0.98      95 M    108 M    0.12    0.22    0.06    0.07     2296       44     9930     63
  27    1     0.10   0.89   0.11    0.61    7822 K   9399 K    0.17    0.15    0.01    0.01      168      431        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.31    0.92     537 M    664 M    0.19    0.31    0.04    0.05    34608    23287    38721     56
 SKT    1     0.07   0.32   0.22    0.82     446 M    551 M    0.19    0.36    0.05    0.06    31304    39188      248     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.32   0.26    0.87     984 M   1216 M    0.19    0.34    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.35 %

 C1 core residency: 48.06 %; C3 core residency: 5.95 %; C6 core residency: 15.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       49 G     49 G   |   51%    51%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  136 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.71    15.39     283.30      38.85         154.41
 SKT   1    96.29    81.84     291.81      69.46         123.83
---------------------------------------------------------------------------------------------------------------
       *    112.00    97.23     575.11     108.31         140.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.32   0.40    0.88      27 M     42 M    0.36    0.53    0.02    0.03     4648     4934      133     64
   1    1     0.15   0.33   0.46    0.97      21 M     36 M    0.40    0.59    0.01    0.02     5040     4627       27     60
   2    0     0.09   0.71   0.12    0.60    2326 K   3557 K    0.35    0.33    0.00    0.00       56      352       48     63
   3    1     0.08   0.84   0.10    0.60    2732 K   4924 K    0.45    0.37    0.00    0.01      224      650       10     60
   4    0     0.16   0.41   0.38    0.87      27 M     42 M    0.35    0.53    0.02    0.03     4816     5084       13     64
   5    1     0.16   0.33   0.50    1.02      24 M     40 M    0.41    0.58    0.01    0.02     4424     5845       33     59
   6    0     0.04   0.64   0.06    0.60    1488 K   4646 K    0.68    0.27    0.00    0.01       56      126       23     63
   7    1     0.13   0.36   0.35    0.83      20 M     34 M    0.41    0.58    0.02    0.03     5096     5099       25     59
   8    0     0.16   0.36   0.45    0.93      27 M     43 M    0.36    0.54    0.02    0.03     5040     5151      402     62
   9    1     0.01   0.38   0.02    0.60     434 K   1165 K    0.63    0.09    0.01    0.01      224       24        9     60
  10    0     0.05   0.77   0.07    0.60    1603 K   5108 K    0.69    0.24    0.00    0.01      224       79        9     62
  11    1     0.16   0.39   0.40    0.89      21 M     37 M    0.41    0.57    0.01    0.02     4984     4640       24     58
  12    0     0.20   0.36   0.55    1.07      29 M     47 M    0.36    0.52    0.02    0.02     5096     4911      203     62
  13    1     0.01   0.37   0.02    0.61     357 K   1088 K    0.67    0.11    0.00    0.01      168       68        5     59
  14    0     0.09   0.20   0.42    0.92     112 M    122 M    0.09    0.18    0.13    0.14     4368       15    12244     63
  15    1     0.07   0.26   0.26    0.71      55 M     66 M    0.17    0.35    0.08    0.10     3584     3910       14     58
  16    0     0.00   0.37   0.00    0.60     204 K    314 K    0.35    0.12    0.01    0.02        0       15       28     63
  17    1     0.00   0.28   0.00    0.60      49 K     75 K    0.34    0.08    0.02    0.03       56        2        0     60
  18    0     0.10   0.22   0.48    0.98     117 M    128 M    0.09    0.20    0.11    0.12     1680       76     9927     64
  19    1     0.11   0.32   0.34    0.82      67 M     81 M    0.17    0.30    0.06    0.07      504     2958        5     60
  20    0     0.05   0.63   0.08    0.60    3759 K   7158 K    0.47    0.14    0.01    0.01      224       10      177     63
  21    1     0.14   0.47   0.30    0.76      47 M     59 M    0.19    0.36    0.03    0.04      448     2321       84     61
  22    0     0.09   0.25   0.36    0.83      93 M    104 M    0.10    0.16    0.10    0.12     3640       37     7473     64
  23    1     0.05   0.60   0.08    0.60    2215 K   2861 K    0.23    0.09    0.00    0.01      224       79        0     61
  24    0     0.13   0.79   0.16    0.60    7353 K   8982 K    0.18    0.36    0.01    0.01      112      113      529     64
  25    1     0.10   0.24   0.43    0.91      94 M    109 M    0.14    0.33    0.09    0.11     5880    10033       21     60
  26    0     0.15   0.20   0.76    1.20     126 M    147 M    0.14    0.16    0.08    0.10     3864       93     9560     63
  27    1     0.06   0.59   0.10    0.62    2610 K   3492 K    0.25    0.15    0.00    0.01        0       26        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.31    0.91     578 M    708 M    0.18    0.31    0.04    0.05    33824    20996    40769     56
 SKT    1     0.09   0.37   0.24    0.84     362 M    478 M    0.24    0.44    0.03    0.04    30856    40282      257     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.27    0.87     941 M   1187 M    0.21    0.37    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.33 %

 C1 core residency: 55.60 %; C3 core residency: 4.43 %; C6 core residency: 8.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.69 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       52 G     52 G   |   54%    54%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  150 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.69    16.23     284.37      39.46         143.08
 SKT   1    91.48    81.10     299.64      69.32         118.80
---------------------------------------------------------------------------------------------------------------
       *    109.17    97.32     584.01     108.78         133.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.33   0.37    0.84      23 M     38 M    0.38    0.57    0.02    0.03     5824     1715      125     64
   1    1     0.18   0.40   0.44    0.94      24 M     39 M    0.38    0.56    0.01    0.02     4088     2965       27     60
   2    0     0.09   0.74   0.12    0.61    2036 K   3125 K    0.35    0.34    0.00    0.00      168      148       11     62
   3    1     0.03   0.58   0.06    0.60    2923 K   3250 K    0.10    0.07    0.01    0.01        0       16       13     60
   4    0     0.23   0.47   0.50    1.00      28 M     45 M    0.39    0.53    0.01    0.02     3808     1770      418     64
   5    1     0.09   0.27   0.34    0.82      23 M     35 M    0.34    0.58    0.03    0.04     4592     2923       11     60
   6    0     0.00   0.31   0.00    0.60      69 K     88 K    0.21    0.05    0.04    0.04      168        3        0     64
   7    1     0.16   0.34   0.47    0.97      28 M     45 M    0.36    0.51    0.02    0.03     4648     3028       23     59
   8    0     0.19   0.39   0.49    0.98      27 M     44 M    0.39    0.53    0.01    0.02     4312     1960      536     63
   9    1     0.00   0.18   0.02    0.60     316 K   1094 K    0.71    0.07    0.01    0.02        0        6        5     60
  10    0     0.00   0.28   0.00    0.60      92 K    114 K    0.19    0.06    0.04    0.05      112        7        0     63
  11    1     0.06   0.20   0.28    0.73      25 M     33 M    0.26    0.57    0.04    0.06     4984     3102       48     59
  12    0     0.17   0.39   0.43    0.90      26 M     42 M    0.36    0.54    0.02    0.03     5488     1918      128     63
  13    1     0.00   0.39   0.00    0.60      45 K     64 K    0.30    0.16    0.01    0.02      112        4        2     59
  14    0     0.05   0.20   0.27    0.71      90 M     98 M    0.08    0.16    0.17    0.19     5432       11     9723     64
  15    1     0.11   0.25   0.43    0.91     127 M    140 M    0.10    0.14    0.12    0.13     3192     8345       16     59
  16    0     0.05   0.83   0.06    0.60    1688 K   3476 K    0.51    0.29    0.00    0.01      112       97        8     64
  17    1     0.05   0.80   0.06    0.60    2983 K   4099 K    0.27    0.21    0.01    0.01      112       55      120     59
  18    0     0.15   0.36   0.42    0.90      86 M    101 M    0.15    0.17    0.06    0.07     4704      137     9071     64
  19    1     0.03   0.09   0.36    0.83     127 M    138 M    0.08    0.14    0.38    0.41     6104    12043        9     60
  20    0     0.00   0.34   0.00    0.60     107 K    141 K    0.24    0.08    0.02    0.03        0        4        1     65
  21    1     0.05   0.13   0.36    0.83     115 M    127 M    0.09    0.19    0.24    0.26     2464     6787        6     61
  22    0     0.12   0.16   0.77    1.20     152 M    172 M    0.12    0.13    0.13    0.15      728       57     7065     64
  23    1     0.03   0.59   0.05    0.60    1643 K   1997 K    0.18    0.09    0.01    0.01      112      149        0     61
  24    0     0.09   0.70   0.12    0.61    3694 K   4404 K    0.16    0.32    0.00    0.01      168       49      118     64
  25    1     0.33   0.65   0.50    1.00      41 M     58 M    0.29    0.39    0.01    0.02      224     1165        8     60
  26    0     0.15   0.27   0.55    1.04      95 M    110 M    0.14    0.17    0.07    0.08      224       41       95     63
  27    1     0.07   0.79   0.09    0.60    4339 K   4877 K    0.11    0.29    0.01    0.01        0      174        3     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.93     538 M    665 M    0.19    0.31    0.04    0.05    31248     7917    27299     57
 SKT    1     0.08   0.34   0.25    0.85     525 M    633 M    0.17    0.33    0.04    0.05    30632    40762      291     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.27    0.89    1063 M   1298 M    0.18    0.32    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.34 %

 C1 core residency: 49.02 %; C3 core residency: 1.96 %; C6 core residency: 18.68 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.31 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       49 G     49 G   |   51%    51%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    14.10    12.24     276.19      37.55         146.36
 SKT   1    100.39    84.67     301.37      71.13         121.09
---------------------------------------------------------------------------------------------------------------
       *    114.49    96.91     577.56     108.68         133.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.34   0.42    0.90      22 M     39 M    0.42    0.57    0.02    0.03     4424     2293      134     64
   1    1     0.23   0.44   0.52    1.04      27 M     42 M    0.35    0.54    0.01    0.02     3808     3652      124     60
   2    0     0.12   0.86   0.15    0.60    2604 K   5529 K    0.53    0.46    0.00    0.00      280      181       57     64
   3    1     0.01   0.49   0.03    0.60    1182 K   1726 K    0.32    0.07    0.01    0.01      168       54       51     60
   4    0     0.14   0.38   0.38    0.87      20 M     36 M    0.44    0.59    0.01    0.03     4424     2317       18     64
   5    1     0.09   0.28   0.33    0.80      21 M     33 M    0.35    0.59    0.02    0.04     5152     3493       28     60
   6    0     0.04   0.57   0.07    0.60    3674 K   5986 K    0.39    0.20    0.01    0.02       56       39      119     63
   7    1     0.07   0.25   0.28    0.73      24 M     33 M    0.28    0.57    0.04    0.05     6440     3469       15     59
   8    0     0.23   0.40   0.59    1.14      26 M     46 M    0.42    0.52    0.01    0.02     4536     2479      534     63
   9    1     0.02   0.57   0.04    0.60     651 K   1460 K    0.55    0.13    0.00    0.01       56       20        4     60
  10    0     0.00   0.28   0.00    0.60     102 K    150 K    0.32    0.09    0.02    0.03       56        9        4     63
  11    1     0.06   0.22   0.27    0.72      22 M     30 M    0.28    0.60    0.04    0.05     4816     3549       34     59
  12    0     0.18   0.39   0.46    0.94      25 M     41 M    0.40    0.56    0.01    0.02     5712     2424      131     64
  13    1     0.00   0.54   0.00    0.60      73 K     90 K    0.19    0.10    0.02    0.02      448        7        3     59
  14    0     0.11   0.29   0.38    0.87      93 M    103 M    0.10    0.19    0.08    0.09     3080       60     7873     64
  15    1     0.15   0.23   0.64    1.17     101 M    131 M    0.23    0.30    0.07    0.09     1232     2944       15     57
  16    0     0.00   0.44   0.00    0.60     183 K    264 K    0.31    0.15    0.01    0.02      112       12       15     65
  17    1     0.05   0.83   0.06    0.60    3151 K   4125 K    0.24    0.21    0.01    0.01      168       89        5     59
  18    0     0.06   0.22   0.29    0.74      88 M     96 M    0.08    0.14    0.14    0.15      168        5      230     64
  19    1     0.29   0.74   0.39    0.86      32 M     48 M    0.33    0.39    0.01    0.02     1456     1149        8     60
  20    0     0.05   0.77   0.07    0.61    1831 K   4172 K    0.56    0.32    0.00    0.01      280      117        5     64
  21    1     0.03   0.09   0.36    0.82     127 M    137 M    0.08    0.15    0.38    0.42     5096    11199       52     60
  22    0     0.06   0.09   0.63    1.20     129 M    145 M    0.11    0.13    0.22    0.24     5768       70    10818     64
  23    1     0.06   0.63   0.09    0.60    1581 K   2728 K    0.42    0.17    0.00    0.00      112      108        1     61
  24    0     0.16   0.88   0.19    0.62    7968 K     11 M    0.29    0.34    0.00    0.01      224      150      209     64
  25    1     0.11   0.38   0.29    0.75      44 M     59 M    0.25    0.36    0.04    0.05     2016     2630       11     60
  26    0     0.12   0.29   0.42    0.89      90 M    102 M    0.12    0.18    0.08    0.09     3584       19     9542     64
  27    1     0.06   0.61   0.09    0.60    2124 K   3038 K    0.30    0.12    0.00    0.01        0       32        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.35   0.29    0.90     512 M    638 M    0.20    0.32    0.04    0.04    32704    10175    29689     56
 SKT    1     0.09   0.36   0.24    0.85     410 M    530 M    0.23    0.39    0.03    0.04    30968    32395      351     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.36   0.27    0.87     923 M   1169 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.40 %

 C1 core residency: 52.93 %; C3 core residency: 4.00 %; C6 core residency: 12.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.96 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       48 G     48 G   |   50%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    13.57    13.55     276.90      38.02         144.00
 SKT   1    90.44    80.85     300.05      68.67         119.90
---------------------------------------------------------------------------------------------------------------
       *    104.01    94.40     576.95     106.69         133.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.31   0.40    0.87      25 M     40 M    0.37    0.55    0.02    0.03     5096     3538      160     65
   1    1     0.08   0.25   0.31    0.78      20 M     31 M    0.34    0.61    0.03    0.04     4088     5250       46     60
   2    0     0.15   0.89   0.17    0.60    6030 K   9111 K    0.34    0.40    0.00    0.01      392      121      141     63
   3    1     0.02   0.53   0.04    0.60    1743 K   2227 K    0.22    0.07    0.01    0.01      336       22       26     60
   4    0     0.06   0.22   0.28    0.73      22 M     32 M    0.32    0.60    0.04    0.05     4760     3663       10     64
   5    1     0.13   0.35   0.36    0.84      22 M     34 M    0.35    0.59    0.02    0.03     4816     5019       24     60
   6    0     0.04   0.72   0.05    0.60    1669 K   3761 K    0.56    0.26    0.00    0.01       56       52        2     63
   7    1     0.18   0.39   0.46    0.95      27 M     42 M    0.36    0.53    0.02    0.02     5488     5300      110     60
   8    0     0.19   0.37   0.53    1.02      29 M     46 M    0.37    0.52    0.02    0.02     4872     3786      574     63
   9    1     0.00   0.25   0.00    0.60      95 K    136 K    0.30    0.06    0.02    0.04       56        1        2     60
  10    0     0.00   0.25   0.00    0.60      56 K     88 K    0.36    0.08    0.02    0.03       56        7        1     63
  11    1     0.15   0.39   0.38    0.85      27 M     39 M    0.30    0.54    0.02    0.03     5936     5818       58     58
  12    0     0.19   0.39   0.49    0.97      28 M     45 M    0.38    0.53    0.01    0.02     3640     4012      176     64
  13    1     0.04   0.80   0.05    0.61    1665 K   3637 K    0.54    0.14    0.00    0.01      280       63       92     58
  14    0     0.10   0.19   0.51    1.04     110 M    124 M    0.11    0.15    0.11    0.12     3472      109    11794     64
  15    1     0.10   0.27   0.36    0.84     104 M    115 M    0.10    0.15    0.11    0.12     4704    10467       75     58
  16    0     0.02   0.59   0.03    0.60     884 K   1197 K    0.26    0.22    0.00    0.01        0       16       28     64
  17    1     0.00   0.24   0.00    0.60      75 K     93 K    0.19    0.04    0.04    0.05       56        2        3     59
  18    0     0.03   0.08   0.35    0.82     103 M    113 M    0.08    0.12    0.38    0.41     3864       17     6811     64
  19    1     0.04   0.14   0.29    0.74     111 M    120 M    0.07    0.14    0.27    0.30     3472     7213       15     60
  20    0     0.01   0.64   0.02    0.60     547 K    833 K    0.34    0.22    0.00    0.01      280       12        7     64
  21    1     0.05   0.18   0.28    0.73      75 M     86 M    0.13    0.28    0.15    0.17     1960     4476       16     61
  22    0     0.06   0.15   0.42    0.91     112 M    124 M    0.10    0.14    0.18    0.20     1904       76    11006     64
  23    1     0.03   0.57   0.05    0.61    1592 K   2140 K    0.26    0.10    0.01    0.01      112      124        2     61
  24    0     0.11   0.76   0.15    0.60    6598 K   7188 K    0.08    0.40    0.01    0.01      224       59      205     64
  25    1     0.10   0.31   0.34    0.81      73 M     88 M    0.17    0.28    0.07    0.08      840     3698       23     61
  26    0     0.17   0.26   0.64    1.19     107 M    126 M    0.15    0.17    0.06    0.08     4816      128    11346     63
  27    1     0.01   0.38   0.03    0.61     434 K   1255 K    0.65    0.06    0.00    0.01      112       15        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.31   0.29    0.90     555 M    676 M    0.18    0.31    0.04    0.05    33432    15596    42261     56
 SKT    1     0.07   0.31   0.21    0.81     468 M    568 M    0.18    0.35    0.05    0.06    32256    47468      496     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.25    0.86    1023 M   1244 M    0.18    0.33    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.13 %

 C1 core residency: 49.90 %; C3 core residency: 6.00 %; C6 core residency: 14.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   21%    21%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  143 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    14.64    15.99     278.41      38.93         147.83
 SKT   1    98.95    83.46     294.86      70.66         119.87
---------------------------------------------------------------------------------------------------------------
       *    113.58    99.45     573.27     109.59         135.08
