<!DOCTYPE html><html lang="en"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width,initial-scale=1,maximum-scale=2"><meta name="theme-color" content="#222"><meta name="generator" content="Hexo 4.0.0"><link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/ico32x32.ico"><link rel="icon" type="image/png" sizes="16x16" href="/images/ico16x16.ico"><link rel="mask-icon" href="/images/logo.svg" color="#222"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="//fonts.googleapis.com/css?family=Lato:300,300italic,400,400italic,700,700italic|Liu Jian Mao Cao:300,300italic,400,400italic,700,700italic|Shadows Into Light:300,300italic,400,400italic,700,700italic|Yeon Sung:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css"><script id="hexo-configurations">var NexT=window.NexT||{},CONFIG={root:"/",scheme:"Mist",version:"7.5.0",exturl:!1,sidebar:{position:"left",width:300,display:"hide",offset:12,onmobile:!1},copycode:{enable:!1,show_result:!1,style:null},back2top:{enable:!0,sidebar:!1,scrollpercent:!0},bookmark:{enable:!1,color:"#222",save:"auto"},fancybox:!1,mediumzoom:!1,lazyload:!1,pangu:!1,algolia:{appID:"",apiKey:"",indexName:"",hits:{per_page:10},labels:{input_placeholder:"Search for Posts",hits_empty:"We didn't find any results for the search: ${query}",hits_stats:"${hits} results found in ${time} ms"}},localsearch:{enable:!0,trigger:"auto",top_n_per_article:1,unescape:!1,preload:!1},path:"search.xml",motion:{enable:!0,async:!1,transition:{post_block:"fadeIn",post_header:"slideDownIn",post_body:"slideDownIn",coll_header:"slideLeftIn",sidebar:"slideUpIn"}},translation:{copy_button:"Copy",copy_success:"Copied",copy_failure:"Copy failed"},sidebarPadding:40}</script><meta name="description" content="clocking block是写BFM中很重要的一个环节。为此特意看了几篇文章记录一下。"><meta name="keywords" content="SystemVerilog"><meta property="og:type" content="article"><meta property="og:title" content="Clocking block"><meta property="og:url" content="http:&#x2F;&#x2F;winter-leaf.github.io&#x2F;Clocking-block&#x2F;index.html"><meta property="og:site_name" content="Leaf in winter"><meta property="og:description" content="clocking block是写BFM中很重要的一个环节。为此特意看了几篇文章记录一下。"><meta property="og:locale" content="en"><meta property="og:updated_time" content="2021-06-03T14:42:15.150Z"><meta name="twitter:card" content="summary"><link rel="canonical" href="http://winter-leaf.github.io/Clocking-block/"><script id="page-configurations">CONFIG.page={sidebar:"",isHome:!1,isPost:!0,isPage:!1,isArchive:!1}</script><title>Clocking block | Leaf in winter</title><noscript><style>.sidebar-inner,.use-motion .brand,.use-motion .collection-header,.use-motion .comments,.use-motion .menu-item,.use-motion .pagination,.use-motion .post-block,.use-motion .post-body,.use-motion .post-header{opacity:initial}.use-motion .site-subtitle,.use-motion .site-title{opacity:initial;top:initial}.use-motion .logo-line-before i{left:initial}.use-motion .logo-line-after i{right:initial}</style></noscript></head><body itemscope itemtype="http://schema.org/WebPage"><div class="container use-motion"><div class="headband"></div><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="header-inner"><div class="site-brand-container"><div class="site-meta"><div><a href="/" class="brand" rel="start"><span class="logo-line-before"><i></i></span> <span class="site-title">Leaf in winter</span><span class="logo-line-after"><i></i></span></a></div><h1 class="site-subtitle" itemprop="description">Do you see the wind?</h1></div><div class="site-nav-toggle"><div class="toggle" aria-label="Toggle navigation bar"><span class="toggle-line toggle-line-first"></span><span class="toggle-line toggle-line-middle"></span><span class="toggle-line toggle-line-last"></span></div></div></div><nav class="site-nav"><ul id="menu" class="menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-fw fa-home"></i> Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i> Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i> Categories</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i> Archives</a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i> Search</a></li></ul></nav><div class="site-search"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"> <input autocomplete="off" autocorrect="off" autocapitalize="none" placeholder="Searching..." spellcheck="false" type="text" id="search-input"></div><span class="popup-btn-close"><i class="fa fa-times-circle"></i></span></div><div id="search-result"></div></div><div class="search-pop-overlay"></div></div></div></header><div class="back-to-top"><i class="fa fa-arrow-up"></i> <span>0%</span></div><main class="main"><div class="main-inner"><div class="content-wrap"><div class="content"><div class="posts-expand"><article itemscope itemtype="http://schema.org/Article" class="post-block" lang="en"><link itemprop="mainEntityOfPage" href="http://winter-leaf.github.io/Clocking-block/"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/avatar.jpeg"><meta itemprop="name" content="winter leaf"><meta itemprop="description" content="Batman, if you don't believe it then superman"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Leaf in winter"></span><header class="post-header"><h2 class="post-title" itemprop="name headline"> Clocking block</h2><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-calendar-o"></i></span> <span class="post-meta-item-text">Posted on</span> <time title="Created: 2021-06-03 22:37:11 / Modified: 22:42:15" itemprop="dateCreated datePublished" datetime="2021-06-03T22:37:11+08:00">2021-06-03</time></span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-folder-o"></i></span> <span class="post-meta-item-text">In</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/SystemVerilog/" itemprop="url" rel="index"><span itemprop="name">SystemVerilog</span></a></span></span></div></header><div class="post-body" itemprop="articleBody"><p>clocking block是写BFM中很重要的一个环节。为此特意看了几篇文章记录一下。</p><a id="more"></a><p>clocking block主要用于模拟对于一个信号的驱动和采样时间间隔，类似于设定setup/hold time。<br>对于一个信号，尤其是驱动或采样分别在module和class两侧时，不加时间间隔地同时进行驱动和采样会造成竞争冒险。<br>为了解决这个问题，应在驱动和采样时加以延时。假如我们在时钟上升沿来时，同时进行驱动和采样的基础上加上延时就有如下逻辑:</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @output_signal_from_dut <span class="keyword">begin</span> </span><br><span class="line">  sampled_signal_value_before_change &lt;= #t_setup output_signal_from_dut;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock) <span class="keyword">begin</span> </span><br><span class="line">  sampled_value = sampled_signal_value_before_change; </span><br><span class="line">  input_signal_to_dut &lt;= #t_hold new_value; </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure><p>如果每次做采样和驱动的时候都人为地为每个信号都加上延时显然麻烦而且信号多了肯定不现实。clocking block就是为了简化这个过程而存在的。<br>clocking block一般且非常推荐定义在interface里，这样clocking block就天然地和interface绑定。虽然clocking block也可以定义在module等地方，但关联性不强，并不推荐。<br>clocking block是针对于同步信号的。对于异步信号，clocking block并不适用。</p><p>假定有一interface，其内部clocking block有如下定义结构:<br>interface intif();<br>clocking cb_name @(posedge clk);<br> default input #x output #x;<br> input [edge #x] signal_a;<br> output [edge #] signal_b;<br>endclocking<br>endinterface</p><h1 id="1-clockvar-and-clocksignal"><a href="#1-clockvar-and-clocksignal" class="headerlink" title="1. clockvar and clocksignal"></a>1. clockvar and clocksignal</h1><blockquote><p>clocksignal指intif.signal_a。<br>clockvar指intif.cb_name.signal。</p></blockquote><p>这两个概念是不一样的。clocksignal本身就是一个正常的信号，和定义在正常module里的信号没区别，可以被nonblocking assignment(&lt;=)驱动和采样。clockvar本身是一个具有延时属性的信号数值，类似于上面例子中的(sampled_signal_value_before_change) 和(#t_hold new_value)。<br>clockvar本身是带有延时属性的，采样和驱动都会相对于clock有一定程度的偏移。<br>clockvar的采样用”=”符号，驱动用”&lt;=”符号，虽与blocking/nonblocking assignment形式相同但含义不同。这里”=”, ”&lt;=”在上下文是clockvar时只表示采样和驱动。<br>任何其他形式的赋值符号都应报错。但根据仿真器不同可能有实现上的遗漏，经实验VCS2020会遗漏采样时使用”&lt;=”的报错情况。</p><h1 id="2-0-setup-time-and-0-hold-time-in-clocking-block"><a href="#2-0-setup-time-and-0-hold-time-in-clocking-block" class="headerlink" title="2. 0 setup time and 0 hold time in clocking block"></a>2. 0 setup time and 0 hold time in clocking block</h1><p>clocking block中任何非零的input setup time都会使得采样时间相对于当前时钟沿提前，即采样到上一个周期的数值。<br>但也可以是#0。与非零值不同，在这里#0是把采样时间延后到当前周期的observed region。<br>这样造成的最终效果是采样到的值为当前周期的信号新值，而不是上一个周期的值。这种用法与正常的采样概念相悖，不推荐使用。</p><p>类似的，clocking block中的hold time也可以定义为0, output #0。这样做会把驱动时机延后到Re-NBA region，而不是类似于nonblocking assignment一样在NBA region。虽然这样做不会在驱动功能上造成于采样的race，但在波形上并不会看到任何后置于时钟沿的输出信号偏移，不推荐使用。</p><h1 id="3-0-and-default-clocking-block"><a href="#3-0-and-default-clocking-block" class="headerlink" title="3. ##0 and default clocking block"></a>3. ##0 and default clocking block</h1><p>default clocking block指利用default关键字定义的clocking block。<br>##n指在非class情况下的对default clocking block进行n次等待。相当于:<br>repeat(n) @(default intif.cb_name)。<br>但是当n=0时，意在等待<strong>下一个default clocking block</strong>的发生。如果下一个default clocking block已经在其他线程或由于其他原因已经被触发，则##0无效且跳过等待。相当于:<br>wait(default clocking block triggered at current time slot);</p><h1 id="4-inout-signal-in-clocking-block"><a href="#4-inout-signal-in-clocking-block" class="headerlink" title="4. inout signal in clocking block"></a>4. inout signal in clocking block</h1><p>inout类型的型号相当于具有单独的input和output属性。采样和驱动对应input和output属性，且互相独立。</p><h1 id="5-clockvar-direction-in-clocking-block"><a href="#5-clockvar-direction-in-clocking-block" class="headerlink" title="5. clockvar direction in clocking block"></a>5. clockvar direction in clocking block</h1><p>LRM中提到clocking block中input clockvar不能被驱动，output clockvar不能被采样。<br>这样很多时候想在BFM里读上一个周期的输出值就很麻烦，由于不能直接读，必须在上一个周期驱动新值的时候同时把这个新值放到一个没有方向限制的临时变量里，以便于下一个周期读取，相当于曲线救国。<br>这无形中就增加了很多麻烦。<br>既然output clockvar不能直接操作，那么读clocksignal就可以了。因为我们只是用clockvar来驱动信号，并不会直接驱动clocksignal。最终clocksignal的值会等待clocking block的hold time来进行更新。</p><h1 id="6-Several-recommendations-based-on-reference-articles"><a href="#6-Several-recommendations-based-on-reference-articles" class="headerlink" title="6. Several recommendations based on reference articles"></a>6. Several recommendations based on reference articles</h1><ol><li><p>When using a clocking block, the testbench should drive interface via its clockvars and should not drive the clocking signals directly after first clocking event of clocking block.<br>注: [2]建议一直使用clockvar驱动且永远不要使用clocksignal驱动。[3]建议初始化使用clocksignal。个人认为，既然clocking block是针对同步信号而言，在第一个同步时钟来临前，任何对clocksignal的直接操作都是不影响后续同步信号操作的，可以对其驱动。</p></li><li><p>Testbench code should synchronize itself to a clocking block’s clock event by waiting for the clocking block’s own named event, <strong>NOT</strong> by waiting for the raw clock event.</p></li><li><p>Write to output clockvars using the clocking drive operator <strong>&lt;=</strong>. Never try to write an output clockvar using simple assignment <strong>=</strong>.</p></li><li><p>Use input <strong>#1step</strong> unless you have a special reason to do otherwise. It guarantees that your testbench sees sampled values that are consistent with the values observed by your SystemVerilog assertions, properties and sequences.<br>注:关于1step的概念，可以参照之前写的另一篇文章<a href="https://winter-leaf.github.io/SV-time-slot-scheduling">SV time slot scheduling</a></p></li><li><p>Use non-zero output skew values in your clocking blocks to make waveform displays clearer, and to avoid problems caused by clock network delays in gate level simulation.</p></li><li><p>Never use input #0 in your clocking blocks unless you want to sample new value in current cycle via clocking block.<br>注: 参照上述小节2</p></li><li><p>Avoid the use of edge specifiers to determine clocking block skew.<br>注: 在clocking block为各个信号添加各自采样沿的方法可以被下列方法取代:<br>1) 延长setup/hold time或2)建立新采样沿的clocking block</p></li><li><p>Use your clocking block to establish signal directions with respect to the testbench. Do not add the raw signals to a testbench-facing interface’s modport unless the raw signal is not in clocking block and is asynchronous signal.</p></li></ol><h1 id="7-Reference"><a href="#7-Reference" class="headerlink" title="7. Reference"></a>7. Reference</h1><p>[1] systemverilog-IEEE.std.1800-2017<br>[2] Bromley, J., Johnston, K.. Taming Testbench Timing: Time’s Up for Clocking Block Confusions. SNUG2012.<br>[3] Clifford E. Cummings. Applying Stimulus &amp; Sampling Outputs‐UVM Verification Testing Techniques. SUNG2016.</p></div><div><ul class="post-copyright"><li class="post-copyright-author"> <strong>Post author:</strong> winter leaf</li><li class="post-copyright-link"> <strong>Post link:</strong> <a href="http://winter-leaf.github.io/Clocking-block/" title="Clocking block">http://winter-leaf.github.io/Clocking-block/</a></li><li class="post-copyright-license"> <strong>Copyright Notice:</strong> All articles in this blog are licensed under<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/null" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i> BY-NC-SA</a> unless stating additionally. Please indicate the source when reproduce.</li></ul></div><footer class="post-footer"><div class="post-tags"> <a href="/tags/SystemVerilog/" rel="tag"># SystemVerilog</a></div><div class="post-nav"><div class="post-nav-next post-nav-item"><a href="/Some-subtleties-in-SV/" rel="next" title="Some subtleties in SV"><i class="fa fa-chevron-left"></i> Some subtleties in SV</a></div><span class="post-nav-divider"></span><div class="post-nav-prev post-nav-item"></div></div></footer></article></div></div></div><div class="toggle sidebar-toggle"><span class="toggle-line toggle-line-first"></span><span class="toggle-line toggle-line-middle"></span><span class="toggle-line toggle-line-last"></span></div><aside class="sidebar"><div class="sidebar-inner"><ul class="sidebar-nav motion-element"><li class="sidebar-nav-toc"> Table of Contents</li><li class="sidebar-nav-overview"> Overview</li></ul><div class="post-toc-wrap sidebar-panel"><div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#1-clockvar-and-clocksignal"><span class="nav-text">1. clockvar and clocksignal</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2-0-setup-time-and-0-hold-time-in-clocking-block"><span class="nav-text">2. 0 setup time and 0 hold time in clocking block</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#3-0-and-default-clocking-block"><span class="nav-text">3. ##0 and default clocking block</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#4-inout-signal-in-clocking-block"><span class="nav-text">4. inout signal in clocking block</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#5-clockvar-direction-in-clocking-block"><span class="nav-text">5. clockvar direction in clocking block</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#6-Several-recommendations-based-on-reference-articles"><span class="nav-text">6. Several recommendations based on reference articles</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#7-Reference"><span class="nav-text">7. Reference</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person"> <img class="site-author-image" itemprop="image" alt="winter leaf" src="/images/avatar.jpeg"><p class="site-author-name" itemprop="name">winter leaf</p><div class="site-description" itemprop="description">Batman, if you don't believe it then superman</div></div><div class="site-state-wrap motion-element"><nav class="site-state"><div class="site-state-item site-state-posts"> <a href="/archives/"><span class="site-state-item-count">34</span> <span class="site-state-item-name">posts</span></a></div><div class="site-state-item site-state-categories"> <span class="site-state-item-count">9</span> <span class="site-state-item-name">categories</span></div><div class="site-state-item site-state-tags"> <span class="site-state-item-count">15</span> <span class="site-state-item-name">tags</span></div></nav></div></div></div></aside><div id="sidebar-dimmer"></div></div></main><footer class="footer"><div class="footer-inner"><div class="copyright"> &copy; <span itemprop="copyrightYear">2021</span><span class="with-love"><i class="fa fa-gamepad"></i></span> <span class="author" itemprop="copyrightHolder">winter leaf</span></div></div></footer></div><script src="/lib/anime.min.js"></script><script src="/lib/velocity/velocity.min.js"></script><script src="/lib/velocity/velocity.ui.min.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script><script src="/js/local-search.js"></script></body></html>