<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>10474</Best-caseLatency>
            <Average-caseLatency>10474</Average-caseLatency>
            <Worst-caseLatency>11313</Worst-caseLatency>
            <Best-caseRealTimeLatency>47.604 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>47.604 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>51.418 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>10475</min>
                    <max>10997</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>10475</Interval-min>
            <Interval-max>10997</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:852</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>231</BRAM_18K>
            <DSP>728</DSP>
            <FF>156855</FF>
            <LUT>175727</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWADDR</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWLEN</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWSIZE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWBURST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWLOCK</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWCACHE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWPROT</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWQOS</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWREGION</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WDATA</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WSTRB</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WLAST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARADDR</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARLEN</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARSIZE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARBURST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARLOCK</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARCACHE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARPROT</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARQOS</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARREGION</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RDATA</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RLAST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RRESP</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BRESP</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWVALID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWREADY</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWADDR</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWLEN</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWSIZE</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWBURST</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWLOCK</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWCACHE</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWPROT</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWQOS</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWREGION</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_AWUSER</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WVALID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WREADY</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WDATA</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WSTRB</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WLAST</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_WUSER</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARVALID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARREADY</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARADDR</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARLEN</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARSIZE</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARBURST</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARLOCK</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARCACHE</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARPROT</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARQOS</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARREGION</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_ARUSER</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RVALID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RREADY</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RDATA</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RLAST</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RUSER</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_RRESP</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_BVALID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_BREADY</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_BRESP</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_BID</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vp_for_task3_BUSER</name>
            <Object>kernel_vp_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWVALID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWREADY</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWADDR</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWLEN</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWSIZE</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWBURST</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWLOCK</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWCACHE</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWPROT</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWQOS</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWREGION</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_AWUSER</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WVALID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WREADY</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WDATA</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WSTRB</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WLAST</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_WUSER</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARVALID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARREADY</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARADDR</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARLEN</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARSIZE</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARBURST</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARLOCK</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARCACHE</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARPROT</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARQOS</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARREGION</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_ARUSER</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RVALID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RREADY</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RDATA</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RLAST</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RUSER</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_RRESP</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_BVALID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_BREADY</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_BRESP</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_BID</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vq_for_task3_BUSER</name>
            <Object>kernel_vq_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWVALID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWREADY</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWADDR</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWLEN</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWSIZE</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWBURST</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWLOCK</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWCACHE</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWPROT</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWQOS</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWREGION</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_AWUSER</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WVALID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WREADY</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WDATA</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WSTRB</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WLAST</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_WUSER</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARVALID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARREADY</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARADDR</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARLEN</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARSIZE</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARBURST</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARLOCK</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARCACHE</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARPROT</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARQOS</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARREGION</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_ARUSER</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RVALID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RREADY</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RDATA</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RLAST</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RUSER</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_RRESP</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_BVALID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_BREADY</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_BRESP</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_BID</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vr_for_task1_BUSER</name>
            <Object>kernel_vr_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWVALID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWREADY</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWADDR</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWLEN</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWSIZE</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWBURST</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWLOCK</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWCACHE</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWPROT</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWQOS</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWREGION</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_AWUSER</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WVALID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WREADY</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WDATA</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WSTRB</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WLAST</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_WUSER</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARVALID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARREADY</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARADDR</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARLEN</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARSIZE</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARBURST</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARLOCK</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARCACHE</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARPROT</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARQOS</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARREGION</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_ARUSER</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RVALID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RREADY</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RDATA</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RLAST</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RUSER</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_RRESP</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_BVALID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_BREADY</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_BRESP</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_BID</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vs_for_task1_BUSER</name>
            <Object>kernel_vs_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc3022_U0</InstName>
                    <ModuleName>entry_proc3022</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>204</ID>
                </Instance>
                <Instance>
                    <InstName>load_vp_for_task3_U0</InstName>
                    <ModuleName>load_vp_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>214</ID>
                    <BindInstances>add_ln12_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task3_U0</InstName>
                    <ModuleName>load_vA_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>add_ln47_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <BindInstances>add_ln82_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vr_for_task1_U0</InstName>
                    <ModuleName>load_vr_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>241</ID>
                    <BindInstances>add_ln117_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT0_level0_U0</InstName>
                    <ModuleName>FT0_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_r_FT0_fu_2286</InstName>
                            <ModuleName>read_r_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2286</ID>
                            <BindInstances>add_ln410_fu_376_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT0_fu_2324</InstName>
                            <ModuleName>read_A_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2324</ID>
                            <BindInstances>d0_6_fu_3996_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_FT0_level0_fu_2842</InstName>
                            <ModuleName>compute_FT0_level0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2842</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc3021_U0</InstName>
                                    <ModuleName>entry_proc3021</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1370</ID>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT0_level0_Block_entry4_proc_U0</InstName>
                                    <ModuleName>compute_FT0_level0_Block_entry4_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1422</ID>
                                    <BindInstances>add_ln231_fu_18_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>read_A_FT0_3_U0</InstName>
                                    <ModuleName>read_A_FT0_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1428</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_A_FT0_3_Pipeline_VITIS_LOOP_482_1_fu_540</InstName>
                                            <ModuleName>read_A_FT0_3_Pipeline_VITIS_LOOP_482_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>540</ID>
                                            <BindInstances>d0_4_fu_3996_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>task1_intra_U0</InstName>
                                    <ModuleName>task1_intra</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1947</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_task1_intra_Pipeline_VITIS_LOOP_340_1_fu_3272</InstName>
                                            <ModuleName>task1_intra_Pipeline_VITIS_LOOP_340_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3272</ID>
                                            <BindInstances>add_ln340_fu_5404_p2 fadd_32ns_32ns_32_5_full_dsp_1_U903 fadd_32ns_32ns_32_5_full_dsp_1_U904 fadd_32ns_32ns_32_5_full_dsp_1_U915 fadd_32ns_32ns_32_4_no_dsp_1_U919 fadd_32ns_32ns_32_5_full_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U906 fadd_32ns_32ns_32_5_full_dsp_1_U916 fadd_32ns_32ns_32_4_no_dsp_1_U920 fadd_32ns_32ns_32_5_full_dsp_1_U907 fadd_32ns_32ns_32_5_full_dsp_1_U908 fadd_32ns_32ns_32_5_full_dsp_1_U917 fadd_32ns_32ns_32_4_no_dsp_1_U921 fadd_32ns_32ns_32_5_full_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U910 fadd_32ns_32ns_32_5_full_dsp_1_U918 fadd_32ns_32ns_32_4_no_dsp_1_U922 fadd_32ns_32ns_32_5_full_dsp_1_U911 fadd_32ns_32ns_32_5_full_dsp_1_U912 fadd_32ns_32ns_32_5_full_dsp_1_U913 fadd_32ns_32ns_32_4_no_dsp_1_U919 fadd_32ns_32ns_32_5_full_dsp_1_U903 fadd_32ns_32ns_32_5_full_dsp_1_U914 fadd_32ns_32ns_32_4_no_dsp_1_U920 fadd_32ns_32ns_32_5_full_dsp_1_U904 fadd_32ns_32ns_32_5_full_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U915 fadd_32ns_32ns_32_4_no_dsp_1_U921 fadd_32ns_32ns_32_5_full_dsp_1_U906 fadd_32ns_32ns_32_5_full_dsp_1_U907 fadd_32ns_32ns_32_5_full_dsp_1_U916 fadd_32ns_32ns_32_4_no_dsp_1_U922 fadd_32ns_32ns_32_5_full_dsp_1_U908 fadd_32ns_32ns_32_5_full_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U917 fadd_32ns_32ns_32_4_no_dsp_1_U923 fadd_32ns_32ns_32_5_full_dsp_1_U910 fadd_32ns_32ns_32_5_full_dsp_1_U911 fadd_32ns_32ns_32_5_full_dsp_1_U918 fadd_32ns_32ns_32_4_no_dsp_1_U924 fadd_32ns_32ns_32_5_full_dsp_1_U912 fadd_32ns_32ns_32_5_full_dsp_1_U903 fadd_32ns_32ns_32_5_full_dsp_1_U904 fadd_32ns_32ns_32_5_full_dsp_1_U913 fadd_32ns_32ns_32_4_no_dsp_1_U919 fadd_32ns_32ns_32_5_full_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U906 fadd_32ns_32ns_32_5_full_dsp_1_U914 fadd_32ns_32ns_32_4_no_dsp_1_U920 fadd_32ns_32ns_32_5_full_dsp_1_U907 fadd_32ns_32ns_32_5_full_dsp_1_U908 fadd_32ns_32ns_32_5_full_dsp_1_U915 fadd_32ns_32ns_32_4_no_dsp_1_U921 fadd_32ns_32ns_32_5_full_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U910 fadd_32ns_32ns_32_5_full_dsp_1_U916 fadd_32ns_32ns_32_4_no_dsp_1_U922 fadd_32ns_32ns_32_5_full_dsp_1_U911 fadd_32ns_32ns_32_5_full_dsp_1_U912 fadd_32ns_32ns_32_5_full_dsp_1_U917 fadd_32ns_32ns_32_4_no_dsp_1_U923 fadd_32ns_32ns_32_5_full_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U914 fadd_32ns_32ns_32_5_full_dsp_1_U918 fadd_32ns_32ns_32_4_no_dsp_1_U924</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1382 fmul_32ns_32ns_32_4_max_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1382 fmul_32ns_32ns_32_4_max_dsp_1_U1383 fmul_32ns_32ns_32_4_max_dsp_1_U1383 fmul_32ns_32ns_32_4_max_dsp_1_U1384 fmul_32ns_32ns_32_4_max_dsp_1_U1384 fmul_32ns_32ns_32_4_max_dsp_1_U1385 fmul_32ns_32ns_32_4_max_dsp_1_U1386 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fmul_32ns_32ns_32_4_max_dsp_1_U1385 fmul_32ns_32ns_32_4_max_dsp_1_U1386 fmul_32ns_32ns_32_4_max_dsp_1_U1387 fmul_32ns_32ns_32_4_max_dsp_1_U1388 fmul_32ns_32ns_32_4_max_dsp_1_U1387 fmul_32ns_32ns_32_4_max_dsp_1_U1389 fmul_32ns_32ns_32_4_max_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1388 fmul_32ns_32ns_32_4_max_dsp_1_U1391 fmul_32ns_32ns_32_4_max_dsp_1_U1392 fadd_32ns_32ns_32_5_full_dsp_1_U1321 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fadd_32ns_32ns_32_5_full_dsp_1_U1322 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fadd_32ns_32ns_32_5_full_dsp_1_U1321 fadd_32ns_32ns_32_5_full_dsp_1_U1323 fadd_32ns_32ns_32_5_full_dsp_1_U1322 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fmul_32ns_32ns_32_4_max_dsp_1_U1389 fmul_32ns_32ns_32_4_max_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1393 fmul_32ns_32ns_32_4_max_dsp_1_U1394 fmul_32ns_32ns_32_4_max_dsp_1_U1391 fmul_32ns_32ns_32_4_max_dsp_1_U1395 fmul_32ns_32ns_32_4_max_dsp_1_U1396 fmul_32ns_32ns_32_4_max_dsp_1_U1392 fmul_32ns_32ns_32_4_max_dsp_1_U1397 fmul_32ns_32ns_32_4_max_dsp_1_U1398 fadd_32ns_32ns_32_5_full_dsp_1_U1325 fadd_32ns_32ns_32_5_full_dsp_1_U1323 fadd_32ns_32ns_32_5_full_dsp_1_U1326 fadd_32ns_32ns_32_5_full_dsp_1_U1321 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fadd_32ns_32ns_32_5_full_dsp_1_U1327 fadd_32ns_32ns_32_5_full_dsp_1_U1325 fadd_32ns_32ns_32_5_full_dsp_1_U1328 fadd_32ns_32ns_32_5_full_dsp_1_U1322 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fmul_32ns_32ns_32_4_max_dsp_1_U1393 fmul_32ns_32ns_32_4_max_dsp_1_U1394 fmul_32ns_32ns_32_4_max_dsp_1_U1399 fmul_32ns_32ns_32_4_max_dsp_1_U1400 fmul_32ns_32ns_32_4_max_dsp_1_U1395 fmul_32ns_32ns_32_4_max_dsp_1_U1401 fmul_32ns_32ns_32_4_max_dsp_1_U1402 fmul_32ns_32ns_32_4_max_dsp_1_U1396 fmul_32ns_32ns_32_4_max_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1404 fadd_32ns_32ns_32_5_full_dsp_1_U1329 fadd_32ns_32ns_32_5_full_dsp_1_U1326 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fadd_32ns_32ns_32_5_full_dsp_1_U1323 fadd_32ns_32ns_32_5_full_dsp_1_U1327 fadd_32ns_32ns_32_5_full_dsp_1_U1331 fadd_32ns_32ns_32_5_full_dsp_1_U1328 fadd_32ns_32ns_32_5_full_dsp_1_U1332 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fmul_32ns_32ns_32_4_max_dsp_1_U1397 fmul_32ns_32ns_32_4_max_dsp_1_U1398 fmul_32ns_32ns_32_4_max_dsp_1_U1405 fmul_32ns_32ns_32_4_max_dsp_1_U1406 fmul_32ns_32ns_32_4_max_dsp_1_U1399 fmul_32ns_32ns_32_4_max_dsp_1_U1407 fmul_32ns_32ns_32_4_max_dsp_1_U1408 fmul_32ns_32ns_32_4_max_dsp_1_U1400 fmul_32ns_32ns_32_4_max_dsp_1_U1409 fmul_32ns_32ns_32_4_max_dsp_1_U1410 fmul_32ns_32ns_32_4_max_dsp_1_U1387 fadd_32ns_32ns_32_5_full_dsp_1_U1329 fadd_32ns_32ns_32_5_full_dsp_1_U1334 fmul_32ns_32ns_32_4_max_dsp_1_U1388 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fadd_32ns_32ns_32_5_full_dsp_1_U1335 fmul_32ns_32ns_32_4_max_dsp_1_U1389 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fadd_32ns_32ns_32_5_full_dsp_1_U1326 fmul_32ns_32ns_32_4_max_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1401 fmul_32ns_32ns_32_4_max_dsp_1_U1402 fmul_32ns_32ns_32_4_max_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1412 fmul_32ns_32ns_32_4_max_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1413 fmul_32ns_32ns_32_4_max_dsp_1_U1414 fmul_32ns_32ns_32_4_max_dsp_1_U1404 fmul_32ns_32ns_32_4_max_dsp_1_U1415 fmul_32ns_32ns_32_4_max_dsp_1_U1416 fadd_32ns_32ns_32_5_full_dsp_1_U1359 fadd_32ns_32ns_32_5_full_dsp_1_U1332 fadd_32ns_32ns_32_5_full_dsp_1_U1338 fadd_32ns_32ns_32_5_full_dsp_1_U1360 fadd_32ns_32ns_32_5_full_dsp_1_U1333 fadd_32ns_32ns_32_5_full_dsp_1_U1339 fadd_32ns_32ns_32_5_full_dsp_1_U1334 fadd_32ns_32ns_32_5_full_dsp_1_U1361 fadd_32ns_32ns_32_5_full_dsp_1_U1328 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fmul_32ns_32ns_32_4_max_dsp_1_U1405 fmul_32ns_32ns_32_4_max_dsp_1_U1406 fmul_32ns_32ns_32_4_max_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1407 fmul_32ns_32ns_32_4_max_dsp_1_U1419 fmul_32ns_32ns_32_4_max_dsp_1_U1420 fmul_32ns_32ns_32_4_max_dsp_1_U1408 fmul_32ns_32ns_32_4_max_dsp_1_U1421 fmul_32ns_32ns_32_4_max_dsp_1_U1422 fadd_32ns_32ns_32_5_full_dsp_1_U1341 fmul_32ns_32ns_32_4_max_dsp_1_U1405 fadd_32ns_32ns_32_5_full_dsp_1_U1342 fmul_32ns_32ns_32_4_max_dsp_1_U1406 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fmul_32ns_32ns_32_4_max_dsp_1_U1407 fadd_32ns_32ns_32_5_full_dsp_1_U1337 fmul_32ns_32ns_32_4_max_dsp_1_U1408 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fmul_32ns_32ns_32_4_max_dsp_1_U1409 fmul_32ns_32ns_32_4_max_dsp_1_U1410 fmul_32ns_32ns_32_4_max_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1423 fmul_32ns_32ns_32_4_max_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1425 fmul_32ns_32ns_32_4_max_dsp_1_U1426 fmul_32ns_32ns_32_4_max_dsp_1_U1412 fmul_32ns_32ns_32_4_max_dsp_1_U1427 fmul_32ns_32ns_32_4_max_dsp_1_U1428 fadd_32ns_32ns_32_5_full_dsp_1_U1345 fadd_32ns_32ns_32_5_full_dsp_1_U1338 fadd_32ns_32ns_32_5_full_dsp_1_U1346 fmul_32ns_32ns_32_4_max_dsp_1_U1413 fadd_32ns_32ns_32_5_full_dsp_1_U1339 fmul_32ns_32ns_32_4_max_dsp_1_U1414 fadd_32ns_32ns_32_5_full_dsp_1_U1340 fmul_32ns_32ns_32_4_max_dsp_1_U1415 fadd_32ns_32ns_32_5_full_dsp_1_U1332 fmul_32ns_32ns_32_4_max_dsp_1_U1416 fmul_32ns_32ns_32_4_max_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1429 fmul_32ns_32ns_32_4_max_dsp_1_U1430 fmul_32ns_32ns_32_4_max_dsp_1_U1421 fmul_32ns_32ns_32_4_max_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1432 fmul_32ns_32ns_32_4_max_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1433 fmul_32ns_32ns_32_4_max_dsp_1_U1434 fadd_32ns_32ns_32_5_full_dsp_1_U1349 fmul_32ns_32ns_32_4_max_dsp_1_U1427 fadd_32ns_32ns_32_5_full_dsp_1_U1350 fmul_32ns_32ns_32_4_max_dsp_1_U1428 fadd_32ns_32ns_32_5_full_dsp_1_U1342 fadd_32ns_32ns_32_5_full_dsp_1_U1351 fadd_32ns_32ns_32_5_full_dsp_1_U1367 fadd_32ns_32ns_32_5_full_dsp_1_U1352 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fadd_32ns_32ns_32_5_full_dsp_1_U1368 fmul_32ns_32ns_32_4_max_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1435 fmul_32ns_32ns_32_4_max_dsp_1_U1436 fmul_32ns_32ns_32_4_max_dsp_1_U1419 fmul_32ns_32ns_32_4_max_dsp_1_U1437 fmul_32ns_32ns_32_4_max_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1439 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fadd_32ns_32ns_32_5_full_dsp_1_U1353 fmul_32ns_32ns_32_4_max_dsp_1_U1434 fadd_32ns_32ns_32_5_full_dsp_1_U1354 fmul_32ns_32ns_32_4_max_dsp_1_U1435 fadd_32ns_32ns_32_5_full_dsp_1_U1345 fmul_32ns_32ns_32_4_max_dsp_1_U1436 fadd_32ns_32ns_32_5_full_dsp_1_U1346 fmul_32ns_32ns_32_4_max_dsp_1_U1437 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fmul_32ns_32ns_32_4_max_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1439 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1445 fmul_32ns_32ns_32_4_max_dsp_1_U1446 fadd_32ns_32ns_32_5_full_dsp_1_U1357 fadd_32ns_32ns_32_5_full_dsp_1_U1373 fadd_32ns_32ns_32_5_full_dsp_1_U1358 fadd_32ns_32ns_32_5_full_dsp_1_U1348 fadd_32ns_32ns_32_5_full_dsp_1_U1374 fadd_32ns_32ns_32_5_full_dsp_1_U1359 fadd_32ns_32ns_32_5_full_dsp_1_U1349 fadd_32ns_32ns_32_5_full_dsp_1_U1360 fadd_32ns_32ns_32_5_full_dsp_1_U1338 fmul_32ns_32ns_32_4_max_dsp_1_U1445 fmul_32ns_32ns_32_4_max_dsp_1_U1446 fmul_32ns_32ns_32_4_max_dsp_1_U1447 fmul_32ns_32ns_32_4_max_dsp_1_U1448 fmul_32ns_32ns_32_4_max_dsp_1_U1449 fmul_32ns_32ns_32_4_max_dsp_1_U1450 fmul_32ns_32ns_32_4_max_dsp_1_U1451 fmul_32ns_32ns_32_4_max_dsp_1_U1452 fmul_32ns_32ns_32_4_max_dsp_1_U1453 fmul_32ns_32ns_32_4_max_dsp_1_U1454 fmul_32ns_32ns_32_4_max_dsp_1_U1455 fadd_32ns_32ns_32_5_full_dsp_1_U1361 fmul_32ns_32ns_32_4_max_dsp_1_U1456 fadd_32ns_32ns_32_5_full_dsp_1_U1362 fmul_32ns_32ns_32_4_max_dsp_1_U1457 fadd_32ns_32ns_32_5_full_dsp_1_U1351 fmul_32ns_32ns_32_4_max_dsp_1_U1458 fadd_32ns_32ns_32_5_full_dsp_1_U1352 fmul_32ns_32ns_32_4_max_dsp_1_U1459 fadd_32ns_32ns_32_5_full_dsp_1_U1340 fmul_32ns_32ns_32_4_max_dsp_1_U1460 fmul_32ns_32ns_32_4_max_dsp_1_U1429 fmul_32ns_32ns_32_4_max_dsp_1_U1430 fmul_32ns_32ns_32_4_max_dsp_1_U1453 fmul_32ns_32ns_32_4_max_dsp_1_U1454 fmul_32ns_32ns_32_4_max_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1455 fmul_32ns_32ns_32_4_max_dsp_1_U1456 fmul_32ns_32ns_32_4_max_dsp_1_U1432 fmul_32ns_32ns_32_4_max_dsp_1_U1461 fmul_32ns_32ns_32_4_max_dsp_1_U1462 fadd_32ns_32ns_32_5_full_dsp_1_U1365 fmul_32ns_32ns_32_4_max_dsp_1_U1463 fadd_32ns_32ns_32_5_full_dsp_1_U1366 fmul_32ns_32ns_32_4_max_dsp_1_U1464 fadd_32ns_32ns_32_5_full_dsp_1_U1354 fmul_32ns_32ns_32_4_max_dsp_1_U1465 fadd_32ns_32ns_32_5_full_dsp_1_U1355 fmul_32ns_32ns_32_4_max_dsp_1_U1466 fadd_32ns_32ns_32_5_full_dsp_1_U1342 fmul_32ns_32ns_32_4_max_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1433 fmul_32ns_32ns_32_4_max_dsp_1_U1434 fmul_32ns_32ns_32_4_max_dsp_1_U1459 fmul_32ns_32ns_32_4_max_dsp_1_U1460 fmul_32ns_32ns_32_4_max_dsp_1_U1435 fmul_32ns_32ns_32_4_max_dsp_1_U1461 fmul_32ns_32ns_32_4_max_dsp_1_U1462 fmul_32ns_32ns_32_4_max_dsp_1_U1436 fmul_32ns_32ns_32_4_max_dsp_1_U1463 fmul_32ns_32ns_32_4_max_dsp_1_U1464 fadd_32ns_32ns_32_5_full_dsp_1_U1379 fadd_32ns_32ns_32_5_full_dsp_1_U1359 fadd_32ns_32ns_32_5_full_dsp_1_U1370 fadd_32ns_32ns_32_5_full_dsp_1_U1360 fadd_32ns_32ns_32_5_full_dsp_1_U1380 fadd_32ns_32ns_32_5_full_dsp_1_U1371 fadd_32ns_32ns_32_5_full_dsp_1_U1358 fadd_32ns_32ns_32_5_full_dsp_1_U1372 fadd_32ns_32ns_32_5_full_dsp_1_U1344 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fmul_32ns_32ns_32_4_max_dsp_1_U1437 fmul_32ns_32ns_32_4_max_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1465 fmul_32ns_32ns_32_4_max_dsp_1_U1466 fmul_32ns_32ns_32_4_max_dsp_1_U1439 fmul_32ns_32ns_32_4_max_dsp_1_U1467 fmul_32ns_32ns_32_4_max_dsp_1_U1468 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fmul_32ns_32ns_32_4_max_dsp_1_U1469 fmul_32ns_32ns_32_4_max_dsp_1_U1470 fadd_32ns_32ns_32_5_full_dsp_1_U1373 fmul_32ns_32ns_32_4_max_dsp_1_U1399 fadd_32ns_32ns_32_5_full_dsp_1_U1374 fmul_32ns_32ns_32_4_max_dsp_1_U1400 fadd_32ns_32ns_32_5_full_dsp_1_U1360 fmul_32ns_32ns_32_4_max_dsp_1_U1401 fadd_32ns_32ns_32_5_full_dsp_1_U1361 fmul_32ns_32ns_32_4_max_dsp_1_U1402 fadd_32ns_32ns_32_5_full_dsp_1_U1346 fmul_32ns_32ns_32_4_max_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fmul_32ns_32ns_32_4_max_dsp_1_U1471 fmul_32ns_32ns_32_4_max_dsp_1_U1472 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fmul_32ns_32ns_32_4_max_dsp_1_U1473 fmul_32ns_32ns_32_4_max_dsp_1_U1474 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1475 fmul_32ns_32ns_32_4_max_dsp_1_U1476 fadd_32ns_32ns_32_5_full_dsp_1_U1377 fadd_32ns_32ns_32_5_full_dsp_1_U1362 fadd_32ns_32ns_32_5_full_dsp_1_U1378 fmul_32ns_32ns_32_4_max_dsp_1_U1407 fadd_32ns_32ns_32_5_full_dsp_1_U1363 fmul_32ns_32ns_32_4_max_dsp_1_U1408 fadd_32ns_32ns_32_5_full_dsp_1_U1364 fmul_32ns_32ns_32_4_max_dsp_1_U1409 fadd_32ns_32ns_32_5_full_dsp_1_U1348 fmul_32ns_32ns_32_4_max_dsp_1_U1410</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT0_level0_Block_entry48_proc_U0</InstName>
                                    <ModuleName>compute_FT0_level0_Block_entry48_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2559</ID>
                                    <BindInstances>add_ln234_fu_12_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>write_s_FT0_2_U0</InstName>
                                    <ModuleName>write_s_FT0_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2564</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>s_1_0_0_0_val_c_U s_1_1_0_0_val_c_U s_1_2_0_0_val_c_U s_1_3_0_0_val_c_U s_1_4_0_0_val_c_U s_1_5_0_0_val_c_U s_1_6_0_0_val_c_U s_1_7_0_0_val_c_U s_1_8_0_0_val_c_U s_1_9_0_0_val_c_U s_1_10_0_0_val_c_U s_1_11_0_0_val_c_U s_1_12_0_0_val_c_U s_1_13_0_0_val_c_U s_1_14_0_0_val_c_U s_1_15_0_0_val_c_U j0_cast2_loc_channel_U add_ln231_loc_channel_U add_ln234_loc_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>call_ln272_write_s_FT0_fu_3411</InstName>
                            <ModuleName>write_s_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3411</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_0_U A_0_0_160_U A_0_0_161_U A_0_0_162_U A_0_0_163_U A_0_0_164_U A_0_0_165_U A_0_0_166_U A_0_0_167_U A_0_0_168_U A_0_0_169_U A_0_0_170_U A_0_0_171_U A_0_0_172_U A_0_0_173_U A_0_0_174_U A_0_0_175_U A_0_0_176_U A_0_0_177_U A_0_0_178_U A_0_0_179_U A_0_0_180_U A_0_0_181_U A_0_0_182_U A_0_0_183_U A_0_0_184_U A_0_0_185_U A_0_0_186_U A_0_0_187_U A_0_0_188_U A_0_0_189_U A_0_0_190_U A_0_0_191_U A_0_0_192_U A_0_0_193_U A_0_0_194_U A_0_0_195_U A_0_0_196_U A_0_0_197_U A_0_0_198_U A_0_0_199_U A_0_0_200_U A_0_0_201_U A_0_0_202_U A_0_0_203_U A_0_0_204_U A_0_0_205_U A_0_0_206_U A_0_0_207_U A_0_0_208_U A_0_0_209_U A_0_0_210_U A_0_0_211_U A_0_0_212_U A_0_0_213_U A_0_0_214_U A_0_0_215_U A_0_0_216_U A_0_0_217_U A_0_0_218_U A_0_0_219_U A_0_0_220_U A_0_0_221_U A_0_0_222_U A_0_0_223_U A_0_0_224_U A_0_0_225_U A_0_0_226_U A_0_0_227_U A_0_0_228_U A_0_0_229_U A_0_0_230_U A_0_0_231_U A_0_0_232_U A_0_0_233_U A_0_0_234_U A_0_0_235_U A_0_0_236_U A_0_0_237_U A_0_0_238_U A_0_0_239_U A_0_0_240_U A_0_0_241_U A_0_0_242_U A_0_0_243_U A_0_0_244_U A_0_0_245_U A_0_0_246_U A_0_0_247_U A_0_0_248_U A_0_0_249_U A_0_0_250_U A_0_0_251_U A_0_0_252_U A_0_0_253_U A_0_0_254_U A_0_0_255_U A_0_0_256_U A_0_0_257_U A_0_0_258_U A_0_0_259_U A_0_0_260_U A_0_0_261_U A_0_0_262_U A_0_0_263_U A_0_0_264_U A_0_0_265_U A_0_0_266_U A_0_0_267_U A_0_0_268_U A_0_0_269_U A_0_0_270_U A_0_0_271_U A_0_0_272_U A_0_0_273_U A_0_0_274_U A_0_0_275_U A_0_0_276_U A_0_0_277_U A_0_0_278_U A_0_0_279_U A_0_0_280_U A_0_0_281_U A_0_0_282_U A_0_0_283_U A_0_0_284_U A_0_0_285_U A_0_0_286_U A_0_0_287_U A_0_0_288_U A_0_0_289_U A_0_0_290_U A_0_0_291_U A_0_0_292_U A_0_0_293_U A_0_0_294_U A_0_0_295_U A_0_0_296_U A_0_0_297_U A_0_0_298_U A_0_0_299_U A_0_0_300_U A_0_0_301_U A_0_0_302_U A_0_0_303_U A_0_0_304_U A_0_0_305_U A_0_0_306_U A_0_0_307_U A_0_0_308_U A_0_0_309_U A_0_0_310_U A_0_0_311_U A_0_0_312_U A_0_0_313_U A_0_0_314_U A_0_0_315_U A_0_0_316_U A_0_0_317_U A_0_0_318_U A_0_0_319_U A_0_0_320_U A_0_0_321_U A_0_0_322_U A_0_0_323_U A_0_0_324_U A_0_0_325_U A_0_0_326_U A_0_0_327_U A_0_0_328_U A_0_0_329_U A_0_0_330_U A_0_0_331_U A_0_0_332_U A_0_0_333_U A_0_0_334_U A_0_0_335_U A_0_0_336_U A_0_0_337_U A_0_0_338_U A_0_0_339_U A_0_0_340_U A_0_0_341_U A_0_0_342_U A_0_0_343_U A_0_0_344_U A_0_0_345_U A_0_0_346_U A_0_0_347_U A_0_0_348_U A_0_0_349_U A_0_0_350_U A_0_0_351_U A_0_0_352_U A_0_0_353_U A_0_0_354_U A_0_0_355_U A_0_0_356_U A_0_0_357_U A_0_0_358_U A_0_0_359_U A_0_0_360_U A_0_0_361_U A_0_0_362_U A_0_0_363_U A_0_0_364_U A_0_0_365_U A_0_0_366_U A_0_0_367_U A_0_0_368_U A_0_0_369_U A_0_0_370_U A_0_0_371_U A_0_0_372_U A_0_0_373_U A_0_0_374_U A_0_0_375_U A_0_0_376_U A_0_0_377_U A_0_0_378_U A_0_0_379_U A_0_0_380_U A_0_0_381_U A_0_0_382_U A_0_0_383_U A_0_0_384_U A_0_0_385_U A_0_0_386_U A_0_0_387_U A_0_0_388_U A_0_0_389_U A_0_0_390_U A_0_0_391_U A_0_0_392_U A_0_0_393_U A_0_0_394_U A_0_0_395_U A_0_0_396_U A_0_0_397_U A_0_0_398_U A_0_0_399_U A_0_0_400_U A_0_0_401_U A_0_0_402_U A_0_0_403_U A_0_0_404_U A_0_0_405_U A_0_0_406_U A_0_0_407_U A_0_0_408_U A_0_0_409_U A_0_0_410_U A_0_0_411_U A_0_0_412_U A_0_0_413_U A_0_0_414_U A_1_0_U A_1_0_160_U A_1_0_161_U A_1_0_162_U A_1_0_163_U A_1_0_164_U A_1_0_165_U A_1_0_166_U A_1_0_167_U A_1_0_168_U A_1_0_169_U A_1_0_170_U A_1_0_171_U A_1_0_172_U A_1_0_173_U A_1_0_174_U A_1_0_175_U A_1_0_176_U A_1_0_177_U A_1_0_178_U A_1_0_179_U A_1_0_180_U A_1_0_181_U A_1_0_182_U A_1_0_183_U A_1_0_184_U A_1_0_185_U A_1_0_186_U A_1_0_187_U A_1_0_188_U A_1_0_189_U A_1_0_190_U A_1_0_191_U A_1_0_192_U A_1_0_193_U A_1_0_194_U A_1_0_195_U A_1_0_196_U A_1_0_197_U A_1_0_198_U A_1_0_199_U A_1_0_200_U A_1_0_201_U A_1_0_202_U A_1_0_203_U A_1_0_204_U A_1_0_205_U A_1_0_206_U A_1_0_207_U A_1_0_208_U A_1_0_209_U A_1_0_210_U A_1_0_211_U A_1_0_212_U A_1_0_213_U A_1_0_214_U A_1_0_215_U A_1_0_216_U A_1_0_217_U A_1_0_218_U A_1_0_219_U A_1_0_220_U A_1_0_221_U A_1_0_222_U A_1_0_223_U A_1_0_224_U A_1_0_225_U A_1_0_226_U A_1_0_227_U A_1_0_228_U A_1_0_229_U A_1_0_230_U A_1_0_231_U A_1_0_232_U A_1_0_233_U A_1_0_234_U A_1_0_235_U A_1_0_236_U A_1_0_237_U A_1_0_238_U A_1_0_239_U A_1_0_240_U A_1_0_241_U A_1_0_242_U A_1_0_243_U A_1_0_244_U A_1_0_245_U A_1_0_246_U A_1_0_247_U A_1_0_248_U A_1_0_249_U A_1_0_250_U A_1_0_251_U A_1_0_252_U A_1_0_253_U A_1_0_254_U A_1_0_255_U A_1_0_256_U A_1_0_257_U A_1_0_258_U A_1_0_259_U A_1_0_260_U A_1_0_261_U A_1_0_262_U A_1_0_263_U A_1_0_264_U A_1_0_265_U A_1_0_266_U A_1_0_267_U A_1_0_268_U A_1_0_269_U A_1_0_270_U A_1_0_271_U A_1_0_272_U A_1_0_273_U A_1_0_274_U A_1_0_275_U A_1_0_276_U A_1_0_277_U A_1_0_278_U A_1_0_279_U A_1_0_280_U A_1_0_281_U A_1_0_282_U A_1_0_283_U A_1_0_284_U A_1_0_285_U A_1_0_286_U A_1_0_287_U A_1_0_288_U A_1_0_289_U A_1_0_290_U A_1_0_291_U A_1_0_292_U A_1_0_293_U A_1_0_294_U A_1_0_295_U A_1_0_296_U A_1_0_297_U A_1_0_298_U A_1_0_299_U A_1_0_300_U A_1_0_301_U A_1_0_302_U A_1_0_303_U A_1_0_304_U A_1_0_305_U A_1_0_306_U A_1_0_307_U A_1_0_308_U A_1_0_309_U A_1_0_310_U A_1_0_311_U A_1_0_312_U A_1_0_313_U A_1_0_314_U A_1_0_315_U A_1_0_316_U A_1_0_317_U A_1_0_318_U A_1_0_319_U A_1_0_320_U A_1_0_321_U A_1_0_322_U A_1_0_323_U A_1_0_324_U A_1_0_325_U A_1_0_326_U A_1_0_327_U A_1_0_328_U A_1_0_329_U A_1_0_330_U A_1_0_331_U A_1_0_332_U A_1_0_333_U A_1_0_334_U A_1_0_335_U A_1_0_336_U A_1_0_337_U A_1_0_338_U A_1_0_339_U A_1_0_340_U A_1_0_341_U A_1_0_342_U A_1_0_343_U A_1_0_344_U A_1_0_345_U A_1_0_346_U A_1_0_347_U A_1_0_348_U A_1_0_349_U A_1_0_350_U A_1_0_351_U A_1_0_352_U A_1_0_353_U A_1_0_354_U A_1_0_355_U A_1_0_356_U A_1_0_357_U A_1_0_358_U A_1_0_359_U A_1_0_360_U A_1_0_361_U A_1_0_362_U A_1_0_363_U A_1_0_364_U A_1_0_365_U A_1_0_366_U A_1_0_367_U A_1_0_368_U A_1_0_369_U A_1_0_370_U A_1_0_371_U A_1_0_372_U A_1_0_373_U A_1_0_374_U A_1_0_375_U A_1_0_376_U A_1_0_377_U A_1_0_378_U A_1_0_379_U A_1_0_380_U A_1_0_381_U A_1_0_382_U A_1_0_383_U A_1_0_384_U A_1_0_385_U A_1_0_386_U A_1_0_387_U A_1_0_388_U A_1_0_389_U A_1_0_390_U A_1_0_391_U A_1_0_392_U A_1_0_393_U A_1_0_394_U A_1_0_395_U A_1_0_396_U A_1_0_397_U A_1_0_398_U A_1_0_399_U A_1_0_400_U A_1_0_401_U A_1_0_402_U A_1_0_403_U A_1_0_404_U A_1_0_405_U A_1_0_406_U A_1_0_407_U A_1_0_408_U A_1_0_409_U A_1_0_410_U A_1_0_411_U A_1_0_412_U A_1_0_413_U A_1_0_414_U r_U r_1_U r_2_U r_3_U r_4_U r_5_U r_6_U r_7_U r_8_U r_9_U r_10_U r_11_U r_12_U r_13_U r_14_U r_15_U j0_3_fu_3527_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT1_level0_U0</InstName>
                    <ModuleName>FT1_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_p_FT1_fu_1470</InstName>
                            <ModuleName>read_p_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1470</ID>
                            <BindInstances>add_ln562_fu_376_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT1_fu_1508</InstName>
                            <ModuleName>read_A_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1508</ID>
                            <BindInstances>add_ln634_fu_2568_p2 add_ln634_2_fu_2599_p2 add_ln635_fu_3165_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_FT1_level0_fu_1834</InstName>
                            <ModuleName>compute_FT1_level0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1834</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>890</ID>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT1_level0_Block_entry4_proc_U0</InstName>
                                    <ModuleName>compute_FT1_level0_Block_entry4_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>924</ID>
                                    <BindInstances>add_ln282_fu_18_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT1_level0_Block_entry48_proc_U0</InstName>
                                    <ModuleName>compute_FT1_level0_Block_entry48_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>930</ID>
                                    <BindInstances>add_ln285_fu_12_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>read_A_FT1_4_U0</InstName>
                                    <ModuleName>read_A_FT1_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>935</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_A_FT1_4_Pipeline_VITIS_LOOP_634_1_VITIS_LOOP_635_2_fu_348</InstName>
                                            <ModuleName>read_A_FT1_4_Pipeline_VITIS_LOOP_634_1_VITIS_LOOP_635_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>348</ID>
                                            <BindInstances>add_ln634_fu_2568_p2 add_ln634_1_fu_2599_p2 add_ln635_fu_3165_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>task3_intra_U0</InstName>
                                    <ModuleName>task3_intra</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1262</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_task3_intra_Pipeline_VITIS_LOOP_381_1_fu_1498</InstName>
                                            <ModuleName>task3_intra_Pipeline_VITIS_LOOP_381_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1498</ID>
                                            <BindInstances>add_ln381_fu_3488_p2 fadd_32ns_32ns_32_5_full_dsp_1_U3115 fadd_32ns_32ns_32_5_full_dsp_1_U3116 fadd_32ns_32ns_32_5_full_dsp_1_U3123 fadd_32ns_32ns_32_4_no_dsp_1_U3125 fadd_32ns_32ns_32_5_full_dsp_1_U3105 fadd_32ns_32ns_32_5_full_dsp_1_U3106 fadd_32ns_32ns_32_5_full_dsp_1_U3117 fadd_32ns_32ns_32_5_full_dsp_1_U3107 fadd_32ns_32ns_32_5_full_dsp_1_U3108 fadd_32ns_32ns_32_5_full_dsp_1_U3118 fadd_32ns_32ns_32_5_full_dsp_1_U3124 fadd_32ns_32ns_32_4_no_dsp_1_U3126 fadd_32ns_32ns_32_5_full_dsp_1_U3109 fadd_32ns_32ns_32_5_full_dsp_1_U3110 fadd_32ns_32ns_32_5_full_dsp_1_U3119 fadd_32ns_32ns_32_5_full_dsp_1_U3111 fadd_32ns_32ns_32_5_full_dsp_1_U3112 fadd_32ns_32ns_32_5_full_dsp_1_U3120 fadd_32ns_32ns_32_5_full_dsp_1_U3121 fadd_32ns_32ns_32_4_no_dsp_1_U3125 fadd_32ns_32ns_32_5_full_dsp_1_U3113 fadd_32ns_32ns_32_5_full_dsp_1_U3114 fadd_32ns_32ns_32_5_full_dsp_1_U3115 fadd_32ns_32ns_32_5_full_dsp_1_U3122 fadd_32ns_32ns_32_4_no_dsp_1_U3126 fadd_32ns_32ns_32_5_full_dsp_1_U3105 fadd_32ns_32ns_32_5_full_dsp_1_U3106 fadd_32ns_32ns_32_5_full_dsp_1_U3116 fadd_32ns_32ns_32_5_full_dsp_1_U3107 fadd_32ns_32ns_32_5_full_dsp_1_U3108 fadd_32ns_32ns_32_5_full_dsp_1_U3117 fadd_32ns_32ns_32_5_full_dsp_1_U3123 fadd_32ns_32ns_32_4_no_dsp_1_U3127 fadd_32ns_32ns_32_5_full_dsp_1_U3109 fadd_32ns_32ns_32_5_full_dsp_1_U3110 fadd_32ns_32ns_32_5_full_dsp_1_U3118 fadd_32ns_32ns_32_5_full_dsp_1_U3111 fadd_32ns_32ns_32_5_full_dsp_1_U3112 fadd_32ns_32ns_32_5_full_dsp_1_U3119 fadd_32ns_32ns_32_5_full_dsp_1_U3124 fadd_32ns_32ns_32_4_no_dsp_1_U3128 fadd_32ns_32ns_32_5_full_dsp_1_U3113 fadd_32ns_32ns_32_5_full_dsp_1_U3114 fadd_32ns_32ns_32_5_full_dsp_1_U3120 fadd_32ns_32ns_32_5_full_dsp_1_U3115 fadd_32ns_32ns_32_5_full_dsp_1_U3116 fadd_32ns_32ns_32_5_full_dsp_1_U3121 fadd_32ns_32ns_32_4_no_dsp_1_U3125 fadd_32ns_32ns_32_5_full_dsp_1_U3117 fadd_32ns_32ns_32_5_full_dsp_1_U3105 fadd_32ns_32ns_32_5_full_dsp_1_U3106 fadd_32ns_32ns_32_5_full_dsp_1_U3118 fadd_32ns_32ns_32_5_full_dsp_1_U3122 fadd_32ns_32ns_32_4_no_dsp_1_U3126 fadd_32ns_32ns_32_5_full_dsp_1_U3107 fadd_32ns_32ns_32_5_full_dsp_1_U3108 fadd_32ns_32ns_32_5_full_dsp_1_U3119 fadd_32ns_32ns_32_5_full_dsp_1_U3109 fadd_32ns_32ns_32_5_full_dsp_1_U3110 fadd_32ns_32ns_32_5_full_dsp_1_U3120 fadd_32ns_32ns_32_5_full_dsp_1_U3123 fadd_32ns_32ns_32_4_no_dsp_1_U3127 fadd_32ns_32ns_32_5_full_dsp_1_U3111 fadd_32ns_32ns_32_5_full_dsp_1_U3112 fadd_32ns_32ns_32_5_full_dsp_1_U3121 fadd_32ns_32ns_32_5_full_dsp_1_U3113 fadd_32ns_32ns_32_5_full_dsp_1_U3114 fadd_32ns_32ns_32_5_full_dsp_1_U3122 fadd_32ns_32ns_32_5_full_dsp_1_U3124 fadd_32ns_32ns_32_4_no_dsp_1_U3128</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U3409 fmul_32ns_32ns_32_4_max_dsp_1_U3410 fmul_32ns_32ns_32_4_max_dsp_1_U3411 fmul_32ns_32ns_32_4_max_dsp_1_U3412 fmul_32ns_32ns_32_4_max_dsp_1_U3413 fmul_32ns_32ns_32_4_max_dsp_1_U3414 fadd_32ns_32ns_32_5_full_dsp_1_U3379 fadd_32ns_32ns_32_5_full_dsp_1_U3379 fadd_32ns_32ns_32_5_full_dsp_1_U3380 fadd_32ns_32ns_32_5_full_dsp_1_U3381 fadd_32ns_32ns_32_5_full_dsp_1_U3380 fadd_32ns_32ns_32_5_full_dsp_1_U3379 fmul_32ns_32ns_32_4_max_dsp_1_U3415 fmul_32ns_32ns_32_4_max_dsp_1_U3416 fmul_32ns_32ns_32_4_max_dsp_1_U3417 fmul_32ns_32ns_32_4_max_dsp_1_U3418 fmul_32ns_32ns_32_4_max_dsp_1_U3419 fmul_32ns_32ns_32_4_max_dsp_1_U3420 fadd_32ns_32ns_32_5_full_dsp_1_U3382 fadd_32ns_32ns_32_5_full_dsp_1_U3381 fadd_32ns_32ns_32_5_full_dsp_1_U3383 fadd_32ns_32ns_32_5_full_dsp_1_U3384 fadd_32ns_32ns_32_5_full_dsp_1_U3382 fadd_32ns_32ns_32_5_full_dsp_1_U3380 fmul_32ns_32ns_32_4_max_dsp_1_U3421 fmul_32ns_32ns_32_4_max_dsp_1_U3422 fmul_32ns_32ns_32_4_max_dsp_1_U3423 fmul_32ns_32ns_32_4_max_dsp_1_U3424 fmul_32ns_32ns_32_4_max_dsp_1_U3425 fmul_32ns_32ns_32_4_max_dsp_1_U3426 fadd_32ns_32ns_32_5_full_dsp_1_U3385 fadd_32ns_32ns_32_5_full_dsp_1_U3383 fadd_32ns_32ns_32_5_full_dsp_1_U3386 fadd_32ns_32ns_32_5_full_dsp_1_U3387 fadd_32ns_32ns_32_5_full_dsp_1_U3384 fadd_32ns_32ns_32_5_full_dsp_1_U3381 fmul_32ns_32ns_32_4_max_dsp_1_U3427 fmul_32ns_32ns_32_4_max_dsp_1_U3428 fmul_32ns_32ns_32_4_max_dsp_1_U3429 fmul_32ns_32ns_32_4_max_dsp_1_U3430 fmul_32ns_32ns_32_4_max_dsp_1_U3431 fmul_32ns_32ns_32_4_max_dsp_1_U3432 fadd_32ns_32ns_32_5_full_dsp_1_U3388 fadd_32ns_32ns_32_5_full_dsp_1_U3385 fadd_32ns_32ns_32_5_full_dsp_1_U3389 fadd_32ns_32ns_32_5_full_dsp_1_U3390 fadd_32ns_32ns_32_5_full_dsp_1_U3386 fadd_32ns_32ns_32_5_full_dsp_1_U3382 fmul_32ns_32ns_32_4_max_dsp_1_U3433 fmul_32ns_32ns_32_4_max_dsp_1_U3434 fmul_32ns_32ns_32_4_max_dsp_1_U3435 fmul_32ns_32ns_32_4_max_dsp_1_U3436 fmul_32ns_32ns_32_4_max_dsp_1_U3437 fmul_32ns_32ns_32_4_max_dsp_1_U3438 fadd_32ns_32ns_32_5_full_dsp_1_U3391 fadd_32ns_32ns_32_5_full_dsp_1_U3387 fadd_32ns_32ns_32_5_full_dsp_1_U3392 fadd_32ns_32ns_32_5_full_dsp_1_U3393 fadd_32ns_32ns_32_5_full_dsp_1_U3388 fadd_32ns_32ns_32_5_full_dsp_1_U3383 fmul_32ns_32ns_32_4_max_dsp_1_U3439 fmul_32ns_32ns_32_4_max_dsp_1_U3440 fmul_32ns_32ns_32_4_max_dsp_1_U3441 fmul_32ns_32ns_32_4_max_dsp_1_U3442 fmul_32ns_32ns_32_4_max_dsp_1_U3443 fmul_32ns_32ns_32_4_max_dsp_1_U3444 fadd_32ns_32ns_32_5_full_dsp_1_U3394 fadd_32ns_32ns_32_5_full_dsp_1_U3389 fadd_32ns_32ns_32_5_full_dsp_1_U3395 fadd_32ns_32ns_32_5_full_dsp_1_U3396 fadd_32ns_32ns_32_5_full_dsp_1_U3390 fadd_32ns_32ns_32_5_full_dsp_1_U3384 fmul_32ns_32ns_32_4_max_dsp_1_U3445 fmul_32ns_32ns_32_4_max_dsp_1_U3446 fmul_32ns_32ns_32_4_max_dsp_1_U3447 fmul_32ns_32ns_32_4_max_dsp_1_U3448 fmul_32ns_32ns_32_4_max_dsp_1_U3449 fmul_32ns_32ns_32_4_max_dsp_1_U3450 fadd_32ns_32ns_32_5_full_dsp_1_U3397 fadd_32ns_32ns_32_5_full_dsp_1_U3391 fadd_32ns_32ns_32_5_full_dsp_1_U3398 fadd_32ns_32ns_32_5_full_dsp_1_U3399 fadd_32ns_32ns_32_5_full_dsp_1_U3392 fadd_32ns_32ns_32_5_full_dsp_1_U3385 fmul_32ns_32ns_32_4_max_dsp_1_U3451 fmul_32ns_32ns_32_4_max_dsp_1_U3452 fmul_32ns_32ns_32_4_max_dsp_1_U3453 fmul_32ns_32ns_32_4_max_dsp_1_U3454 fmul_32ns_32ns_32_4_max_dsp_1_U3455 fmul_32ns_32ns_32_4_max_dsp_1_U3456 fadd_32ns_32ns_32_5_full_dsp_1_U3400 fadd_32ns_32ns_32_5_full_dsp_1_U3393 fmul_32ns_32ns_32_4_max_dsp_1_U3413 fadd_32ns_32ns_32_5_full_dsp_1_U3402 fadd_32ns_32ns_32_5_full_dsp_1_U3394 fmul_32ns_32ns_32_4_max_dsp_1_U3414 fmul_32ns_32ns_32_4_max_dsp_1_U3457 fmul_32ns_32ns_32_4_max_dsp_1_U3458 fmul_32ns_32ns_32_4_max_dsp_1_U3459 fmul_32ns_32ns_32_4_max_dsp_1_U3460 fmul_32ns_32ns_32_4_max_dsp_1_U3461 fmul_32ns_32ns_32_4_max_dsp_1_U3462 fadd_32ns_32ns_32_5_full_dsp_1_U3403 fadd_32ns_32ns_32_5_full_dsp_1_U3395 fmul_32ns_32ns_32_4_max_dsp_1_U3419 fadd_32ns_32ns_32_5_full_dsp_1_U3405 fadd_32ns_32ns_32_5_full_dsp_1_U3396 fmul_32ns_32ns_32_4_max_dsp_1_U3420 fmul_32ns_32ns_32_4_max_dsp_1_U3463 fmul_32ns_32ns_32_4_max_dsp_1_U3464 fmul_32ns_32ns_32_4_max_dsp_1_U3465 fmul_32ns_32ns_32_4_max_dsp_1_U3466 fmul_32ns_32ns_32_4_max_dsp_1_U3467 fmul_32ns_32ns_32_4_max_dsp_1_U3468 fadd_32ns_32ns_32_5_full_dsp_1_U3406 fadd_32ns_32ns_32_5_full_dsp_1_U3397 fadd_32ns_32ns_32_5_full_dsp_1_U3407 fadd_32ns_32ns_32_5_full_dsp_1_U3408 fadd_32ns_32ns_32_5_full_dsp_1_U3398 fadd_32ns_32ns_32_5_full_dsp_1_U3406</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>write_q_FT1_1_U0</InstName>
                                    <ModuleName>write_q_FT1_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1658</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_write_q_FT1_1_Pipeline_VITIS_LOOP_794_1_fu_122</InstName>
                                            <ModuleName>write_q_FT1_1_Pipeline_VITIS_LOOP_794_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>122</ID>
                                            <BindInstances>add_ln794_fu_207_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>q_1_0_0_0_val_c_U q_1_1_0_0_val_c_U q_1_2_0_0_val_c_U q_1_3_0_0_val_c_U q_1_4_0_0_val_c_U q_1_5_0_0_val_c_U q_1_6_0_0_val_c_U q_1_7_0_0_val_c_U q_1_8_0_0_val_c_U q_1_9_0_0_val_c_U i0_cast2_loc_channel_U add_ln282_loc_channel_U add_ln285_loc_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_q_FT1_fu_2199</InstName>
                            <ModuleName>write_q_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2199</ID>
                            <BindInstances>add_ln794_fu_207_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_0_U A_0_0_1_U A_0_0_2_U A_0_0_3_U A_0_0_4_U A_0_0_5_U A_0_0_6_U A_0_0_7_U A_0_0_8_U A_0_0_9_U A_0_0_10_U A_0_0_11_U A_0_0_12_U A_0_0_13_U A_0_0_14_U A_0_0_15_U A_0_0_16_U A_0_0_17_U A_0_0_18_U A_0_0_19_U A_0_0_20_U A_0_0_21_U A_0_0_22_U A_0_0_23_U A_0_0_24_U A_0_0_25_U A_0_0_26_U A_0_0_27_U A_0_0_28_U A_0_0_29_U A_0_0_30_U A_0_0_31_U A_0_0_32_U A_0_0_33_U A_0_0_34_U A_0_0_35_U A_0_0_36_U A_0_0_37_U A_0_0_38_U A_0_0_39_U A_0_0_40_U A_0_0_41_U A_0_0_42_U A_0_0_43_U A_0_0_44_U A_0_0_45_U A_0_0_46_U A_0_0_47_U A_0_0_48_U A_0_0_49_U A_0_0_50_U A_0_0_51_U A_0_0_52_U A_0_0_53_U A_0_0_54_U A_0_0_55_U A_0_0_56_U A_0_0_57_U A_0_0_58_U A_0_0_59_U A_0_0_60_U A_0_0_61_U A_0_0_62_U A_0_0_63_U A_0_0_64_U A_0_0_65_U A_0_0_66_U A_0_0_67_U A_0_0_68_U A_0_0_69_U A_0_0_70_U A_0_0_71_U A_0_0_72_U A_0_0_73_U A_0_0_74_U A_0_0_75_U A_0_0_76_U A_0_0_77_U A_0_0_78_U A_0_0_79_U A_0_0_80_U A_0_0_81_U A_0_0_82_U A_0_0_83_U A_0_0_84_U A_0_0_85_U A_0_0_86_U A_0_0_87_U A_0_0_88_U A_0_0_89_U A_0_0_90_U A_0_0_91_U A_0_0_92_U A_0_0_93_U A_0_0_94_U A_0_0_95_U A_0_0_96_U A_0_0_97_U A_0_0_98_U A_0_0_99_U A_0_0_100_U A_0_0_101_U A_0_0_102_U A_0_0_103_U A_0_0_104_U A_0_0_105_U A_0_0_106_U A_0_0_107_U A_0_0_108_U A_0_0_109_U A_0_0_110_U A_0_0_111_U A_0_0_112_U A_0_0_113_U A_0_0_114_U A_0_0_115_U A_0_0_116_U A_0_0_117_U A_0_0_118_U A_0_0_119_U A_0_0_120_U A_0_0_121_U A_0_0_122_U A_0_0_123_U A_0_0_124_U A_0_0_125_U A_0_0_126_U A_0_0_127_U A_0_0_128_U A_0_0_129_U A_0_0_130_U A_0_0_131_U A_0_0_132_U A_0_0_133_U A_0_0_134_U A_0_0_135_U A_0_0_136_U A_0_0_137_U A_0_0_138_U A_0_0_139_U A_0_0_140_U A_0_0_141_U A_0_0_142_U A_0_0_143_U A_0_0_144_U A_0_0_145_U A_0_0_146_U A_0_0_147_U A_0_0_148_U A_0_0_149_U A_0_0_150_U A_0_0_151_U A_0_0_152_U A_0_0_153_U A_0_0_154_U A_0_0_155_U A_0_0_156_U A_0_0_157_U A_0_0_158_U A_0_0_159_U A_1_0_U A_1_0_1_U A_1_0_2_U A_1_0_3_U A_1_0_4_U A_1_0_5_U A_1_0_6_U A_1_0_7_U A_1_0_8_U A_1_0_9_U A_1_0_10_U A_1_0_11_U A_1_0_12_U A_1_0_13_U A_1_0_14_U A_1_0_15_U A_1_0_16_U A_1_0_17_U A_1_0_18_U A_1_0_19_U A_1_0_20_U A_1_0_21_U A_1_0_22_U A_1_0_23_U A_1_0_24_U A_1_0_25_U A_1_0_26_U A_1_0_27_U A_1_0_28_U A_1_0_29_U A_1_0_30_U A_1_0_31_U A_1_0_32_U A_1_0_33_U A_1_0_34_U A_1_0_35_U A_1_0_36_U A_1_0_37_U A_1_0_38_U A_1_0_39_U A_1_0_40_U A_1_0_41_U A_1_0_42_U A_1_0_43_U A_1_0_44_U A_1_0_45_U A_1_0_46_U A_1_0_47_U A_1_0_48_U A_1_0_49_U A_1_0_50_U A_1_0_51_U A_1_0_52_U A_1_0_53_U A_1_0_54_U A_1_0_55_U A_1_0_56_U A_1_0_57_U A_1_0_58_U A_1_0_59_U A_1_0_60_U A_1_0_61_U A_1_0_62_U A_1_0_63_U A_1_0_64_U A_1_0_65_U A_1_0_66_U A_1_0_67_U A_1_0_68_U A_1_0_69_U A_1_0_70_U A_1_0_71_U A_1_0_72_U A_1_0_73_U A_1_0_74_U A_1_0_75_U A_1_0_76_U A_1_0_77_U A_1_0_78_U A_1_0_79_U A_1_0_80_U A_1_0_81_U A_1_0_82_U A_1_0_83_U A_1_0_84_U A_1_0_85_U A_1_0_86_U A_1_0_87_U A_1_0_88_U A_1_0_89_U A_1_0_90_U A_1_0_91_U A_1_0_92_U A_1_0_93_U A_1_0_94_U A_1_0_95_U A_1_0_96_U A_1_0_97_U A_1_0_98_U A_1_0_99_U A_1_0_100_U A_1_0_101_U A_1_0_102_U A_1_0_103_U A_1_0_104_U A_1_0_105_U A_1_0_106_U A_1_0_107_U A_1_0_108_U A_1_0_109_U A_1_0_110_U A_1_0_111_U A_1_0_112_U A_1_0_113_U A_1_0_114_U A_1_0_115_U A_1_0_116_U A_1_0_117_U A_1_0_118_U A_1_0_119_U A_1_0_120_U A_1_0_121_U A_1_0_122_U A_1_0_123_U A_1_0_124_U A_1_0_125_U A_1_0_126_U A_1_0_127_U A_1_0_128_U A_1_0_129_U A_1_0_130_U A_1_0_131_U A_1_0_132_U A_1_0_133_U A_1_0_134_U A_1_0_135_U A_1_0_136_U A_1_0_137_U A_1_0_138_U A_1_0_139_U A_1_0_140_U A_1_0_141_U A_1_0_142_U A_1_0_143_U A_1_0_144_U A_1_0_145_U A_1_0_146_U A_1_0_147_U A_1_0_148_U A_1_0_149_U A_1_0_150_U A_1_0_151_U A_1_0_152_U A_1_0_153_U A_1_0_154_U A_1_0_155_U A_1_0_156_U A_1_0_157_U A_1_0_158_U A_1_0_159_U p_U p_1_U p_2_U p_3_U p_4_U p_5_U p_6_U p_7_U p_8_U p_9_U p_10_U p_11_U p_12_U p_13_U p_14_U p_15_U i0_3_fu_2339_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vs_for_task1_U0</InstName>
                    <ModuleName>store_vs_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>264</ID>
                    <BindInstances>add_ln152_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vq_for_task3_U0</InstName>
                    <ModuleName>store_vq_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>add_ln203_fu_142_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vs_for_task1_c_U vq_for_task3_c_U fifo_p_from_off_chip_to_S3_U fifo_A_from_off_chip_to_S3_U fifo_A_from_off_chip_to_S1_U fifo_r_from_off_chip_to_S1_U fifo_s_to_off_chip_U fifo_q_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vA_for_task3_m_axi_U kernel_vp_for_task3_m_axi_U kernel_vq_for_task3_m_axi_U kernel_vr_for_task1_m_axi_U kernel_vs_for_task1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc3022</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.410</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vp_for_task3</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>99</Best-caseLatency>
                    <Average-caseLatency>99</Average-caseLatency>
                    <Worst-caseLatency>99</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>99</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>25</TripCount>
                        <Latency>97</Latency>
                        <AbsoluteTimeLatency>0.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>795</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_119_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task3</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10324</Best-caseLatency>
                    <Average-caseLatency>10324</Average-caseLatency>
                    <Worst-caseLatency>10324</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.923 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.923 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.923 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10324</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10250</TripCount>
                        <Latency>10322</Latency>
                        <AbsoluteTimeLatency>46.913 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>803</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_119_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10474</Best-caseLatency>
                    <Average-caseLatency>10474</Average-caseLatency>
                    <Worst-caseLatency>10474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.604 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.604 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.604 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10400</TripCount>
                        <Latency>10472</Latency>
                        <AbsoluteTimeLatency>47.595 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>804</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_119_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vr_for_task1</Name>
            <Loops>
                <VITIS_LOOP_117_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.455 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.455 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.455 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1>
                        <Name>VITIS_LOOP_117_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>98</Latency>
                        <AbsoluteTimeLatency>0.445 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_1>
                            <Name>VITIS_LOOP_117_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117</SourceLocation>
                        </VITIS_LOOP_117_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>794</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_119_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_r_FT0</Name>
            <Loops>
                <VITIS_LOOP_410_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.127 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.127 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.127 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_410_1>
                        <Name>VITIS_LOOP_410_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.118 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_410_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:410</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_410_1>
                            <Name>VITIS_LOOP_410_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:410</SourceLocation>
                        </VITIS_LOOP_410_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_410_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln410_fu_376_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln410"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0</Name>
            <Loops>
                <VITIS_LOOP_482_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>418</Best-caseLatency>
                    <Average-caseLatency>418</Average-caseLatency>
                    <Worst-caseLatency>418</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>418</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_482_1>
                        <Name>VITIS_LOOP_482_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>416</TripCount>
                        <Latency>416</Latency>
                        <AbsoluteTimeLatency>1.891 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_482_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:482</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_482_1>
                            <Name>VITIS_LOOP_482_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:482</SourceLocation>
                        </VITIS_LOOP_482_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_1" OPTYPE="add" PRAGMA="" RTLNAME="d0_6_fu_3996_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="d0_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc3021</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level0_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_18_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln231"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0_3_Pipeline_VITIS_LOOP_482_1</Name>
            <Loops>
                <VITIS_LOOP_482_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>418</Best-caseLatency>
                    <Average-caseLatency>418</Average-caseLatency>
                    <Worst-caseLatency>418</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>418</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_482_1>
                        <Name>VITIS_LOOP_482_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>416</TripCount>
                        <Latency>416</Latency>
                        <AbsoluteTimeLatency>1.891 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_482_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:482~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_482_1>
                            <Name>VITIS_LOOP_482_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:482~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231</SourceLocation>
                        </VITIS_LOOP_482_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_1" OPTYPE="add" PRAGMA="" RTLNAME="d0_4_fu_3996_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="d0_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>210</Average-caseLatency>
                    <Worst-caseLatency>419</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.954 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.904 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 419</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:479~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>130</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task1_intra_Pipeline_VITIS_LOOP_340_1</Name>
            <Loops>
                <VITIS_LOOP_340_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.473 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.473 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.473 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_340_1>
                        <Name>VITIS_LOOP_340_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>25</TripCount>
                        <Latency>102</Latency>
                        <AbsoluteTimeLatency>0.464 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_340_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:340</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_340_1>
                            <Name>VITIS_LOOP_340_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:340</SourceLocation>
                        </VITIS_LOOP_340_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>26718</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>12881</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_340_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_5404_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:340" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U903" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U904" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U915" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U919" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U905" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U906" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U916" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U920" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U907" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U908" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U917" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U921" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U909" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U910" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U918" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U922" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U911" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U912" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U913" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U919" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U903" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U914" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U920" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U904" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U905" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U915" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U921" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U906" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U907" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U916" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U922" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U908" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U909" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U917" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U923" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U910" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U911" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U918" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U924" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U912" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U903" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U904" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U913" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U919" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U905" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U906" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U914" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U920" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U907" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U908" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U915" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U921" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U909" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U910" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U916" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U922" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_13_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U911" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U912" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U917" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U923" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U913" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U914" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U918" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_340_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U924" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_15_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task1_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.591 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.591 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.591 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>448</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>59227</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>46781</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1381" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1382" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1381" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1382" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1383" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1383" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1384" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1384" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1385" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1386" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1385" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1386" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1387" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1388" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1387" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1389" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1390" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1388" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1391" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1392" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1321" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1322" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1321" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1323" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1322" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1389" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1390" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1393" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1394" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1391" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1395" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1396" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1392" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1397" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1398" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1325" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1323" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1326" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1321" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1327" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1325" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1328" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1322" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1393" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1394" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1399" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1400" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1395" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1401" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1402" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1396" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1403" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1404" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1329" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1326" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1323" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1327" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1331" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1328" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1332" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1397" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1398" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1405" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1406" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1399" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1407" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1408" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1400" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1409" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1410" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1387" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1329" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1334" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1388" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1335" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1389" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1326" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1390" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1401" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1402" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1411" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1412" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1403" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1413" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1414" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1404" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1415" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1416" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1359" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1332" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1338" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1360" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1333" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1339" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1334" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1361" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1328" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1405" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1406" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1417" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1418" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1407" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1419" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1420" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1408" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1421" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1422" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1341" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1405" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1342" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1406" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1407" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1337" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1408" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1409" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1410" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1411" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1423" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1424" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1411" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1425" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1426" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1412" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1427" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1428" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1345" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1338" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1346" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1413" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1339" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1414" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1340" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1415" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1332" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1416" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1417" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1418" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1429" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1430" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1421" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1431" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1432" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1424" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1433" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1434" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1349" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1427" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1350" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1428" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1342" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1351" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1367" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1352" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1368" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1417" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1418" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1435" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1436" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1419" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1437" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1438" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1431" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1439" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1353" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1434" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1354" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1435" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1345" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1436" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1346" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1437" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1438" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1439" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1441" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1442" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1443" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1424" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1445" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1446" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1357" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1373" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1358" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1348" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1374" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1359" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1349" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1360" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1338" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1445" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1446" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1447" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1448" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1449" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1450" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1451" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1452" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1453" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1454" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1455" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1361" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1456" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1362" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1457" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1351" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1458" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1352" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1459" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1340" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1460" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1429" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1430" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1453" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1454" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1431" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1455" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1456" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1432" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1461" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1462" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1365" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1463" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1366" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1464" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1354" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1465" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1355" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1466" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1342" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1381" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1433" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1434" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1459" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1460" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1435" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1461" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1462" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1436" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1463" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1464" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1379" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1359" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1370" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1360" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1380" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1371" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1358" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1372" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1344" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_13_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1437" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1438" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1465" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1466" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1439" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1467" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1468" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1469" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1470" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1373" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1399" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1374" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1400" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1360" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1401" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1361" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1402" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1346" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1403" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1441" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1442" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1471" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1472" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1443" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1473" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1474" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1475" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1476" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1377" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1362" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1378" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1407" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1363" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1408" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1364" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1409" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1348" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1410" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_15_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT0_level0_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:234</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_12_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_s_FT0_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:714~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:234</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>164</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>211</Average-caseLatency>
                    <Worst-caseLatency>420</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.591 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.959 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.909 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>131</min>
                            <max>420</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>131 ~ 420</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>448</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>59423</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>47841</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_0_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_0_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_1_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_1_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_2_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_2_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_3_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_3_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_4_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_4_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_5_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_5_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_6_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_6_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_7_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_7_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_8_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_8_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_9_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_9_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_10_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_10_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_11_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_11_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_12_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_12_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_13_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_13_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_14_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_14_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_1_15_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="s_1_15_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_cast2_loc_channel_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln231_loc_channel_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln231_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln234_loc_channel_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:231" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln234_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_s_FT0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.236</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:738</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FT0_level0</Name>
            <Loops>
                <VITIS_LOOP_254_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3746</Best-caseLatency>
                    <Average-caseLatency>5771</Average-caseLatency>
                    <Worst-caseLatency>10996</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.026 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.229 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.977 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3746 ~ 10996</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_1>
                        <Name>VITIS_LOOP_254_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>25</TripCount>
                        <Latency>3326 ~ 10576</Latency>
                        <AbsoluteTimeLatency>15.117 us ~ 48.068 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>133</min>
                                <max>423</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>133 ~ 423</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT0_level0_fu_2842</Instance>
                        </InstanceList>
                    </VITIS_LOOP_254_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:254</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_254_1>
                            <Name>VITIS_LOOP_254_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:254</SourceLocation>
                        </VITIS_LOOP_254_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>448</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>78429</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>96858</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_160_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_161_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_162_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_163_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_164_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_165_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_166_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_167_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_168_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_169_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_170_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_171_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_172_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_173_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_174_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_175_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_176_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_177_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_178_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_179_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_180_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_181_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_182_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_183_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_184_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_185_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_186_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_187_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_188_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_189_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_190_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_191_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_192_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_193_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_194_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_195_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_196_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_197_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_198_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_199_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_200_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_201_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_202_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_203_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_204_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_205_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_206_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_207_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_208_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_209_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_210_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_211_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_212_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_213_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_214_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_215_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_216_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_217_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_218_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_219_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_220_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_221_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_222_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_223_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_224_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_224"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_225_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_225"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_226_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_226"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_227_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_227"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_228_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_228"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_229_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_229"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_230_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_230"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_231_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_231"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_232_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_232"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_233_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_233"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_234_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_234"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_235_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_235"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_236_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_236"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_237_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_237"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_238_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_238"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_239_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_239"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_240_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_240"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_241_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_241"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_242_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_242"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_243_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_243"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_244_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_244"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_245_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_245"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_246_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_246"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_247_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_247"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_248_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_248"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_249_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_249"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_250_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_250"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_251_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_251"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_252_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_252"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_253_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_253"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_254_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_254"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_255_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_255"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_256_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_257_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_257"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_258_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_258"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_259_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_259"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_260_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_260"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_261_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_261"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_262_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_262"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_263_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_263"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_264_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_264"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_265_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_265"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_266_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_266"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_267_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_267"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_268_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_268"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_269_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_269"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_270_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_270"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_271_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_271"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_272_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_272"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_273_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_273"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_274_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_274"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_275_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_275"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_276_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_276"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_277_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_277"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_278_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_278"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_279_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_279"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_280_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_280"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_281_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_281"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_282_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_282"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_283_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_283"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_284_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_284"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_285_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_285"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_286_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_286"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_287_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_287"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_288_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_288"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_289_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_289"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_290_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_290"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_291_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_291"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_292_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_292"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_293_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_293"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_294_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_294"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_295_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_295"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_296_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_296"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_297_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_297"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_298_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_298"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_299_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_299"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_300_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_300"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_301_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_301"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_302_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_302"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_303_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_303"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_304_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_304"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_305_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_305"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_306_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_306"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_307_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_307"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_308_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_308"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_309_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_309"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_310_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_310"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_311_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_311"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_312_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_312"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_313_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_313"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_314_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_314"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_315_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_315"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_316_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_316"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_317_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_317"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_318_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_318"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_319_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_319"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_320_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_320"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_321_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_321"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_322_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_322"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_323_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_323"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_324_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_324"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_325_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_325"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_326_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_326"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_327_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_327"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_328_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_328"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_329_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_329"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_330_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_330"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_331_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_331"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_332_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_332"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_333_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_333"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_334_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_334"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_335_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_335"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_336_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_336"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_337_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_337"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_338_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_338"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_339_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_339"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_340_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_340"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_341_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_341"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_342_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_342"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_343_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_343"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_344_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_344"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_345_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_345"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_346_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_346"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_347_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_347"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_348_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_348"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_349_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_349"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_350_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_350"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_351_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_351"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_352_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_352"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_353_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_353"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_354_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_354"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_355_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_355"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_356_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_356"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_357_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_357"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_358_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_358"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_359_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_359"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_360_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_360"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_361_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_361"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_362_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_362"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_363_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_363"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_364_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_364"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_365_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_365"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_366_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_366"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_367_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_367"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_368_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_368"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_369_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_369"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_370_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_370"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_371_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_371"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_372_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_372"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_373_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_373"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_374_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_374"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_375_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_375"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_376_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_376"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_377_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_377"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_378_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_378"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_379_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_379"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_380_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_380"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_381_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_381"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_382_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_382"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_383_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_383"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_384_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_384"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_385_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_385"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_386_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_386"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_387_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_387"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_388_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_388"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_389_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_389"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_390_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_390"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_391_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_391"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_392_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_392"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_393_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_393"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_394_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_394"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_395_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_395"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_396_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_396"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_397_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_397"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_398_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_398"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_399_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_399"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_400_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_400"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_401_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_401"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_402_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_402"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_403_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_403"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_404_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_404"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_405_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_405"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_406_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_406"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_407_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_407"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_408_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_408"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_409_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_409"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_410_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_410"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_411_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_411"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_412_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_412"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_413_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_413"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_414_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:244" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_414"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_160_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_161_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_162_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_163_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_164_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_165_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_166_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_167_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_168_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_169_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_170_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_171_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_172_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_173_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_174_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_175_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_176_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_177_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_178_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_179_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_180_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_181_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_182_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_183_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_184_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_185_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_186_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_187_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_188_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_189_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_190_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_191_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_192_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_193_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_194_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_195_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_196_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_197_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_198_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_199_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_200_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_201_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_202_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_203_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_204_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_205_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_206_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_207_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_208_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_209_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_210_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_211_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_212_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_213_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_214_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_215_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_216_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_217_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_218_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_219_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_220_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_221_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_222_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_223_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_224_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_224"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_225_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_225"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_226_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_226"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_227_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_227"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_228_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_228"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_229_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_229"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_230_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_230"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_231_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_231"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_232_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_232"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_233_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_233"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_234_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_234"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_235_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_235"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_236_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_236"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_237_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_237"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_238_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_238"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_239_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_239"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_240_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_240"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_241_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_241"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_242_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_242"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_243_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_243"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_244_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_244"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_245_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_245"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_246_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_246"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_247_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_247"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_248_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_248"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_249_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_249"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_250_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_250"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_251_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_251"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_252_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_252"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_253_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_253"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_254_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_254"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_255_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_255"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_256_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_257_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_257"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_258_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_258"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_259_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_259"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_260_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_260"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_261_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_261"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_262_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_262"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_263_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_263"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_264_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_264"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_265_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_265"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_266_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_266"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_267_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_267"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_268_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_268"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_269_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_269"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_270_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_270"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_271_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_271"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_272_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_272"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_273_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_273"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_274_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_274"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_275_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_275"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_276_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_276"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_277_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_277"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_278_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_278"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_279_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_279"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_280_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_280"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_281_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_281"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_282_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_282"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_283_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_283"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_284_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_284"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_285_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_285"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_286_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_286"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_287_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_287"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_288_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_288"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_289_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_289"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_290_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_290"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_291_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_291"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_292_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_292"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_293_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_293"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_294_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_294"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_295_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_295"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_296_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_296"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_297_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_297"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_298_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_298"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_299_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_299"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_300_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_300"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_301_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_301"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_302_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_302"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_303_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_303"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_304_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_304"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_305_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_305"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_306_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_306"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_307_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_307"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_308_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_308"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_309_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_309"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_310_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_310"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_311_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_311"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_312_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_312"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_313_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_313"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_314_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_314"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_315_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_315"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_316_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_316"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_317_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_317"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_318_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_318"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_319_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_319"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_320_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_320"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_321_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_321"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_322_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_322"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_323_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_323"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_324_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_324"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_325_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_325"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_326_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_326"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_327_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_327"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_328_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_328"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_329_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_329"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_330_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_330"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_331_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_331"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_332_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_332"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_333_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_333"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_334_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_334"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_335_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_335"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_336_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_336"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_337_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_337"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_338_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_338"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_339_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_339"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_340_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_340"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_341_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_341"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_342_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_342"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_343_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_343"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_344_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_344"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_345_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_345"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_346_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_346"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_347_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_347"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_348_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_348"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_349_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_349"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_350_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_350"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_351_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_351"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_352_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_352"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_353_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_353"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_354_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_354"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_355_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_355"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_356_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_356"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_357_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_357"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_358_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_358"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_359_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_359"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_360_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_360"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_361_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_361"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_362_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_362"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_363_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_363"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_364_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_364"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_365_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_365"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_366_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_366"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_367_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_367"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_368_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_368"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_369_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_369"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_370_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_370"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_371_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_371"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_372_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_372"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_373_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_373"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_374_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_374"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_375_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_375"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_376_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_376"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_377_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_377"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_378_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_378"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_379_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_379"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_380_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_380"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_381_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_381"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_382_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_382"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_383_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_383"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_384_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_384"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_385_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_385"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_386_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_386"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_387_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_387"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_388_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_388"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_389_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_389"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_390_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_390"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_391_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_391"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_392_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_392"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_393_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_393"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_394_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_394"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_395_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_395"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_396_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_396"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_397_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_397"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_398_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_398"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_399_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_399"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_400_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_400"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_401_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_401"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_402_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_402"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_403_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_403"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_404_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_404"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_405_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_405"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_406_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_406"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_407_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_407"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_408_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_408"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_409_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_409"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_410_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_410"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_411_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_411"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_412_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_412"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_413_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_413"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_414_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:247" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_414"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_1_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_2_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_3_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_4_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_5_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_6_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_7_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_8_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_9_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_10_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_11_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_12_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_13_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_14_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="r_15_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:250" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="r_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_3_fu_3527_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_p_FT1</Name>
            <Loops>
                <VITIS_LOOP_562_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.123 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.123 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.123 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_562_1>
                        <Name>VITIS_LOOP_562_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>25</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.114 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_562_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:562</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_562_1>
                            <Name>VITIS_LOOP_562_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:562</SourceLocation>
                        </VITIS_LOOP_562_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_562_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln562_fu_376_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:562" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln562"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_635_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.440</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>252</Best-caseLatency>
                    <Average-caseLatency>252</Average-caseLatency>
                    <Worst-caseLatency>252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.145 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.145 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.145 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_635_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>250</TripCount>
                        <Latency>250</Latency>
                        <AbsoluteTimeLatency>1.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:635</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                            <Name>VITIS_LOOP_634_1_VITIS_LOOP_635_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:634</SourceLocation>
                        </VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_635_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_2568_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:634" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_635_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_2_fu_2599_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:634" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln634_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_635_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln635_fu_3165_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln635"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level0_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.706</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_18_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln282"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1_4_Pipeline_VITIS_LOOP_634_1_VITIS_LOOP_635_2</Name>
            <Loops>
                <VITIS_LOOP_634_1_VITIS_LOOP_635_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.440</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>252</Best-caseLatency>
                    <Average-caseLatency>252</Average-caseLatency>
                    <Worst-caseLatency>252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.145 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.145 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.145 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                        <Name>VITIS_LOOP_634_1_VITIS_LOOP_635_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>250</TripCount>
                        <Latency>250</Latency>
                        <AbsoluteTimeLatency>1.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:635~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                            <Name>VITIS_LOOP_634_1_VITIS_LOOP_635_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:634~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282</SourceLocation>
                        </VITIS_LOOP_634_1_VITIS_LOOP_635_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_635_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_fu_2568_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:634" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_635_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln634_1_fu_2599_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:634" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln634_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_634_1_VITIS_LOOP_635_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln635_fu_3165_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln635"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.440</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>127</Average-caseLatency>
                    <Worst-caseLatency>253</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.577 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 253</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:631~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>204</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task3_intra_Pipeline_VITIS_LOOP_381_1</Name>
            <Loops>
                <VITIS_LOOP_381_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>101</Best-caseLatency>
                    <Average-caseLatency>101</Average-caseLatency>
                    <Worst-caseLatency>101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.459 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.459 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.459 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_381_1>
                        <Name>VITIS_LOOP_381_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>24</TripCount>
                        <Latency>99</Latency>
                        <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_381_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:381</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_381_1>
                            <Name>VITIS_LOOP_381_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:381</SourceLocation>
                        </VITIS_LOOP_381_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>19010</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10417</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_381_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln381_fu_3488_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:381" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3115" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3116" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3123" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3125" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3105" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3106" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3117" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3107" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3108" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3118" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3124" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3126" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3109" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3110" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3119" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3111" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3112" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3120" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3121" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3125" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3113" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3114" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3115" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3122" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3126" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3105" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3106" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3116" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3107" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3108" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3117" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3123" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3127" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3109" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3110" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3118" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3111" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3112" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3119" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3124" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3128" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3113" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3114" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3120" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3115" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3116" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3121" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3125" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3117" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3105" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3106" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3118" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3122" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3126" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3107" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3108" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3119" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3109" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3110" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3120" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3123" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3127" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3111" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3112" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3121" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3113" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3114" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3122" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3124" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_381_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U3128" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_9_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task3_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.554 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.554 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.554 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>280</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>36964</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>27227</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3409" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3410" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3411" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3412" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3413" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3414" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3379" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3379" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3380" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3381" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3380" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3379" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3415" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3416" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3417" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3418" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3419" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3420" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3382" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3381" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3383" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3384" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3382" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3380" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3421" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3422" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3423" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3424" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3425" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3426" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3385" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3383" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3386" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3387" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3384" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3381" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3427" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3428" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3429" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3430" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3431" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3432" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3388" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3385" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3389" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3390" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3386" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3382" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3433" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3434" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3435" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3436" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3437" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3438" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3391" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3387" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3392" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3393" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3388" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3383" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3439" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3440" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3441" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3442" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3443" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3444" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3394" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3389" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3395" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3396" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3390" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3384" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3445" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3446" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3447" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3448" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3449" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3450" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3397" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3391" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3398" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3399" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3392" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3385" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3451" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3452" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3453" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3454" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3455" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3456" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3400" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3393" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3413" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3402" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3394" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3414" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3457" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3458" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3459" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3460" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3461" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3462" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3403" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3395" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3419" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3405" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3396" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3420" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3463" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3464" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3465" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3466" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3467" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3468" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="mul67_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3406" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3397" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3407" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3408" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3398" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3406" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add68_9_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT1_level0_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:285</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_12_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_q_FT1_1_Pipeline_VITIS_LOOP_794_1</Name>
            <Loops>
                <VITIS_LOOP_794_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.815 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.815 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.815 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_794_1>
                        <Name>VITIS_LOOP_794_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>22.725 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_794_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:797~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:285</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_794_1>
                            <Name>VITIS_LOOP_794_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:794~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:285</SourceLocation>
                        </VITIS_LOOP_794_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_794_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln794_fu_207_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:794" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln794"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_q_FT1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.951</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>22.725 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.360 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:791~/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:285</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>396</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>251</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>128</Average-caseLatency>
                    <Worst-caseLatency>254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.554 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.582 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.154 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>123</min>
                            <max>254</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>123 ~ 254</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>280</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>37530</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>28240</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_0_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_0_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_1_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_1_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_2_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_2_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_3_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_3_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_4_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_4_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_5_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_5_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_6_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_6_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_7_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_7_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_8_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_8_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="q_1_9_0_0_val_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="q_1_9_0_0_val_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i0_cast2_loc_channel_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="i0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln282_loc_channel_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln282_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln285_loc_channel_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:282" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln285_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_q_FT1</Name>
            <Loops>
                <VITIS_LOOP_794_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.815 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.815 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.815 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_794_1>
                        <Name>VITIS_LOOP_794_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>22.725 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_794_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:797</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_794_1>
                            <Name>VITIS_LOOP_794_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:794</SourceLocation>
                        </VITIS_LOOP_794_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_794_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln794_fu_207_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:794" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln794"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level0</Name>
            <Loops>
                <VITIS_LOOP_305_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5388</Best-caseLatency>
                    <Average-caseLatency>5634</Average-caseLatency>
                    <Worst-caseLatency>10800</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.607 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.086 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5388 ~ 10800</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_305_1>
                        <Name>VITIS_LOOP_305_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>41</TripCount>
                        <Latency>5126 ~ 10538</Latency>
                        <AbsoluteTimeLatency>23.298 us ~ 47.895 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>125</min>
                                <max>257</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>125 ~ 257</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT1_level0_fu_1834</Instance>
                        </InstanceList>
                    </VITIS_LOOP_305_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:305</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_305_1>
                            <Name>VITIS_LOOP_305_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:305</SourceLocation>
                        </VITIS_LOOP_305_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>280</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>49701</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>59597</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_1_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_2_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_3_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_4_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_5_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_6_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_7_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_8_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_9_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_10_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_11_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_12_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_13_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_14_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_15_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_16_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_17_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_18_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_19_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_20_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_21_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_22_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_23_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_24_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_25_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_26_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_27_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_28_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_29_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_30_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_31_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_32_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_33_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_34_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_35_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_36_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_37_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_38_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_39_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_40_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_41_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_42_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_43_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_44_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_45_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_46_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_47_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_48_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_49_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_50_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_51_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_52_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_53_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_54_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_55_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_56_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_57_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_58_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_59_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_60_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_61_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_62_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_63_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_64_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_65_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_66_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_67_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_68_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_69_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_70_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_71_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_72_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_73_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_74_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_75_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_76_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_77_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_78_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_79_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_80_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_81_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_82_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_83_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_84_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_85_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_86_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_87_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_88_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_89_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_90_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_91_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_92_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_93_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_94_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_95_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_96_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_97_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_98_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_99_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_100_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_101_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_102_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_103_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_104_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_105_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_106_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_107_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_108_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_109_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_110_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_111_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_112_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_113_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_114_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_115_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_116_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_117_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_118_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_119_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_120_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_121_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_122_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_123_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_124_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_125_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_126_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_127_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_128_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_129_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_130_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_131_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_132_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_133_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_134_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_135_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_136_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_137_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_138_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_139_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_140_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_141_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_142_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_143_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_144_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_145_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_146_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_147_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_148_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_149_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_150_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_151_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_152_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_153_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_154_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_155_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_156_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_156"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_157_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_157"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_158_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_158"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_159_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:295" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_0_159"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_1_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_2_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_3_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_4_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_5_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_6_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_7_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_8_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_9_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_10_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_11_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_12_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_13_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_14_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_15_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_16_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_17_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_18_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_19_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_20_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_21_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_22_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_23_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_24_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_25_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_26_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_27_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_28_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_29_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_30_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_31_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_32_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_33_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_34_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_35_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_36_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_37_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_38_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_39_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_40_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_41_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_42_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_43_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_44_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_45_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_46_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_47_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_48_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_49_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_50_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_51_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_52_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_53_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_54_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_55_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_56_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_57_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_58_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_59_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_60_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_61_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_62_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_63_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_64_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_65_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_66_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_67_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_68_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_69_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_70_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_71_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_72_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_73_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_74_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_75_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_76_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_77_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_78_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_79_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_80_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_81_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_82_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_83_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_84_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_85_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_86_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_87_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_88_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_89_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_90_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_91_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_92_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_93_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_94_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_95_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_96_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_97_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_98_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_99_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_100_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_101_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_102_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_103_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_104_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_105_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_106_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_107_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_108_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_109_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_110_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_111_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_112_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_113_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_114_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_115_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_116_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_117_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_118_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_119_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_120_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_121_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_122_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_123_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_124_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_125_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_126_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_127_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_128_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_129_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_130_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_131_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_132_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_133_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_134_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_135_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_136_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_137_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_138_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_139_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_140_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_141_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_142_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_143_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_144_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_145_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_146_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_147_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_148_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_149_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_150_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_151_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_152_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_153_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_154_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_155_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_156_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_156"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_157_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_157"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_158_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_158"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_159_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_0_159"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_1_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_2_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_3_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_4_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_5_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_6_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_7_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_8_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_9_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_10_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_11_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_12_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_13_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_14_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_15_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:301" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="p_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_305_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_3_fu_2339_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vs_for_task1</Name>
            <Loops>
                <VITIS_LOOP_152_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>97</Average-caseLatency>
                    <Worst-caseLatency>97</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.441 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.441 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.441 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_152_1>
                        <Name>VITIS_LOOP_152_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>25</TripCount>
                        <Latency>95</Latency>
                        <AbsoluteTimeLatency>0.432 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_152_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_152_1>
                            <Name>VITIS_LOOP_152_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152</SourceLocation>
                        </VITIS_LOOP_152_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>786</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_142_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vq_for_task3</Name>
            <Loops>
                <VITIS_LOOP_203_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>277</Best-caseLatency>
                    <Average-caseLatency>277</Average-caseLatency>
                    <Worst-caseLatency>277</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.259 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.259 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.259 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>277</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_203_1>
                        <Name>VITIS_LOOP_203_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>205</TripCount>
                        <Latency>275</Latency>
                        <AbsoluteTimeLatency>1.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_203_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_203_1>
                            <Name>VITIS_LOOP_203_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203</SourceLocation>
                        </VITIS_LOOP_203_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>344</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_203_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_142_p2" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10474</Best-caseLatency>
                    <Average-caseLatency>10474</Average-caseLatency>
                    <Worst-caseLatency>11313</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.604 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.604 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.418 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10475</min>
                            <max>10997</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10475 ~ 10997</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:852</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>231</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>728</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>156855</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>175727</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vs_for_task1_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:852" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vs_for_task1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vq_for_task3_c_U" SOURCE="/scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:852" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vq_for_task3_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_p_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_p_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_r_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_r_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_s_to_off_chip_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_s_to_off_chip"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_q_to_off_chip_U" SOURCE=":0" STORAGESIZE="64 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_q_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vp_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vp_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="kernel_vq_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vq_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vr_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vr_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vs_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vs_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_p_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_r_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_s_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_q_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vs_for_task1" index="0" direction="out" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vs_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vs_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vs_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vr_for_task1" index="1" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vr_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vr_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vr_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="2" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task3" index="3" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vq_for_task3" index="4" direction="out" srcType="vector&lt;float, 2&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vq_for_task3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vq_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vq_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vp_for_task3" index="5" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vp_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vp_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vp_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="vs_for_task1_1" access="W" description="Data signal of vs_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vs_for_task1" access="W" description="Bit 31 to 0 of vs_for_task1"/>
                    </fields>
                </register>
                <register offset="0x14" name="vs_for_task1_2" access="W" description="Data signal of vs_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vs_for_task1" access="W" description="Bit 63 to 32 of vs_for_task1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vr_for_task1_1" access="W" description="Data signal of vr_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vr_for_task1" access="W" description="Bit 31 to 0 of vr_for_task1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vr_for_task1_2" access="W" description="Data signal of vr_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vr_for_task1" access="W" description="Bit 63 to 32 of vr_for_task1"/>
                    </fields>
                </register>
                <register offset="0x28" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x34" name="vA_for_task3_1" access="W" description="Data signal of vA_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task3" access="W" description="Bit 31 to 0 of vA_for_task3"/>
                    </fields>
                </register>
                <register offset="0x38" name="vA_for_task3_2" access="W" description="Data signal of vA_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task3" access="W" description="Bit 63 to 32 of vA_for_task3"/>
                    </fields>
                </register>
                <register offset="0x40" name="vq_for_task3_1" access="W" description="Data signal of vq_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vq_for_task3" access="W" description="Bit 31 to 0 of vq_for_task3"/>
                    </fields>
                </register>
                <register offset="0x44" name="vq_for_task3_2" access="W" description="Data signal of vq_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vq_for_task3" access="W" description="Bit 63 to 32 of vq_for_task3"/>
                    </fields>
                </register>
                <register offset="0x4c" name="vp_for_task3_1" access="W" description="Data signal of vp_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vp_for_task3" access="W" description="Bit 31 to 0 of vp_for_task3"/>
                    </fields>
                </register>
                <register offset="0x50" name="vp_for_task3_2" access="W" description="Data signal of vp_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vp_for_task3" access="W" description="Bit 63 to 32 of vp_for_task3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="vs_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vr_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vA_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="vq_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="vp_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vA_for_task3:m_axi_kernel_vp_for_task3:m_axi_kernel_vq_for_task3:m_axi_kernel_vr_for_task1:m_axi_kernel_vs_for_task1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task3_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task3_ARADDR</port>
                <port>m_axi_kernel_vA_for_task3_ARBURST</port>
                <port>m_axi_kernel_vA_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task3_ARID</port>
                <port>m_axi_kernel_vA_for_task3_ARLEN</port>
                <port>m_axi_kernel_vA_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task3_ARPROT</port>
                <port>m_axi_kernel_vA_for_task3_ARQOS</port>
                <port>m_axi_kernel_vA_for_task3_ARREADY</port>
                <port>m_axi_kernel_vA_for_task3_ARREGION</port>
                <port>m_axi_kernel_vA_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task3_ARUSER</port>
                <port>m_axi_kernel_vA_for_task3_ARVALID</port>
                <port>m_axi_kernel_vA_for_task3_AWADDR</port>
                <port>m_axi_kernel_vA_for_task3_AWBURST</port>
                <port>m_axi_kernel_vA_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task3_AWID</port>
                <port>m_axi_kernel_vA_for_task3_AWLEN</port>
                <port>m_axi_kernel_vA_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task3_AWPROT</port>
                <port>m_axi_kernel_vA_for_task3_AWQOS</port>
                <port>m_axi_kernel_vA_for_task3_AWREADY</port>
                <port>m_axi_kernel_vA_for_task3_AWREGION</port>
                <port>m_axi_kernel_vA_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task3_AWUSER</port>
                <port>m_axi_kernel_vA_for_task3_AWVALID</port>
                <port>m_axi_kernel_vA_for_task3_BID</port>
                <port>m_axi_kernel_vA_for_task3_BREADY</port>
                <port>m_axi_kernel_vA_for_task3_BRESP</port>
                <port>m_axi_kernel_vA_for_task3_BUSER</port>
                <port>m_axi_kernel_vA_for_task3_BVALID</port>
                <port>m_axi_kernel_vA_for_task3_RDATA</port>
                <port>m_axi_kernel_vA_for_task3_RID</port>
                <port>m_axi_kernel_vA_for_task3_RLAST</port>
                <port>m_axi_kernel_vA_for_task3_RREADY</port>
                <port>m_axi_kernel_vA_for_task3_RRESP</port>
                <port>m_axi_kernel_vA_for_task3_RUSER</port>
                <port>m_axi_kernel_vA_for_task3_RVALID</port>
                <port>m_axi_kernel_vA_for_task3_WDATA</port>
                <port>m_axi_kernel_vA_for_task3_WID</port>
                <port>m_axi_kernel_vA_for_task3_WLAST</port>
                <port>m_axi_kernel_vA_for_task3_WREADY</port>
                <port>m_axi_kernel_vA_for_task3_WSTRB</port>
                <port>m_axi_kernel_vA_for_task3_WUSER</port>
                <port>m_axi_kernel_vA_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vp_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vp_for_task3_" paramPrefix="C_M_AXI_KERNEL_VP_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vp_for_task3_ARADDR</port>
                <port>m_axi_kernel_vp_for_task3_ARBURST</port>
                <port>m_axi_kernel_vp_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vp_for_task3_ARID</port>
                <port>m_axi_kernel_vp_for_task3_ARLEN</port>
                <port>m_axi_kernel_vp_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vp_for_task3_ARPROT</port>
                <port>m_axi_kernel_vp_for_task3_ARQOS</port>
                <port>m_axi_kernel_vp_for_task3_ARREADY</port>
                <port>m_axi_kernel_vp_for_task3_ARREGION</port>
                <port>m_axi_kernel_vp_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vp_for_task3_ARUSER</port>
                <port>m_axi_kernel_vp_for_task3_ARVALID</port>
                <port>m_axi_kernel_vp_for_task3_AWADDR</port>
                <port>m_axi_kernel_vp_for_task3_AWBURST</port>
                <port>m_axi_kernel_vp_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vp_for_task3_AWID</port>
                <port>m_axi_kernel_vp_for_task3_AWLEN</port>
                <port>m_axi_kernel_vp_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vp_for_task3_AWPROT</port>
                <port>m_axi_kernel_vp_for_task3_AWQOS</port>
                <port>m_axi_kernel_vp_for_task3_AWREADY</port>
                <port>m_axi_kernel_vp_for_task3_AWREGION</port>
                <port>m_axi_kernel_vp_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vp_for_task3_AWUSER</port>
                <port>m_axi_kernel_vp_for_task3_AWVALID</port>
                <port>m_axi_kernel_vp_for_task3_BID</port>
                <port>m_axi_kernel_vp_for_task3_BREADY</port>
                <port>m_axi_kernel_vp_for_task3_BRESP</port>
                <port>m_axi_kernel_vp_for_task3_BUSER</port>
                <port>m_axi_kernel_vp_for_task3_BVALID</port>
                <port>m_axi_kernel_vp_for_task3_RDATA</port>
                <port>m_axi_kernel_vp_for_task3_RID</port>
                <port>m_axi_kernel_vp_for_task3_RLAST</port>
                <port>m_axi_kernel_vp_for_task3_RREADY</port>
                <port>m_axi_kernel_vp_for_task3_RRESP</port>
                <port>m_axi_kernel_vp_for_task3_RUSER</port>
                <port>m_axi_kernel_vp_for_task3_RVALID</port>
                <port>m_axi_kernel_vp_for_task3_WDATA</port>
                <port>m_axi_kernel_vp_for_task3_WID</port>
                <port>m_axi_kernel_vp_for_task3_WLAST</port>
                <port>m_axi_kernel_vp_for_task3_WREADY</port>
                <port>m_axi_kernel_vp_for_task3_WSTRB</port>
                <port>m_axi_kernel_vp_for_task3_WUSER</port>
                <port>m_axi_kernel_vp_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vp_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vp_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vq_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_kernel_vq_for_task3_" paramPrefix="C_M_AXI_KERNEL_VQ_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vq_for_task3_ARADDR</port>
                <port>m_axi_kernel_vq_for_task3_ARBURST</port>
                <port>m_axi_kernel_vq_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vq_for_task3_ARID</port>
                <port>m_axi_kernel_vq_for_task3_ARLEN</port>
                <port>m_axi_kernel_vq_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vq_for_task3_ARPROT</port>
                <port>m_axi_kernel_vq_for_task3_ARQOS</port>
                <port>m_axi_kernel_vq_for_task3_ARREADY</port>
                <port>m_axi_kernel_vq_for_task3_ARREGION</port>
                <port>m_axi_kernel_vq_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vq_for_task3_ARUSER</port>
                <port>m_axi_kernel_vq_for_task3_ARVALID</port>
                <port>m_axi_kernel_vq_for_task3_AWADDR</port>
                <port>m_axi_kernel_vq_for_task3_AWBURST</port>
                <port>m_axi_kernel_vq_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vq_for_task3_AWID</port>
                <port>m_axi_kernel_vq_for_task3_AWLEN</port>
                <port>m_axi_kernel_vq_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vq_for_task3_AWPROT</port>
                <port>m_axi_kernel_vq_for_task3_AWQOS</port>
                <port>m_axi_kernel_vq_for_task3_AWREADY</port>
                <port>m_axi_kernel_vq_for_task3_AWREGION</port>
                <port>m_axi_kernel_vq_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vq_for_task3_AWUSER</port>
                <port>m_axi_kernel_vq_for_task3_AWVALID</port>
                <port>m_axi_kernel_vq_for_task3_BID</port>
                <port>m_axi_kernel_vq_for_task3_BREADY</port>
                <port>m_axi_kernel_vq_for_task3_BRESP</port>
                <port>m_axi_kernel_vq_for_task3_BUSER</port>
                <port>m_axi_kernel_vq_for_task3_BVALID</port>
                <port>m_axi_kernel_vq_for_task3_RDATA</port>
                <port>m_axi_kernel_vq_for_task3_RID</port>
                <port>m_axi_kernel_vq_for_task3_RLAST</port>
                <port>m_axi_kernel_vq_for_task3_RREADY</port>
                <port>m_axi_kernel_vq_for_task3_RRESP</port>
                <port>m_axi_kernel_vq_for_task3_RUSER</port>
                <port>m_axi_kernel_vq_for_task3_RVALID</port>
                <port>m_axi_kernel_vq_for_task3_WDATA</port>
                <port>m_axi_kernel_vq_for_task3_WID</port>
                <port>m_axi_kernel_vq_for_task3_WLAST</port>
                <port>m_axi_kernel_vq_for_task3_WREADY</port>
                <port>m_axi_kernel_vq_for_task3_WSTRB</port>
                <port>m_axi_kernel_vq_for_task3_WUSER</port>
                <port>m_axi_kernel_vq_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vq_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="vq_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vr_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vr_for_task1_" paramPrefix="C_M_AXI_KERNEL_VR_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vr_for_task1_ARADDR</port>
                <port>m_axi_kernel_vr_for_task1_ARBURST</port>
                <port>m_axi_kernel_vr_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vr_for_task1_ARID</port>
                <port>m_axi_kernel_vr_for_task1_ARLEN</port>
                <port>m_axi_kernel_vr_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vr_for_task1_ARPROT</port>
                <port>m_axi_kernel_vr_for_task1_ARQOS</port>
                <port>m_axi_kernel_vr_for_task1_ARREADY</port>
                <port>m_axi_kernel_vr_for_task1_ARREGION</port>
                <port>m_axi_kernel_vr_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vr_for_task1_ARUSER</port>
                <port>m_axi_kernel_vr_for_task1_ARVALID</port>
                <port>m_axi_kernel_vr_for_task1_AWADDR</port>
                <port>m_axi_kernel_vr_for_task1_AWBURST</port>
                <port>m_axi_kernel_vr_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vr_for_task1_AWID</port>
                <port>m_axi_kernel_vr_for_task1_AWLEN</port>
                <port>m_axi_kernel_vr_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vr_for_task1_AWPROT</port>
                <port>m_axi_kernel_vr_for_task1_AWQOS</port>
                <port>m_axi_kernel_vr_for_task1_AWREADY</port>
                <port>m_axi_kernel_vr_for_task1_AWREGION</port>
                <port>m_axi_kernel_vr_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vr_for_task1_AWUSER</port>
                <port>m_axi_kernel_vr_for_task1_AWVALID</port>
                <port>m_axi_kernel_vr_for_task1_BID</port>
                <port>m_axi_kernel_vr_for_task1_BREADY</port>
                <port>m_axi_kernel_vr_for_task1_BRESP</port>
                <port>m_axi_kernel_vr_for_task1_BUSER</port>
                <port>m_axi_kernel_vr_for_task1_BVALID</port>
                <port>m_axi_kernel_vr_for_task1_RDATA</port>
                <port>m_axi_kernel_vr_for_task1_RID</port>
                <port>m_axi_kernel_vr_for_task1_RLAST</port>
                <port>m_axi_kernel_vr_for_task1_RREADY</port>
                <port>m_axi_kernel_vr_for_task1_RRESP</port>
                <port>m_axi_kernel_vr_for_task1_RUSER</port>
                <port>m_axi_kernel_vr_for_task1_RVALID</port>
                <port>m_axi_kernel_vr_for_task1_WDATA</port>
                <port>m_axi_kernel_vr_for_task1_WID</port>
                <port>m_axi_kernel_vr_for_task1_WLAST</port>
                <port>m_axi_kernel_vr_for_task1_WREADY</port>
                <port>m_axi_kernel_vr_for_task1_WSTRB</port>
                <port>m_axi_kernel_vr_for_task1_WUSER</port>
                <port>m_axi_kernel_vr_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vr_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vr_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vs_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vs_for_task1_" paramPrefix="C_M_AXI_KERNEL_VS_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vs_for_task1_ARADDR</port>
                <port>m_axi_kernel_vs_for_task1_ARBURST</port>
                <port>m_axi_kernel_vs_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vs_for_task1_ARID</port>
                <port>m_axi_kernel_vs_for_task1_ARLEN</port>
                <port>m_axi_kernel_vs_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vs_for_task1_ARPROT</port>
                <port>m_axi_kernel_vs_for_task1_ARQOS</port>
                <port>m_axi_kernel_vs_for_task1_ARREADY</port>
                <port>m_axi_kernel_vs_for_task1_ARREGION</port>
                <port>m_axi_kernel_vs_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vs_for_task1_ARUSER</port>
                <port>m_axi_kernel_vs_for_task1_ARVALID</port>
                <port>m_axi_kernel_vs_for_task1_AWADDR</port>
                <port>m_axi_kernel_vs_for_task1_AWBURST</port>
                <port>m_axi_kernel_vs_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vs_for_task1_AWID</port>
                <port>m_axi_kernel_vs_for_task1_AWLEN</port>
                <port>m_axi_kernel_vs_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vs_for_task1_AWPROT</port>
                <port>m_axi_kernel_vs_for_task1_AWQOS</port>
                <port>m_axi_kernel_vs_for_task1_AWREADY</port>
                <port>m_axi_kernel_vs_for_task1_AWREGION</port>
                <port>m_axi_kernel_vs_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vs_for_task1_AWUSER</port>
                <port>m_axi_kernel_vs_for_task1_AWVALID</port>
                <port>m_axi_kernel_vs_for_task1_BID</port>
                <port>m_axi_kernel_vs_for_task1_BREADY</port>
                <port>m_axi_kernel_vs_for_task1_BRESP</port>
                <port>m_axi_kernel_vs_for_task1_BUSER</port>
                <port>m_axi_kernel_vs_for_task1_BVALID</port>
                <port>m_axi_kernel_vs_for_task1_RDATA</port>
                <port>m_axi_kernel_vs_for_task1_RID</port>
                <port>m_axi_kernel_vs_for_task1_RLAST</port>
                <port>m_axi_kernel_vs_for_task1_RREADY</port>
                <port>m_axi_kernel_vs_for_task1_RRESP</port>
                <port>m_axi_kernel_vs_for_task1_RUSER</port>
                <port>m_axi_kernel_vs_for_task1_RVALID</port>
                <port>m_axi_kernel_vs_for_task1_WDATA</port>
                <port>m_axi_kernel_vs_for_task1_WID</port>
                <port>m_axi_kernel_vs_for_task1_WLAST</port>
                <port>m_axi_kernel_vs_for_task1_WREADY</port>
                <port>m_axi_kernel_vs_for_task1_WSTRB</port>
                <port>m_axi_kernel_vs_for_task1_WUSER</port>
                <port>m_axi_kernel_vs_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vs_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vs_for_task1"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vA_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vp_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vq_for_task3">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_kernel_vr_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vs_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">vs_for_task1_1, 0x10, 32, W, Data signal of vs_for_task1, </column>
                    <column name="s_axi_control">vs_for_task1_2, 0x14, 32, W, Data signal of vs_for_task1, </column>
                    <column name="s_axi_control">vr_for_task1_1, 0x1c, 32, W, Data signal of vr_for_task1, </column>
                    <column name="s_axi_control">vr_for_task1_2, 0x20, 32, W, Data signal of vr_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x28, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x2c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task3_1, 0x34, 32, W, Data signal of vA_for_task3, </column>
                    <column name="s_axi_control">vA_for_task3_2, 0x38, 32, W, Data signal of vA_for_task3, </column>
                    <column name="s_axi_control">vq_for_task3_1, 0x40, 32, W, Data signal of vq_for_task3, </column>
                    <column name="s_axi_control">vq_for_task3_2, 0x44, 32, W, Data signal of vq_for_task3, </column>
                    <column name="s_axi_control">vp_for_task3_1, 0x4c, 32, W, Data signal of vp_for_task3, </column>
                    <column name="s_axi_control">vp_for_task3_2, 0x50, 32, W, Data signal of vp_for_task3, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vs_for_task1">out, vector&lt;float 16&gt;*</column>
                    <column name="vr_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task3">in, vector&lt;float 16&gt;*</column>
                    <column name="vq_for_task3">out, vector&lt;float 2&gt;*</column>
                    <column name="vp_for_task3">in, vector&lt;float 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="vs_for_task1">m_axi_kernel_vs_for_task1, interface, , </column>
                    <column name="vs_for_task1">s_axi_control, register, offset, name=vs_for_task1_1 offset=0x10 range=32</column>
                    <column name="vs_for_task1">s_axi_control, register, offset, name=vs_for_task1_2 offset=0x14 range=32</column>
                    <column name="vr_for_task1">m_axi_kernel_vr_for_task1, interface, , </column>
                    <column name="vr_for_task1">s_axi_control, register, offset, name=vr_for_task1_1 offset=0x1c range=32</column>
                    <column name="vr_for_task1">s_axi_control, register, offset, name=vr_for_task1_2 offset=0x20 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x28 range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x2c range=32</column>
                    <column name="vA_for_task3">m_axi_kernel_vA_for_task3, interface, , </column>
                    <column name="vA_for_task3">s_axi_control, register, offset, name=vA_for_task3_1 offset=0x34 range=32</column>
                    <column name="vA_for_task3">s_axi_control, register, offset, name=vA_for_task3_2 offset=0x38 range=32</column>
                    <column name="vq_for_task3">m_axi_kernel_vq_for_task3, interface, , </column>
                    <column name="vq_for_task3">s_axi_control, register, offset, name=vq_for_task3_1 offset=0x40 range=32</column>
                    <column name="vq_for_task3">s_axi_control, register, offset, name=vq_for_task3_2 offset=0x44 range=32</column>
                    <column name="vp_for_task3">m_axi_kernel_vp_for_task3, interface, , </column>
                    <column name="vp_for_task3">s_axi_control, register, offset, name=vp_for_task3_1 offset=0x4c range=32</column>
                    <column name="vp_for_task3">s_axi_control, register, offset, name=vp_for_task3_2 offset=0x50 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 10400, 512, VITIS_LOOP_82_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82:19</column>
                    <column name="m_axi_kernel_vA_for_task3">read, 10250, 512, VITIS_LOOP_47_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47:19</column>
                    <column name="m_axi_kernel_vp_for_task3">read, 25, 512, VITIS_LOOP_12_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12:19</column>
                    <column name="m_axi_kernel_vq_for_task3">write, 205, 64, VITIS_LOOP_203_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203:20</column>
                    <column name="m_axi_kernel_vr_for_task1">read, 26, 512, VITIS_LOOP_117_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117:20</column>
                    <column name="m_axi_kernel_vs_for_task1">write, 25, 512, VITIS_LOOP_152_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29, read, Inferred, 10400, VITIS_LOOP_82_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82:19, , </column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:49:29, read, Widen Fail, , VITIS_LOOP_82_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vA_for_task3">vA, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29, read, Inferred, 10250, VITIS_LOOP_47_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47:19, , </column>
                    <column name="m_axi_kernel_vA_for_task3">vA, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:49:29, read, Widen Fail, , VITIS_LOOP_47_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vp_for_task3">vp, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29, read, Widen Fail, , VITIS_LOOP_12_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vp_for_task3">vp, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29, read, Inferred, 25, VITIS_LOOP_12_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12:19, , </column>
                    <column name="m_axi_kernel_vq_for_task3">vq, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:154:8, write, Inferred, 205, VITIS_LOOP_203_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203:20, , </column>
                    <column name="m_axi_kernel_vq_for_task3">vq, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:205:8, write, Widen Fail, , VITIS_LOOP_203_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203:20, 214-307, Could not widen since type i64 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_kernel_vr_for_task1">vr, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29, read, Inferred, 26, VITIS_LOOP_117_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117:20, , </column>
                    <column name="m_axi_kernel_vr_for_task1">vr, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:119:29, read, Widen Fail, , VITIS_LOOP_117_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vs_for_task1">vs, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:154:8, write, Widen Fail, , VITIS_LOOP_152_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vs_for_task1">vs, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:154:8, write, Inferred, 25, VITIS_LOOP_152_1, /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_vp_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_vp_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_vp_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_vp_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:46" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:48" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:55" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:57" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:81" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:83" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:90" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:92" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:116" status="valid" parentFunction="load_vr_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:118" status="valid" parentFunction="load_vr_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:125" status="valid" parentFunction="load_vr_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:127" status="valid" parentFunction="load_vr_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:151" status="valid" parentFunction="store_vs_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:153" status="valid" parentFunction="store_vs_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:159" status="valid" parentFunction="store_vs_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:161" status="valid" parentFunction="store_vs_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:202" status="valid" parentFunction="store_vq_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:204" status="valid" parentFunction="store_vq_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:210" status="valid" parentFunction="store_vq_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:212" status="valid" parentFunction="store_vq_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:229" status="valid" parentFunction="compute_ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:230" status="valid" parentFunction="compute_ft0_level0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:239" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:241" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = s_0 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:243" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = s_1 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:245" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:246" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 16 dim = 4"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:248" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:249" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 16 dim = 4"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:251" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = r cyclic factor = 16 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:280" status="valid" parentFunction="compute_ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:281" status="valid" parentFunction="compute_ft1_level0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:290" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:292" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = q_0 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:294" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = q_1 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:296" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:297" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 16 dim = 4"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:299" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 10 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:300" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 16 dim = 4"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:302" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = p cyclic factor = 16 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:327" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:330" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:337" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:341" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:343" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:345" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:354" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:356" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:358" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:368" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:371" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:378" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:382" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:384" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:386" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:395" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:397" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:399" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:409" status="valid" parentFunction="read_r_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:411" status="valid" parentFunction="read_r_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:436" status="valid" parentFunction="read_r_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:438" status="valid" parentFunction="read_r_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:478" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:484" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:512" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:518" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:561" status="valid" parentFunction="read_p_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:563" status="valid" parentFunction="read_p_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:588" status="valid" parentFunction="read_p_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:590" status="valid" parentFunction="read_p_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:630" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:636" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:664" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:670" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:713" status="valid" parentFunction="write_s_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:718" status="valid" parentFunction="write_s_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:744" status="valid" parentFunction="write_s_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:749" status="valid" parentFunction="write_s_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:790" status="valid" parentFunction="write_q_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:795" status="valid" parentFunction="write_q_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:807" status="valid" parentFunction="write_q_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:812" status="valid" parentFunction="write_q_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:827" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vs_for_task1 offset = slave bundle = kernel_vs_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:829" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vr_for_task1 offset = slave bundle = kernel_vr_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:831" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:833" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task3 offset = slave bundle = kernel_vA_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:835" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vq_for_task3 offset = slave bundle = kernel_vq_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:837" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vp_for_task3 offset = slave bundle = kernel_vp_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:839" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vs_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:840" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vr_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:841" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:842" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:843" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vq_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:844" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vp_for_task3 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:845" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:846" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:847" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:848" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:849" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:850" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:851" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:852" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:854" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_q_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:856" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_s_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:858" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_r_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:860" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:862" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S3 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:864" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_p_from_off_chip_to_S3 depth = 1024"/>
    </PragmaReport>
</profile>

