

================================================================
== Vitis HLS Report for 'fft32_Pipeline_stage1_loop'
================================================================
* Date:           Tue Jun 24 23:09:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.476 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stage1_loop  |       34|       34|         7|          4|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    411|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    347|    -|
|Register         |        -|    -|     255|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     255|    758|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_329_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln34_fu_321_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln35_fu_337_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln37_fu_371_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln93_fu_226_p2    |         +|   0|  0|  13|           4|           1|
    |ai0_fu_293_p2         |         +|   0|  0|  23|          16|          16|
    |ar0_fu_289_p2         |         +|   0|  0|  23|          16|          16|
    |ci0_fu_309_p2         |         +|   0|  0|  23|          16|          16|
    |cr0_fu_305_p2         |         +|   0|  0|  23|          16|          16|
    |ai1_fu_301_p2         |         -|   0|  0|  23|          16|          16|
    |ar1_fu_297_p2         |         -|   0|  0|  23|          16|          16|
    |ci1_fu_317_p2         |         -|   0|  0|  23|          16|          16|
    |cr1_fu_313_p2         |         -|   0|  0|  23|          16|          16|
    |sub_ln35_fu_345_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln36_1_fu_359_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln36_fu_353_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln37_fu_365_p2    |         -|   0|  0|  23|          16|          16|
    |icmp_ln93_fu_220_p2   |      icmp|   0|  0|  13|           4|           5|
    |or_ln96_1_fu_267_p2   |        or|   0|  0|   5|           5|           2|
    |or_ln96_2_fu_278_p2   |        or|   0|  0|   5|           5|           2|
    |or_ln96_fu_250_p2     |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 411|         280|         269|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_block_1     |   9|          2|    4|          8|
    |block_fu_44                  |   9|          2|    4|          8|
    |stage0_imag_address0         |  25|          5|    5|         25|
    |stage0_imag_address1         |  25|          5|    5|         25|
    |stage0_imag_d0               |  14|          3|   16|         48|
    |stage0_imag_d1               |  14|          3|   16|         48|
    |stage0_real_address0         |  25|          5|    5|         25|
    |stage0_real_address1         |  25|          5|    5|         25|
    |stage0_real_d0               |  14|          3|   16|         48|
    |stage0_real_d1               |  14|          3|   16|         48|
    |stage1_imag_address0         |  14|          3|    5|         15|
    |stage1_imag_address1         |  14|          3|    5|         15|
    |stage1_imag_d0               |  14|          3|   16|         48|
    |stage1_imag_d1               |  14|          3|   16|         48|
    |stage1_real_address0         |  14|          3|    5|         15|
    |stage1_real_address1         |  14|          3|    5|         15|
    |stage1_real_d0               |  14|          3|   16|         48|
    |stage1_real_d1               |  14|          3|   16|         48|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 347|         73|  181|        573|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_imag_reg_405                |   3|   0|    5|          2|
    |a_real_reg_400                |   3|   0|    5|          2|
    |add_ln37_reg_524              |  16|   0|   16|          0|
    |ai_reg_464                    |  16|   0|   16|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ar_reg_458                    |  16|   0|   16|          0|
    |b_imag_reg_421                |   3|   0|    5|          2|
    |b_real_reg_416                |   3|   0|    5|          2|
    |bi_reg_476                    |  16|   0|   16|          0|
    |block_fu_44                   |   4|   0|    4|          0|
    |br_reg_470                    |  16|   0|   16|          0|
    |c_imag_reg_437                |   3|   0|    5|          2|
    |c_imag_reg_437_pp0_iter1_reg  |   3|   0|    5|          2|
    |c_real_reg_432                |   3|   0|    5|          2|
    |c_real_reg_432_pp0_iter1_reg  |   3|   0|    5|          2|
    |ci_reg_488                    |  16|   0|   16|          0|
    |cr_reg_482                    |  16|   0|   16|          0|
    |d_imag_reg_453                |   3|   0|    5|          2|
    |d_imag_reg_453_pp0_iter1_reg  |   3|   0|    5|          2|
    |d_real_reg_448                |   3|   0|    5|          2|
    |d_real_reg_448_pp0_iter1_reg  |   3|   0|    5|          2|
    |di_reg_500                    |  16|   0|   16|          0|
    |dr_reg_494                    |  16|   0|   16|          0|
    |icmp_ln93_reg_384             |   1|   0|    1|          0|
    |shl_ln_reg_388                |   3|   0|    5|          2|
    |sub_ln36_1_reg_512            |  16|   0|   16|          0|
    |sub_ln36_reg_506              |  16|   0|   16|          0|
    |sub_ln37_reg_518              |  16|   0|   16|          0|
    |zext_ln96_1_reg_410           |   3|   0|   64|         61|
    |zext_ln96_2_reg_426           |   3|   0|   64|         61|
    |zext_ln96_3_reg_442           |   3|   0|   64|         61|
    |zext_ln96_reg_394             |   3|   0|   64|         61|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 255|   0|  525|        270|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_stage1_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_stage1_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_stage1_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_stage1_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_stage1_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_stage1_loop|  return value|
|stage0_real_address0  |  out|    5|   ap_memory|                 stage0_real|         array|
|stage0_real_ce0       |  out|    1|   ap_memory|                 stage0_real|         array|
|stage0_real_we0       |  out|    1|   ap_memory|                 stage0_real|         array|
|stage0_real_d0        |  out|   16|   ap_memory|                 stage0_real|         array|
|stage0_real_q0        |   in|   16|   ap_memory|                 stage0_real|         array|
|stage0_real_address1  |  out|    5|   ap_memory|                 stage0_real|         array|
|stage0_real_ce1       |  out|    1|   ap_memory|                 stage0_real|         array|
|stage0_real_we1       |  out|    1|   ap_memory|                 stage0_real|         array|
|stage0_real_d1        |  out|   16|   ap_memory|                 stage0_real|         array|
|stage0_real_q1        |   in|   16|   ap_memory|                 stage0_real|         array|
|stage0_imag_address0  |  out|    5|   ap_memory|                 stage0_imag|         array|
|stage0_imag_ce0       |  out|    1|   ap_memory|                 stage0_imag|         array|
|stage0_imag_we0       |  out|    1|   ap_memory|                 stage0_imag|         array|
|stage0_imag_d0        |  out|   16|   ap_memory|                 stage0_imag|         array|
|stage0_imag_q0        |   in|   16|   ap_memory|                 stage0_imag|         array|
|stage0_imag_address1  |  out|    5|   ap_memory|                 stage0_imag|         array|
|stage0_imag_ce1       |  out|    1|   ap_memory|                 stage0_imag|         array|
|stage0_imag_we1       |  out|    1|   ap_memory|                 stage0_imag|         array|
|stage0_imag_d1        |  out|   16|   ap_memory|                 stage0_imag|         array|
|stage0_imag_q1        |   in|   16|   ap_memory|                 stage0_imag|         array|
|stage1_real_address0  |  out|    5|   ap_memory|                 stage1_real|         array|
|stage1_real_ce0       |  out|    1|   ap_memory|                 stage1_real|         array|
|stage1_real_we0       |  out|    1|   ap_memory|                 stage1_real|         array|
|stage1_real_d0        |  out|   16|   ap_memory|                 stage1_real|         array|
|stage1_real_address1  |  out|    5|   ap_memory|                 stage1_real|         array|
|stage1_real_ce1       |  out|    1|   ap_memory|                 stage1_real|         array|
|stage1_real_we1       |  out|    1|   ap_memory|                 stage1_real|         array|
|stage1_real_d1        |  out|   16|   ap_memory|                 stage1_real|         array|
|stage1_imag_address0  |  out|    5|   ap_memory|                 stage1_imag|         array|
|stage1_imag_ce0       |  out|    1|   ap_memory|                 stage1_imag|         array|
|stage1_imag_we0       |  out|    1|   ap_memory|                 stage1_imag|         array|
|stage1_imag_d0        |  out|   16|   ap_memory|                 stage1_imag|         array|
|stage1_imag_address1  |  out|    5|   ap_memory|                 stage1_imag|         array|
|stage1_imag_ce1       |  out|    1|   ap_memory|                 stage1_imag|         array|
|stage1_imag_we1       |  out|    1|   ap_memory|                 stage1_imag|         array|
|stage1_imag_d1        |  out|   16|   ap_memory|                 stage1_imag|         array|
+----------------------+-----+-----+------------+----------------------------+--------------+

