$date
	Tue Nov 29 02:27:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplier_tb $end
$var wire 8 ! Product [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module m0 $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & pp0 [3:0] $end
$var wire 4 ' pp1 [3:0] $end
$var wire 4 ( pp2 [3:0] $end
$var wire 4 ) pp3 [3:0] $end
$var wire 6 * s [5:0] $end
$var wire 8 + p [7:0] $end
$var wire 12 , c [11:0] $end
$scope module f1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / cin $end
$var wire 1 0 s $end
$var wire 1 1 c $end
$upscope $end
$scope module f10 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cin $end
$var wire 1 5 s $end
$var wire 1 6 c $end
$upscope $end
$scope module f11 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 cin $end
$var wire 1 : s $end
$var wire 1 ; c $end
$upscope $end
$scope module f12 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > cin $end
$var wire 1 ? s $end
$var wire 1 @ c $end
$upscope $end
$scope module f2 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C cin $end
$var wire 1 D s $end
$var wire 1 E c $end
$upscope $end
$scope module f3 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H cin $end
$var wire 1 I s $end
$var wire 1 J c $end
$upscope $end
$scope module f4 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M cin $end
$var wire 1 N s $end
$var wire 1 O c $end
$upscope $end
$scope module f5 $end
$var wire 1 P a $end
$var wire 1 Q b $end
$var wire 1 R cin $end
$var wire 1 S s $end
$var wire 1 T c $end
$upscope $end
$scope module f6 $end
$var wire 1 U a $end
$var wire 1 V b $end
$var wire 1 W cin $end
$var wire 1 X s $end
$var wire 1 Y c $end
$upscope $end
$scope module f7 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 \ cin $end
$var wire 1 ] s $end
$var wire 1 ^ c $end
$upscope $end
$scope module f8 $end
$var wire 1 _ a $end
$var wire 1 ` b $end
$var wire 1 a cin $end
$var wire 1 b s $end
$var wire 1 c c $end
$upscope $end
$scope module f9 $end
$var wire 1 d a $end
$var wire 1 e b $end
$var wire 1 f cin $end
$var wire 1 g s $end
$var wire 1 h c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1h
0g
0f
1e
1d
1c
1b
1a
1`
1_
1^
0]
1\
1[
0Z
1Y
1X
1W
1V
1U
1T
0S
0R
1Q
1P
1O
0N
1M
1L
0K
1J
1I
1H
1G
1F
1E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
05
14
13
02
11
00
0/
1.
1-
b111111111111 ,
b11100001 +
b101011 *
b1111 )
b1111 (
b1111 '
b1111 &
b1111 %
b1111 $
b1111 #
b1111 "
b11100001 !
$end
#200
