
nucleo-serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000392c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08003b2c  08003b2c  00004b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c74  08003c74  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003c74  08003c74  00004c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c7c  08003c7c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c7c  08003c7c  00004c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c80  08003c80  00004c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003c84  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  2000005c  08003ce0  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  08003ce0  000052d8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009162  00000000  00000000  0000508a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001616  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0000f808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000055e  00000000  00000000  0000ff10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b4a  00000000  00000000  0001046e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b66  00000000  00000000  00036fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f113a  00000000  00000000  00040b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131c58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020f0  00000000  00000000  00131c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00133d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	08003b14 	.word	0x08003b14

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000060 	.word	0x20000060
 800023c:	08003b14 	.word	0x08003b14

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <writeDebug>:
    return checksum;
}
*/

void writeDebug(const char *buffer, uint8_t length)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 80005ec:	78fb      	ldrb	r3, [r7, #3]
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f04f 33ff 	mov.w	r3, #4294967295
 80005f4:	6879      	ldr	r1, [r7, #4]
 80005f6:	4803      	ldr	r0, [pc, #12]	@ (8000604 <writeDebug+0x24>)
 80005f8:	f001 fff0 	bl	80025dc <HAL_UART_Transmit>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20000100 	.word	0x20000100

08000608 <writeDebugString>:

void writeDebugString(const char *buffer)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
    writeDebug(buffer, strlen(buffer));
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff fe15 	bl	8000240 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b2db      	uxtb	r3, r3
 800061a:	4619      	mov	r1, r3
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f7ff ffdf 	bl	80005e0 <writeDebug>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <writeDebugFormat>:

// Do we need this?
void writeDebugFormat(const char *format, ...)
{
 800062a:	b40f      	push	{r0, r1, r2, r3}
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	607b      	str	r3, [r7, #4]

    va_list args_copy;
    va_copy(args_copy, args);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	603b      	str	r3, [r7, #0]
    int buff_size = vsnprintf(NULL, 0, format, args_copy);
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	69ba      	ldr	r2, [r7, #24]
 8000640:	2100      	movs	r1, #0
 8000642:	2000      	movs	r0, #0
 8000644:	f002 fe86 	bl	8003354 <vsniprintf>
 8000648:	60f8      	str	r0, [r7, #12]
    va_end(args_copy);

    char *buff = malloc(buff_size + 1);
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	3301      	adds	r3, #1
 800064e:	4618      	mov	r0, r3
 8000650:	f002 fd96 	bl	8003180 <malloc>
 8000654:	4603      	mov	r3, r0
 8000656:	60bb      	str	r3, [r7, #8]

    if (buff == NULL)
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d011      	beq.n	8000682 <writeDebugFormat+0x58>
    {
        va_end(args);
        return;
    }

    vsnprintf(buff, buff_size + 1, format, args);
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	3301      	adds	r3, #1
 8000662:	4619      	mov	r1, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	69ba      	ldr	r2, [r7, #24]
 8000668:	68b8      	ldr	r0, [r7, #8]
 800066a:	f002 fe73 	bl	8003354 <vsniprintf>
    writeDebug(buff, buff_size);
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	4619      	mov	r1, r3
 8000674:	68b8      	ldr	r0, [r7, #8]
 8000676:	f7ff ffb3 	bl	80005e0 <writeDebug>
    free(buff);
 800067a:	68b8      	ldr	r0, [r7, #8]
 800067c:	f002 fd88 	bl	8003190 <free>
 8000680:	e000      	b.n	8000684 <writeDebugFormat+0x5a>
        return;
 8000682:	bf00      	nop

    va_end(args);
}
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800068c:	b004      	add	sp, #16
 800068e:	4770      	bx	lr

08000690 <readFromJetson>:

// for reading in packet all at once
SerialPacket readFromJetson() {
 8000690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000692:	b08b      	sub	sp, #44	@ 0x2c
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	uint8_t RxBuffer[7]; // buffer to store received bytes
	uint8_t packetLength = 7; // expected packet length (1 header plus 1 byte for each motor/actuator)
 8000698:	2307      	movs	r3, #7
 800069a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	HAL_StatusTypeDef hal_status = HAL_UART_Receive(&huart2, RxBuffer, packetLength, HAL_MAX_DELAY);
 800069e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	f107 011c 	add.w	r1, r7, #28
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	481c      	ldr	r0, [pc, #112]	@ (8000720 <readFromJetson+0x90>)
 80006ae:	f002 f81e 	bl	80026ee <HAL_UART_Receive>
 80006b2:	4603      	mov	r3, r0
 80006b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (hal_status != HAL_OK) {
 80006b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d00b      	beq.n	80006d8 <readFromJetson+0x48>
		writeDebugString("Error during UART Receive");
 80006c0:	4818      	ldr	r0, [pc, #96]	@ (8000724 <readFromJetson+0x94>)
 80006c2:	f7ff ffa1 	bl	8000608 <writeDebugString>
	    return (SerialPacket) {
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	461a      	mov	r2, r3
 80006ca:	2300      	movs	r3, #0
 80006cc:	6013      	str	r3, [r2, #0]
 80006ce:	6053      	str	r3, [r2, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2201      	movs	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
		.back_right_wheel = RxBuffer[4],
		.drum  = RxBuffer[5],
		.actuator  = RxBuffer[6],
	};

}
 80006d6:	e01e      	b.n	8000716 <readFromJetson+0x86>
		.header = RxBuffer[0],
 80006d8:	f897 c01c 	ldrb.w	ip, [r7, #28]
		.top_left_wheel = RxBuffer[1],
 80006dc:	7f7e      	ldrb	r6, [r7, #29]
		.back_left_wheel = RxBuffer[2],
 80006de:	7fbd      	ldrb	r5, [r7, #30]
		.top_right_wheel  = RxBuffer[3],
 80006e0:	7ffc      	ldrb	r4, [r7, #31]
		.back_right_wheel = RxBuffer[4],
 80006e2:	f897 0020 	ldrb.w	r0, [r7, #32]
		.drum  = RxBuffer[5],
 80006e6:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
		.actuator  = RxBuffer[6],
 80006ea:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
	return (SerialPacket) {
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	f883 e000 	strb.w	lr, [r3]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f883 c001 	strb.w	ip, [r3, #1]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	709e      	strb	r6, [r3, #2]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	70dd      	strb	r5, [r3, #3]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	711c      	strb	r4, [r3, #4]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	7158      	strb	r0, [r3, #5]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	7199      	strb	r1, [r3, #6]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	71da      	strb	r2, [r3, #7]
}
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	372c      	adds	r7, #44	@ 0x2c
 800071a:	46bd      	mov	sp, r7
 800071c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800071e:	bf00      	nop
 8000720:	20000078 	.word	0x20000078
 8000724:	08003b2c 	.word	0x08003b2c

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800072e:	f000 f927 	bl	8000980 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000732:	f000 fae2 	bl	8000cfa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000736:	f000 f843 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800073a:	f000 f8fd 	bl	8000938 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800073e:	f000 f89b 	bl	8000878 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000742:	f000 f8c9 	bl	80008d8 <MX_USART3_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  writeDebugString("HELLO?\r\n");
 8000746:	4816      	ldr	r0, [pc, #88]	@ (80007a0 <main+0x78>)
 8000748:	f7ff ff5e 	bl	8000608 <writeDebugString>
    if (DEBUG) {
    	SerialPacket packet = readFromJetson();
 800074c:	463b      	mov	r3, r7
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff ff9e 	bl	8000690 <readFromJetson>
    	if(!packet.invalid) {
 8000754:	783b      	ldrb	r3, [r7, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d1f5      	bne.n	8000746 <main+0x1e>
		  writeDebugString("Packet Received\r\n");
 800075a:	4812      	ldr	r0, [pc, #72]	@ (80007a4 <main+0x7c>)
 800075c:	f7ff ff54 	bl	8000608 <writeDebugString>
		  writeDebugFormat("Top Left Wheel Output: %x\r\n", packet.top_left_wheel);
 8000760:	78bb      	ldrb	r3, [r7, #2]
 8000762:	4619      	mov	r1, r3
 8000764:	4810      	ldr	r0, [pc, #64]	@ (80007a8 <main+0x80>)
 8000766:	f7ff ff60 	bl	800062a <writeDebugFormat>
		  writeDebugFormat("Back Left Wheel Output: %x\r\n", packet.back_left_wheel);
 800076a:	78fb      	ldrb	r3, [r7, #3]
 800076c:	4619      	mov	r1, r3
 800076e:	480f      	ldr	r0, [pc, #60]	@ (80007ac <main+0x84>)
 8000770:	f7ff ff5b 	bl	800062a <writeDebugFormat>
		  writeDebugFormat("Top Right Wheel Output: %x\r\n", packet.top_right_wheel);
 8000774:	793b      	ldrb	r3, [r7, #4]
 8000776:	4619      	mov	r1, r3
 8000778:	480d      	ldr	r0, [pc, #52]	@ (80007b0 <main+0x88>)
 800077a:	f7ff ff56 	bl	800062a <writeDebugFormat>
		  writeDebugFormat("Back Right Wheel Output: %x\r\n", packet.back_right_wheel);
 800077e:	797b      	ldrb	r3, [r7, #5]
 8000780:	4619      	mov	r1, r3
 8000782:	480c      	ldr	r0, [pc, #48]	@ (80007b4 <main+0x8c>)
 8000784:	f7ff ff51 	bl	800062a <writeDebugFormat>
		  writeDebugFormat("Bucket Drum Output: %x\r\n", packet.drum);
 8000788:	79bb      	ldrb	r3, [r7, #6]
 800078a:	4619      	mov	r1, r3
 800078c:	480a      	ldr	r0, [pc, #40]	@ (80007b8 <main+0x90>)
 800078e:	f7ff ff4c 	bl	800062a <writeDebugFormat>
		  writeDebugFormat("Track Actuator Position Output: %x\r\n", packet.actuator);
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	4619      	mov	r1, r3
 8000796:	4809      	ldr	r0, [pc, #36]	@ (80007bc <main+0x94>)
 8000798:	f7ff ff47 	bl	800062a <writeDebugFormat>
	  writeDebugString("HELLO?\r\n");
 800079c:	e7d3      	b.n	8000746 <main+0x1e>
 800079e:	bf00      	nop
 80007a0:	08003b48 	.word	0x08003b48
 80007a4:	08003b54 	.word	0x08003b54
 80007a8:	08003b68 	.word	0x08003b68
 80007ac:	08003b84 	.word	0x08003b84
 80007b0:	08003ba4 	.word	0x08003ba4
 80007b4:	08003bc4 	.word	0x08003bc4
 80007b8:	08003be4 	.word	0x08003be4
 80007bc:	08003c00 	.word	0x08003c00

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b094      	sub	sp, #80	@ 0x50
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 031c 	add.w	r3, r7, #28
 80007ca:	2234      	movs	r2, #52	@ 0x34
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f002 fdce 	bl	8003370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	f107 0308 	add.w	r3, r7, #8
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e4:	4b22      	ldr	r3, [pc, #136]	@ (8000870 <SystemClock_Config+0xb0>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e8:	4a21      	ldr	r2, [pc, #132]	@ (8000870 <SystemClock_Config+0xb0>)
 80007ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80007f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000870 <SystemClock_Config+0xb0>)
 80007f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000874 <SystemClock_Config+0xb4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000804:	4a1b      	ldr	r2, [pc, #108]	@ (8000874 <SystemClock_Config+0xb4>)
 8000806:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800080a:	6013      	str	r3, [r2, #0]
 800080c:	4b19      	ldr	r3, [pc, #100]	@ (8000874 <SystemClock_Config+0xb4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000814:	603b      	str	r3, [r7, #0]
 8000816:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000818:	2302      	movs	r3, #2
 800081a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081c:	2301      	movs	r3, #1
 800081e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000820:	2310      	movs	r3, #16
 8000822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000824:	2300      	movs	r3, #0
 8000826:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000828:	f107 031c 	add.w	r3, r7, #28
 800082c:	4618      	mov	r0, r3
 800082e:	f000 fdcb 	bl	80013c8 <HAL_RCC_OscConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000838:	f000 f8ce 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083c:	230f      	movs	r3, #15
 800083e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000840:	2300      	movs	r3, #0
 8000842:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000850:	f107 0308 	add.w	r3, r7, #8
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f001 f864 	bl	8001924 <HAL_RCC_ClockConfig>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000862:	f000 f8b9 	bl	80009d8 <Error_Handler>
  }
}
 8000866:	bf00      	nop
 8000868:	3750      	adds	r7, #80	@ 0x50
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	40007000 	.word	0x40007000

08000878 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800087c:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 800087e:	4a15      	ldr	r2, [pc, #84]	@ (80008d4 <MX_USART2_UART_Init+0x5c>)
 8000880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000882:	4b13      	ldr	r3, [pc, #76]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000896:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800089c:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 800089e:	220c      	movs	r2, #12
 80008a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	@ (80008d0 <MX_USART2_UART_Init+0x58>)
 80008bc:	f001 fe40 	bl	8002540 <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008c6:	f000 f887 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000078 	.word	0x20000078
 80008d4:	40004400 	.word	0x40004400

080008d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008dc:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008de:	4a15      	ldr	r2, [pc, #84]	@ (8000934 <MX_USART3_UART_Init+0x5c>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090e:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_USART3_UART_Init+0x58>)
 800091c:	f001 fe10 	bl	8002540 <HAL_UART_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000926:	f000 f857 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000100 	.word	0x20000100
 8000934:	40004800 	.word	0x40004800

08000938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MX_GPIO_Init+0x44>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a0e      	ldr	r2, [pc, #56]	@ (800097c <MX_GPIO_Init+0x44>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_GPIO_Init+0x44>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000956:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_GPIO_Init+0x44>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a08      	ldr	r2, [pc, #32]	@ (800097c <MX_GPIO_Init+0x44>)
 800095c:	f043 0308 	orr.w	r3, r3, #8
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_GPIO_Init+0x44>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f003 0308 	and.w	r3, r3, #8
 800096a:	603b      	str	r3, [r7, #0]
 800096c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800

08000980 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000986:	463b      	mov	r3, r7
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000992:	f000 faf5 	bl	8000f80 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000996:	2301      	movs	r3, #1
 8000998:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800099a:	2300      	movs	r3, #0
 800099c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800099e:	2300      	movs	r3, #0
 80009a0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80009a2:	231f      	movs	r3, #31
 80009a4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80009a6:	2387      	movs	r3, #135	@ 0x87
 80009a8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80009ae:	2300      	movs	r3, #0
 80009b0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80009b2:	2301      	movs	r3, #1
 80009b4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80009b6:	2301      	movs	r3, #1
 80009b8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80009ba:	2300      	movs	r3, #0
 80009bc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80009be:	2300      	movs	r3, #0
 80009c0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009c2:	463b      	mov	r3, r7
 80009c4:	4618      	mov	r0, r3
 80009c6:	f000 fb13 	bl	8000ff0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80009ca:	2004      	movs	r0, #4
 80009cc:	f000 faf0 	bl	8000fb0 <HAL_MPU_Enable>

}
 80009d0:	bf00      	nop
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80009ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <HAL_MspInit+0x44>)
 80009ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000a28 <HAL_MspInit+0x44>)
 80009f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <HAL_MspInit+0x44>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <HAL_MspInit+0x44>)
 8000a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a06:	4a08      	ldr	r2, [pc, #32]	@ (8000a28 <HAL_MspInit+0x44>)
 8000a08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_MspInit+0x44>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800

08000a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b0b0      	sub	sp, #192	@ 0xc0
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	2290      	movs	r2, #144	@ 0x90
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f002 fc8f 	bl	8003370 <memset>
  if(huart->Instance==USART2)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a53      	ldr	r2, [pc, #332]	@ (8000ba4 <HAL_UART_MspInit+0x178>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d15c      	bne.n	8000b16 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a60:	2300      	movs	r3, #0
 8000a62:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a64:	f107 031c 	add.w	r3, r7, #28
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f001 f941 	bl	8001cf0 <HAL_RCCEx_PeriphCLKConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a74:	f7ff ffb0 	bl	80009d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a78:	4b4b      	ldr	r3, [pc, #300]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7c:	4a4a      	ldr	r2, [pc, #296]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000a7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a84:	4b48      	ldr	r3, [pc, #288]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a8c:	61bb      	str	r3, [r7, #24]
 8000a8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a90:	4b45      	ldr	r3, [pc, #276]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a94:	4a44      	ldr	r2, [pc, #272]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9c:	4b42      	ldr	r3, [pc, #264]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	617b      	str	r3, [r7, #20]
 8000aa6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa8:	4b3f      	ldr	r3, [pc, #252]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aac:	4a3e      	ldr	r2, [pc, #248]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000aae:	f043 0308 	orr.w	r3, r3, #8
 8000ab2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab8:	f003 0308 	and.w	r3, r3, #8
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ac0:	2308      	movs	r3, #8
 8000ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4831      	ldr	r0, [pc, #196]	@ (8000bac <HAL_UART_MspInit+0x180>)
 8000ae6:	f000 fac3 	bl	8001070 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000aea:	2320      	movs	r3, #32
 8000aec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afc:	2303      	movs	r3, #3
 8000afe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b02:	2307      	movs	r3, #7
 8000b04:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b08:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4828      	ldr	r0, [pc, #160]	@ (8000bb0 <HAL_UART_MspInit+0x184>)
 8000b10:	f000 faae 	bl	8001070 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b14:	e041      	b.n	8000b9a <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART3)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a26      	ldr	r2, [pc, #152]	@ (8000bb4 <HAL_UART_MspInit+0x188>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d13c      	bne.n	8000b9a <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000b20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b24:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b26:	2300      	movs	r3, #0
 8000b28:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 f8de 	bl	8001cf0 <HAL_RCCEx_PeriphCLKConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_UART_MspInit+0x112>
      Error_Handler();
 8000b3a:	f7ff ff4d 	bl	80009d8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b42:	4a19      	ldr	r2, [pc, #100]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000b44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b4a:	4b17      	ldr	r3, [pc, #92]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b56:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a13      	ldr	r2, [pc, #76]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b62:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <HAL_UART_MspInit+0x17c>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	f003 0308 	and.w	r3, r3, #8
 8000b6a:	60bb      	str	r3, [r7, #8]
 8000b6c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b76:	2302      	movs	r3, #2
 8000b78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b82:	2303      	movs	r3, #3
 8000b84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b88:	2307      	movs	r3, #7
 8000b8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b8e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000b92:	4619      	mov	r1, r3
 8000b94:	4806      	ldr	r0, [pc, #24]	@ (8000bb0 <HAL_UART_MspInit+0x184>)
 8000b96:	f000 fa6b 	bl	8001070 <HAL_GPIO_Init>
}
 8000b9a:	bf00      	nop
 8000b9c:	37c0      	adds	r7, #192	@ 0xc0
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40004400 	.word	0x40004400
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	40020000 	.word	0x40020000
 8000bb0:	40020c00 	.word	0x40020c00
 8000bb4:	40004800 	.word	0x40004800

08000bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <NMI_Handler+0x4>

08000bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <HardFault_Handler+0x4>

08000bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <MemManage_Handler+0x4>

08000bd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <BusFault_Handler+0x4>

08000bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <UsageFault_Handler+0x4>

08000be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr

08000c0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c0e:	f000 f8b1 	bl	8000d74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	@ (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	@ (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f002 fbaa 	bl	80033a0 <__errno>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a05      	ldr	r2, [pc, #20]	@ (8000c7c <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20080000 	.word	0x20080000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	20000188 	.word	0x20000188
 8000c80:	200002d8 	.word	0x200002d8

08000c84 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <SystemInit+0x20>)
 8000c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <SystemInit+0x20>)
 8000c90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ca8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ce0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cac:	f7ff ffea 	bl	8000c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cb0:	480c      	ldr	r0, [pc, #48]	@ (8000ce4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cb2:	490d      	ldr	r1, [pc, #52]	@ (8000ce8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb8:	e002      	b.n	8000cc0 <LoopCopyDataInit>

08000cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cbe:	3304      	adds	r3, #4

08000cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc4:	d3f9      	bcc.n	8000cba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000cf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ccc:	e001      	b.n	8000cd2 <LoopFillZerobss>

08000cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd0:	3204      	adds	r2, #4

08000cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd4:	d3fb      	bcc.n	8000cce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cd6:	f002 fb69 	bl	80033ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cda:	f7ff fd25 	bl	8000728 <main>
  bx  lr    
 8000cde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ce0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cec:	08003c84 	.word	0x08003c84
  ldr r2, =_sbss
 8000cf0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cf4:	200002d8 	.word	0x200002d8

08000cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC_IRQHandler>

08000cfa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cfe:	2003      	movs	r0, #3
 8000d00:	f000 f90a 	bl	8000f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d04:	200f      	movs	r0, #15
 8000d06:	f000 f805 	bl	8000d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d0a:	f7ff fe6b 	bl	80009e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d0e:	2300      	movs	r3, #0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d1c:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <HAL_InitTick+0x54>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <HAL_InitTick+0x58>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f917 	bl	8000f66 <HAL_SYSTICK_Config>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e00e      	b.n	8000d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b0f      	cmp	r3, #15
 8000d46:	d80a      	bhi.n	8000d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d50:	f000 f8ed 	bl	8000f2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d54:	4a06      	ldr	r2, [pc, #24]	@ (8000d70 <HAL_InitTick+0x5c>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e000      	b.n	8000d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000000 	.word	0x20000000
 8000d6c:	20000008 	.word	0x20000008
 8000d70:	20000004 	.word	0x20000004

08000d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d78:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <HAL_IncTick+0x20>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <HAL_IncTick+0x24>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4413      	add	r3, r2
 8000d84:	4a04      	ldr	r2, [pc, #16]	@ (8000d98 <HAL_IncTick+0x24>)
 8000d86:	6013      	str	r3, [r2, #0]
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	20000008 	.word	0x20000008
 8000d98:	2000018c 	.word	0x2000018c

08000d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000da0:	4b03      	ldr	r3, [pc, #12]	@ (8000db0 <HAL_GetTick+0x14>)
 8000da2:	681b      	ldr	r3, [r3, #0]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	2000018c 	.word	0x2000018c

08000db4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x40>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <__NVIC_SetPriorityGrouping+0x44>)
 8000dde:	4313      	orrs	r3, r2
 8000de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000de2:	4a04      	ldr	r2, [pc, #16]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x40>)
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	60d3      	str	r3, [r2, #12]
}
 8000de8:	bf00      	nop
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000ed00 	.word	0xe000ed00
 8000df8:	05fa0000 	.word	0x05fa0000

08000dfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e00:	4b04      	ldr	r3, [pc, #16]	@ (8000e14 <__NVIC_GetPriorityGrouping+0x18>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	0a1b      	lsrs	r3, r3, #8
 8000e06:	f003 0307 	and.w	r3, r3, #7
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	6039      	str	r1, [r7, #0]
 8000e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	db0a      	blt.n	8000e42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	b2da      	uxtb	r2, r3
 8000e30:	490c      	ldr	r1, [pc, #48]	@ (8000e64 <__NVIC_SetPriority+0x4c>)
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	0112      	lsls	r2, r2, #4
 8000e38:	b2d2      	uxtb	r2, r2
 8000e3a:	440b      	add	r3, r1
 8000e3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e40:	e00a      	b.n	8000e58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	b2da      	uxtb	r2, r3
 8000e46:	4908      	ldr	r1, [pc, #32]	@ (8000e68 <__NVIC_SetPriority+0x50>)
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	f003 030f 	and.w	r3, r3, #15
 8000e4e:	3b04      	subs	r3, #4
 8000e50:	0112      	lsls	r2, r2, #4
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	440b      	add	r3, r1
 8000e56:	761a      	strb	r2, [r3, #24]
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000e100 	.word	0xe000e100
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b089      	sub	sp, #36	@ 0x24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	f1c3 0307 	rsb	r3, r3, #7
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	bf28      	it	cs
 8000e8a:	2304      	movcs	r3, #4
 8000e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	3304      	adds	r3, #4
 8000e92:	2b06      	cmp	r3, #6
 8000e94:	d902      	bls.n	8000e9c <NVIC_EncodePriority+0x30>
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	3b03      	subs	r3, #3
 8000e9a:	e000      	b.n	8000e9e <NVIC_EncodePriority+0x32>
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43da      	mvns	r2, r3
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	401a      	ands	r2, r3
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebe:	43d9      	mvns	r1, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec4:	4313      	orrs	r3, r2
         );
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3724      	adds	r7, #36	@ 0x24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
	...

08000ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ee4:	d301      	bcc.n	8000eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00f      	b.n	8000f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eea:	4a0a      	ldr	r2, [pc, #40]	@ (8000f14 <SysTick_Config+0x40>)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ef2:	210f      	movs	r1, #15
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef8:	f7ff ff8e 	bl	8000e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000efc:	4b05      	ldr	r3, [pc, #20]	@ (8000f14 <SysTick_Config+0x40>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f02:	4b04      	ldr	r3, [pc, #16]	@ (8000f14 <SysTick_Config+0x40>)
 8000f04:	2207      	movs	r2, #7
 8000f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	e000e010 	.word	0xe000e010

08000f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff ff47 	bl	8000db4 <__NVIC_SetPriorityGrouping>
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b086      	sub	sp, #24
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	4603      	mov	r3, r0
 8000f36:	60b9      	str	r1, [r7, #8]
 8000f38:	607a      	str	r2, [r7, #4]
 8000f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f40:	f7ff ff5c 	bl	8000dfc <__NVIC_GetPriorityGrouping>
 8000f44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	68b9      	ldr	r1, [r7, #8]
 8000f4a:	6978      	ldr	r0, [r7, #20]
 8000f4c:	f7ff ff8e 	bl	8000e6c <NVIC_EncodePriority>
 8000f50:	4602      	mov	r2, r0
 8000f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f56:	4611      	mov	r1, r2
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ff5d 	bl	8000e18 <__NVIC_SetPriority>
}
 8000f5e:	bf00      	nop
 8000f60:	3718      	adds	r7, #24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b082      	sub	sp, #8
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff ffb0 	bl	8000ed4 <SysTick_Config>
 8000f74:	4603      	mov	r3, r0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
	...

08000f80 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000f84:	f3bf 8f5f 	dmb	sy
}
 8000f88:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <HAL_MPU_Disable+0x28>)
 8000f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f8e:	4a06      	ldr	r2, [pc, #24]	@ (8000fa8 <HAL_MPU_Disable+0x28>)
 8000f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f94:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000f96:	4b05      	ldr	r3, [pc, #20]	@ (8000fac <HAL_MPU_Disable+0x2c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	605a      	str	r2, [r3, #4]
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000ed00 	.word	0xe000ed00
 8000fac:	e000ed90 	.word	0xe000ed90

08000fb0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe8 <HAL_MPU_Enable+0x38>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <HAL_MPU_Enable+0x3c>)
 8000fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc6:	4a09      	ldr	r2, [pc, #36]	@ (8000fec <HAL_MPU_Enable+0x3c>)
 8000fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fcc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000fce:	f3bf 8f4f 	dsb	sy
}
 8000fd2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fd4:	f3bf 8f6f 	isb	sy
}
 8000fd8:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000ed90 	.word	0xe000ed90
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	785a      	ldrb	r2, [r3, #1]
 8000ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800106c <HAL_MPU_ConfigRegion+0x7c>)
 8000ffe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001000:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <HAL_MPU_ConfigRegion+0x7c>)
 8001002:	691b      	ldr	r3, [r3, #16]
 8001004:	4a19      	ldr	r2, [pc, #100]	@ (800106c <HAL_MPU_ConfigRegion+0x7c>)
 8001006:	f023 0301 	bic.w	r3, r3, #1
 800100a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800100c:	4a17      	ldr	r2, [pc, #92]	@ (800106c <HAL_MPU_ConfigRegion+0x7c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	7b1b      	ldrb	r3, [r3, #12]
 8001018:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	7adb      	ldrb	r3, [r3, #11]
 800101e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001020:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7a9b      	ldrb	r3, [r3, #10]
 8001026:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001028:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7b5b      	ldrb	r3, [r3, #13]
 800102e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001030:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	7b9b      	ldrb	r3, [r3, #14]
 8001036:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001038:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	7bdb      	ldrb	r3, [r3, #15]
 800103e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001040:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7a5b      	ldrb	r3, [r3, #9]
 8001046:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001048:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	7a1b      	ldrb	r3, [r3, #8]
 800104e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001050:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	7812      	ldrb	r2, [r2, #0]
 8001056:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001058:	4a04      	ldr	r2, [pc, #16]	@ (800106c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800105a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800105c:	6113      	str	r3, [r2, #16]
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	e000ed90 	.word	0xe000ed90

08001070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001070:	b480      	push	{r7}
 8001072:	b089      	sub	sp, #36	@ 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800107a:	2300      	movs	r3, #0
 800107c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
 800108e:	e175      	b.n	800137c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001090:	2201      	movs	r2, #1
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	697a      	ldr	r2, [r7, #20]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	f040 8164 	bne.w	8001376 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f003 0303 	and.w	r3, r3, #3
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d005      	beq.n	80010c6 <HAL_GPIO_Init+0x56>
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 0303 	and.w	r3, r3, #3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d130      	bne.n	8001128 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	2203      	movs	r2, #3
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	68da      	ldr	r2, [r3, #12]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010fc:	2201      	movs	r2, #1
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	43db      	mvns	r3, r3
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	4013      	ands	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	091b      	lsrs	r3, r3, #4
 8001112:	f003 0201 	and.w	r2, r3, #1
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b03      	cmp	r3, #3
 8001132:	d017      	beq.n	8001164 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	2203      	movs	r2, #3
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4013      	ands	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d123      	bne.n	80011b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	08da      	lsrs	r2, r3, #3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3208      	adds	r2, #8
 8001178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800117c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	220f      	movs	r2, #15
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	691a      	ldr	r2, [r3, #16]
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	08da      	lsrs	r2, r3, #3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	3208      	adds	r2, #8
 80011b2:	69b9      	ldr	r1, [r7, #24]
 80011b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2203      	movs	r2, #3
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 0203 	and.w	r2, r3, #3
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f000 80be 	beq.w	8001376 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fa:	4b66      	ldr	r3, [pc, #408]	@ (8001394 <HAL_GPIO_Init+0x324>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	4a65      	ldr	r2, [pc, #404]	@ (8001394 <HAL_GPIO_Init+0x324>)
 8001200:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001204:	6453      	str	r3, [r2, #68]	@ 0x44
 8001206:	4b63      	ldr	r3, [pc, #396]	@ (8001394 <HAL_GPIO_Init+0x324>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001212:	4a61      	ldr	r2, [pc, #388]	@ (8001398 <HAL_GPIO_Init+0x328>)
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	089b      	lsrs	r3, r3, #2
 8001218:	3302      	adds	r3, #2
 800121a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	220f      	movs	r2, #15
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4013      	ands	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a58      	ldr	r2, [pc, #352]	@ (800139c <HAL_GPIO_Init+0x32c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d037      	beq.n	80012ae <HAL_GPIO_Init+0x23e>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a57      	ldr	r2, [pc, #348]	@ (80013a0 <HAL_GPIO_Init+0x330>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d031      	beq.n	80012aa <HAL_GPIO_Init+0x23a>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a56      	ldr	r2, [pc, #344]	@ (80013a4 <HAL_GPIO_Init+0x334>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d02b      	beq.n	80012a6 <HAL_GPIO_Init+0x236>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a55      	ldr	r2, [pc, #340]	@ (80013a8 <HAL_GPIO_Init+0x338>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d025      	beq.n	80012a2 <HAL_GPIO_Init+0x232>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a54      	ldr	r2, [pc, #336]	@ (80013ac <HAL_GPIO_Init+0x33c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d01f      	beq.n	800129e <HAL_GPIO_Init+0x22e>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a53      	ldr	r2, [pc, #332]	@ (80013b0 <HAL_GPIO_Init+0x340>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d019      	beq.n	800129a <HAL_GPIO_Init+0x22a>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a52      	ldr	r2, [pc, #328]	@ (80013b4 <HAL_GPIO_Init+0x344>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d013      	beq.n	8001296 <HAL_GPIO_Init+0x226>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a51      	ldr	r2, [pc, #324]	@ (80013b8 <HAL_GPIO_Init+0x348>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d00d      	beq.n	8001292 <HAL_GPIO_Init+0x222>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a50      	ldr	r2, [pc, #320]	@ (80013bc <HAL_GPIO_Init+0x34c>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d007      	beq.n	800128e <HAL_GPIO_Init+0x21e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a4f      	ldr	r2, [pc, #316]	@ (80013c0 <HAL_GPIO_Init+0x350>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d101      	bne.n	800128a <HAL_GPIO_Init+0x21a>
 8001286:	2309      	movs	r3, #9
 8001288:	e012      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 800128a:	230a      	movs	r3, #10
 800128c:	e010      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 800128e:	2308      	movs	r3, #8
 8001290:	e00e      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 8001292:	2307      	movs	r3, #7
 8001294:	e00c      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 8001296:	2306      	movs	r3, #6
 8001298:	e00a      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 800129a:	2305      	movs	r3, #5
 800129c:	e008      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 800129e:	2304      	movs	r3, #4
 80012a0:	e006      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 80012a2:	2303      	movs	r3, #3
 80012a4:	e004      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 80012a6:	2302      	movs	r3, #2
 80012a8:	e002      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 80012aa:	2301      	movs	r3, #1
 80012ac:	e000      	b.n	80012b0 <HAL_GPIO_Init+0x240>
 80012ae:	2300      	movs	r3, #0
 80012b0:	69fa      	ldr	r2, [r7, #28]
 80012b2:	f002 0203 	and.w	r2, r2, #3
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	4093      	lsls	r3, r2
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	4313      	orrs	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012c0:	4935      	ldr	r1, [pc, #212]	@ (8001398 <HAL_GPIO_Init+0x328>)
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	089b      	lsrs	r3, r3, #2
 80012c6:	3302      	adds	r3, #2
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ce:	4b3d      	ldr	r3, [pc, #244]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	43db      	mvns	r3, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4013      	ands	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012f2:	4a34      	ldr	r2, [pc, #208]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012f8:	4b32      	ldr	r3, [pc, #200]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d003      	beq.n	800131c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800131c:	4a29      	ldr	r2, [pc, #164]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001322:	4b28      	ldr	r3, [pc, #160]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	43db      	mvns	r3, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4013      	ands	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001346:	4a1f      	ldr	r2, [pc, #124]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800134c:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	43db      	mvns	r3, r3
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4013      	ands	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d003      	beq.n	8001370 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001370:	4a14      	ldr	r2, [pc, #80]	@ (80013c4 <HAL_GPIO_Init+0x354>)
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	3301      	adds	r3, #1
 800137a:	61fb      	str	r3, [r7, #28]
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	2b0f      	cmp	r3, #15
 8001380:	f67f ae86 	bls.w	8001090 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3724      	adds	r7, #36	@ 0x24
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40023800 	.word	0x40023800
 8001398:	40013800 	.word	0x40013800
 800139c:	40020000 	.word	0x40020000
 80013a0:	40020400 	.word	0x40020400
 80013a4:	40020800 	.word	0x40020800
 80013a8:	40020c00 	.word	0x40020c00
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40021400 	.word	0x40021400
 80013b4:	40021800 	.word	0x40021800
 80013b8:	40021c00 	.word	0x40021c00
 80013bc:	40022000 	.word	0x40022000
 80013c0:	40022400 	.word	0x40022400
 80013c4:	40013c00 	.word	0x40013c00

080013c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80013d0:	2300      	movs	r3, #0
 80013d2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e29b      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	f000 8087 	beq.w	80014fa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ec:	4b96      	ldr	r3, [pc, #600]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 030c 	and.w	r3, r3, #12
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d00c      	beq.n	8001412 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013f8:	4b93      	ldr	r3, [pc, #588]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f003 030c 	and.w	r3, r3, #12
 8001400:	2b08      	cmp	r3, #8
 8001402:	d112      	bne.n	800142a <HAL_RCC_OscConfig+0x62>
 8001404:	4b90      	ldr	r3, [pc, #576]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800140c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001410:	d10b      	bne.n	800142a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001412:	4b8d      	ldr	r3, [pc, #564]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d06c      	beq.n	80014f8 <HAL_RCC_OscConfig+0x130>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d168      	bne.n	80014f8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e275      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001432:	d106      	bne.n	8001442 <HAL_RCC_OscConfig+0x7a>
 8001434:	4b84      	ldr	r3, [pc, #528]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a83      	ldr	r2, [pc, #524]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800143a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	e02e      	b.n	80014a0 <HAL_RCC_OscConfig+0xd8>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10c      	bne.n	8001464 <HAL_RCC_OscConfig+0x9c>
 800144a:	4b7f      	ldr	r3, [pc, #508]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a7e      	ldr	r2, [pc, #504]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	4b7c      	ldr	r3, [pc, #496]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a7b      	ldr	r2, [pc, #492]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800145c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e01d      	b.n	80014a0 <HAL_RCC_OscConfig+0xd8>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800146c:	d10c      	bne.n	8001488 <HAL_RCC_OscConfig+0xc0>
 800146e:	4b76      	ldr	r3, [pc, #472]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a75      	ldr	r2, [pc, #468]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	4b73      	ldr	r3, [pc, #460]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a72      	ldr	r2, [pc, #456]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	e00b      	b.n	80014a0 <HAL_RCC_OscConfig+0xd8>
 8001488:	4b6f      	ldr	r3, [pc, #444]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a6e      	ldr	r2, [pc, #440]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800148e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b6c      	ldr	r3, [pc, #432]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a6b      	ldr	r2, [pc, #428]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800149a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800149e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d013      	beq.n	80014d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a8:	f7ff fc78 	bl	8000d9c <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b0:	f7ff fc74 	bl	8000d9c <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b64      	cmp	r3, #100	@ 0x64
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e229      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c2:	4b61      	ldr	r3, [pc, #388]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0xe8>
 80014ce:	e014      	b.n	80014fa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d0:	f7ff fc64 	bl	8000d9c <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d8:	f7ff fc60 	bl	8000d9c <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b64      	cmp	r3, #100	@ 0x64
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e215      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ea:	4b57      	ldr	r3, [pc, #348]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x110>
 80014f6:	e000      	b.n	80014fa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d069      	beq.n	80015da <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001506:	4b50      	ldr	r3, [pc, #320]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f003 030c 	and.w	r3, r3, #12
 800150e:	2b00      	cmp	r3, #0
 8001510:	d00b      	beq.n	800152a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001512:	4b4d      	ldr	r3, [pc, #308]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	2b08      	cmp	r3, #8
 800151c:	d11c      	bne.n	8001558 <HAL_RCC_OscConfig+0x190>
 800151e:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d116      	bne.n	8001558 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800152a:	4b47      	ldr	r3, [pc, #284]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d005      	beq.n	8001542 <HAL_RCC_OscConfig+0x17a>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d001      	beq.n	8001542 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e1e9      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001542:	4b41      	ldr	r3, [pc, #260]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	691b      	ldr	r3, [r3, #16]
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	493d      	ldr	r1, [pc, #244]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001552:	4313      	orrs	r3, r2
 8001554:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001556:	e040      	b.n	80015da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d023      	beq.n	80015a8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001560:	4b39      	ldr	r3, [pc, #228]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a38      	ldr	r2, [pc, #224]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800156c:	f7ff fc16 	bl	8000d9c <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001572:	e008      	b.n	8001586 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001574:	f7ff fc12 	bl	8000d9c <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e1c7      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001586:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0f0      	beq.n	8001574 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001592:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	4929      	ldr	r1, [pc, #164]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	600b      	str	r3, [r1, #0]
 80015a6:	e018      	b.n	80015da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015a8:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a26      	ldr	r2, [pc, #152]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b4:	f7ff fbf2 	bl	8000d9c <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015bc:	f7ff fbee 	bl	8000d9c <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e1a3      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1f0      	bne.n	80015bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0308 	and.w	r3, r3, #8
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d038      	beq.n	8001658 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d019      	beq.n	8001622 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ee:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80015f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015f2:	4a15      	ldr	r2, [pc, #84]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015fa:	f7ff fbcf 	bl	8000d9c <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001602:	f7ff fbcb 	bl	8000d9c <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e180      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001614:	4b0c      	ldr	r3, [pc, #48]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x23a>
 8001620:	e01a      	b.n	8001658 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_RCC_OscConfig+0x280>)
 8001628:	f023 0301 	bic.w	r3, r3, #1
 800162c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800162e:	f7ff fbb5 	bl	8000d9c <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001634:	e00a      	b.n	800164c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001636:	f7ff fbb1 	bl	8000d9c <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d903      	bls.n	800164c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e166      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
 8001648:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164c:	4b92      	ldr	r3, [pc, #584]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800164e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1ee      	bne.n	8001636 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0304 	and.w	r3, r3, #4
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 80a4 	beq.w	80017ae <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001666:	4b8c      	ldr	r3, [pc, #560]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10d      	bne.n	800168e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001672:	4b89      	ldr	r3, [pc, #548]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	4a88      	ldr	r2, [pc, #544]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800167c:	6413      	str	r3, [r2, #64]	@ 0x40
 800167e:	4b86      	ldr	r3, [pc, #536]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800168a:	2301      	movs	r3, #1
 800168c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800168e:	4b83      	ldr	r3, [pc, #524]	@ (800189c <HAL_RCC_OscConfig+0x4d4>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001696:	2b00      	cmp	r3, #0
 8001698:	d118      	bne.n	80016cc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800169a:	4b80      	ldr	r3, [pc, #512]	@ (800189c <HAL_RCC_OscConfig+0x4d4>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a7f      	ldr	r2, [pc, #508]	@ (800189c <HAL_RCC_OscConfig+0x4d4>)
 80016a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016a6:	f7ff fb79 	bl	8000d9c <HAL_GetTick>
 80016aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ae:	f7ff fb75 	bl	8000d9c <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b64      	cmp	r3, #100	@ 0x64
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e12a      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016c0:	4b76      	ldr	r3, [pc, #472]	@ (800189c <HAL_RCC_OscConfig+0x4d4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d0f0      	beq.n	80016ae <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d106      	bne.n	80016e2 <HAL_RCC_OscConfig+0x31a>
 80016d4:	4b70      	ldr	r3, [pc, #448]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80016d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016d8:	4a6f      	ldr	r2, [pc, #444]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	6713      	str	r3, [r2, #112]	@ 0x70
 80016e0:	e02d      	b.n	800173e <HAL_RCC_OscConfig+0x376>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10c      	bne.n	8001704 <HAL_RCC_OscConfig+0x33c>
 80016ea:	4b6b      	ldr	r3, [pc, #428]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80016ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016ee:	4a6a      	ldr	r2, [pc, #424]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80016f0:	f023 0301 	bic.w	r3, r3, #1
 80016f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80016f6:	4b68      	ldr	r3, [pc, #416]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80016f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016fa:	4a67      	ldr	r2, [pc, #412]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80016fc:	f023 0304 	bic.w	r3, r3, #4
 8001700:	6713      	str	r3, [r2, #112]	@ 0x70
 8001702:	e01c      	b.n	800173e <HAL_RCC_OscConfig+0x376>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2b05      	cmp	r3, #5
 800170a:	d10c      	bne.n	8001726 <HAL_RCC_OscConfig+0x35e>
 800170c:	4b62      	ldr	r3, [pc, #392]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800170e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001710:	4a61      	ldr	r2, [pc, #388]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001712:	f043 0304 	orr.w	r3, r3, #4
 8001716:	6713      	str	r3, [r2, #112]	@ 0x70
 8001718:	4b5f      	ldr	r3, [pc, #380]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800171a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800171c:	4a5e      	ldr	r2, [pc, #376]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	6713      	str	r3, [r2, #112]	@ 0x70
 8001724:	e00b      	b.n	800173e <HAL_RCC_OscConfig+0x376>
 8001726:	4b5c      	ldr	r3, [pc, #368]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800172a:	4a5b      	ldr	r2, [pc, #364]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800172c:	f023 0301 	bic.w	r3, r3, #1
 8001730:	6713      	str	r3, [r2, #112]	@ 0x70
 8001732:	4b59      	ldr	r3, [pc, #356]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001736:	4a58      	ldr	r2, [pc, #352]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001738:	f023 0304 	bic.w	r3, r3, #4
 800173c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d015      	beq.n	8001772 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001746:	f7ff fb29 	bl	8000d9c <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800174c:	e00a      	b.n	8001764 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800174e:	f7ff fb25 	bl	8000d9c <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	f241 3288 	movw	r2, #5000	@ 0x1388
 800175c:	4293      	cmp	r3, r2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e0d8      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001764:	4b4c      	ldr	r3, [pc, #304]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0ee      	beq.n	800174e <HAL_RCC_OscConfig+0x386>
 8001770:	e014      	b.n	800179c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001772:	f7ff fb13 	bl	8000d9c <HAL_GetTick>
 8001776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001778:	e00a      	b.n	8001790 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800177a:	f7ff fb0f 	bl	8000d9c <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001788:	4293      	cmp	r3, r2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e0c2      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001790:	4b41      	ldr	r3, [pc, #260]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001792:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d1ee      	bne.n	800177a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800179c:	7dfb      	ldrb	r3, [r7, #23]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d105      	bne.n	80017ae <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	4a3c      	ldr	r2, [pc, #240]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80017a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017ac:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 80ae 	beq.w	8001914 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b8:	4b37      	ldr	r3, [pc, #220]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	2b08      	cmp	r3, #8
 80017c2:	d06d      	beq.n	80018a0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d14b      	bne.n	8001864 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017cc:	4b32      	ldr	r3, [pc, #200]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a31      	ldr	r2, [pc, #196]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80017d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d8:	f7ff fae0 	bl	8000d9c <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017e0:	f7ff fadc 	bl	8000d9c <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e091      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017f2:	4b29      	ldr	r3, [pc, #164]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f0      	bne.n	80017e0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69da      	ldr	r2, [r3, #28]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	431a      	orrs	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800180c:	019b      	lsls	r3, r3, #6
 800180e:	431a      	orrs	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	3b01      	subs	r3, #1
 8001818:	041b      	lsls	r3, r3, #16
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	431a      	orrs	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001828:	071b      	lsls	r3, r3, #28
 800182a:	491b      	ldr	r1, [pc, #108]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800182c:	4313      	orrs	r3, r2
 800182e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001830:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a18      	ldr	r2, [pc, #96]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001836:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800183a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	f7ff faae 	bl	8000d9c <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001844:	f7ff faaa 	bl	8000d9c <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e05f      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001856:	4b10      	ldr	r3, [pc, #64]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0x47c>
 8001862:	e057      	b.n	8001914 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001864:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0b      	ldr	r2, [pc, #44]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800186a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800186e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001870:	f7ff fa94 	bl	8000d9c <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001878:	f7ff fa90 	bl	8000d9c <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e045      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800188a:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <HAL_RCC_OscConfig+0x4d0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f0      	bne.n	8001878 <HAL_RCC_OscConfig+0x4b0>
 8001896:	e03d      	b.n	8001914 <HAL_RCC_OscConfig+0x54c>
 8001898:	40023800 	.word	0x40023800
 800189c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80018a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001920 <HAL_RCC_OscConfig+0x558>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d030      	beq.n	8001910 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d129      	bne.n	8001910 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d122      	bne.n	8001910 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80018d0:	4013      	ands	r3, r2
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018d6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018d8:	4293      	cmp	r3, r2
 80018da:	d119      	bne.n	8001910 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e6:	085b      	lsrs	r3, r3, #1
 80018e8:	3b01      	subs	r3, #1
 80018ea:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d10f      	bne.n	8001910 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d107      	bne.n	8001910 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800190c:	429a      	cmp	r2, r3
 800190e:	d001      	beq.n	8001914 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e000      	b.n	8001916 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800

08001924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e0d0      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800193c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 030f 	and.w	r3, r3, #15
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	429a      	cmp	r2, r3
 8001948:	d910      	bls.n	800196c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194a:	4b67      	ldr	r3, [pc, #412]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f023 020f 	bic.w	r2, r3, #15
 8001952:	4965      	ldr	r1, [pc, #404]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	4313      	orrs	r3, r2
 8001958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195a:	4b63      	ldr	r3, [pc, #396]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d001      	beq.n	800196c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e0b8      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d020      	beq.n	80019ba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001984:	4b59      	ldr	r3, [pc, #356]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	4a58      	ldr	r2, [pc, #352]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 800198a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800198e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800199c:	4b53      	ldr	r3, [pc, #332]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	4a52      	ldr	r2, [pc, #328]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 80019a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019a6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019a8:	4b50      	ldr	r3, [pc, #320]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	494d      	ldr	r1, [pc, #308]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d040      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d107      	bne.n	80019de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ce:	4b47      	ldr	r3, [pc, #284]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d115      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e07f      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d107      	bne.n	80019f6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e6:	4b41      	ldr	r3, [pc, #260]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d109      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e073      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f6:	4b3d      	ldr	r3, [pc, #244]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e06b      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a06:	4b39      	ldr	r3, [pc, #228]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f023 0203 	bic.w	r2, r3, #3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	4936      	ldr	r1, [pc, #216]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a18:	f7ff f9c0 	bl	8000d9c <HAL_GetTick>
 8001a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a1e:	e00a      	b.n	8001a36 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a20:	f7ff f9bc 	bl	8000d9c <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e053      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a36:	4b2d      	ldr	r3, [pc, #180]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 020c 	and.w	r2, r3, #12
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d1eb      	bne.n	8001a20 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a48:	4b27      	ldr	r3, [pc, #156]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 030f 	and.w	r3, r3, #15
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d210      	bcs.n	8001a78 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a56:	4b24      	ldr	r3, [pc, #144]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f023 020f 	bic.w	r2, r3, #15
 8001a5e:	4922      	ldr	r1, [pc, #136]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a66:	4b20      	ldr	r3, [pc, #128]	@ (8001ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 030f 	and.w	r3, r3, #15
 8001a6e:	683a      	ldr	r2, [r7, #0]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d001      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e032      	b.n	8001ade <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d008      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a84:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	4916      	ldr	r1, [pc, #88]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0308 	and.w	r3, r3, #8
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d009      	beq.n	8001ab6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001aa2:	4b12      	ldr	r3, [pc, #72]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	490e      	ldr	r1, [pc, #56]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ab6:	f000 f821 	bl	8001afc <HAL_RCC_GetSysClockFreq>
 8001aba:	4602      	mov	r2, r0
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <HAL_RCC_ClockConfig+0x1c8>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	091b      	lsrs	r3, r3, #4
 8001ac2:	f003 030f 	and.w	r3, r3, #15
 8001ac6:	490a      	ldr	r1, [pc, #40]	@ (8001af0 <HAL_RCC_ClockConfig+0x1cc>)
 8001ac8:	5ccb      	ldrb	r3, [r1, r3]
 8001aca:	fa22 f303 	lsr.w	r3, r2, r3
 8001ace:	4a09      	ldr	r2, [pc, #36]	@ (8001af4 <HAL_RCC_ClockConfig+0x1d0>)
 8001ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ad2:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <HAL_RCC_ClockConfig+0x1d4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff f91c 	bl	8000d14 <HAL_InitTick>

  return HAL_OK;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023c00 	.word	0x40023c00
 8001aec:	40023800 	.word	0x40023800
 8001af0:	08003c28 	.word	0x08003c28
 8001af4:	20000000 	.word	0x20000000
 8001af8:	20000004 	.word	0x20000004

08001afc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b00:	b090      	sub	sp, #64	@ 0x40
 8001b02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b08:	2300      	movs	r3, #0
 8001b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b14:	4b59      	ldr	r3, [pc, #356]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f003 030c 	and.w	r3, r3, #12
 8001b1c:	2b08      	cmp	r3, #8
 8001b1e:	d00d      	beq.n	8001b3c <HAL_RCC_GetSysClockFreq+0x40>
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	f200 80a1 	bhi.w	8001c68 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <HAL_RCC_GetSysClockFreq+0x34>
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d003      	beq.n	8001b36 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b2e:	e09b      	b.n	8001c68 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b30:	4b53      	ldr	r3, [pc, #332]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b32:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b34:	e09b      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b36:	4b53      	ldr	r3, [pc, #332]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b38:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b3a:	e098      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b3c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b44:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001b46:	4b4d      	ldr	r3, [pc, #308]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d028      	beq.n	8001ba4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b52:	4b4a      	ldr	r3, [pc, #296]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	099b      	lsrs	r3, r3, #6
 8001b58:	2200      	movs	r2, #0
 8001b5a:	623b      	str	r3, [r7, #32]
 8001b5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001b64:	2100      	movs	r1, #0
 8001b66:	4b47      	ldr	r3, [pc, #284]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b68:	fb03 f201 	mul.w	r2, r3, r1
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	fb00 f303 	mul.w	r3, r0, r3
 8001b72:	4413      	add	r3, r2
 8001b74:	4a43      	ldr	r2, [pc, #268]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b76:	fba0 1202 	umull	r1, r2, r0, r2
 8001b7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b7c:	460a      	mov	r2, r1
 8001b7e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001b80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b82:	4413      	add	r3, r2
 8001b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b88:	2200      	movs	r2, #0
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	61fa      	str	r2, [r7, #28]
 8001b8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b92:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b96:	f7fe fbab 	bl	80002f0 <__aeabi_uldivmod>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ba2:	e053      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ba4:	4b35      	ldr	r3, [pc, #212]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	099b      	lsrs	r3, r3, #6
 8001baa:	2200      	movs	r2, #0
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	617a      	str	r2, [r7, #20]
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001bb6:	f04f 0b00 	mov.w	fp, #0
 8001bba:	4652      	mov	r2, sl
 8001bbc:	465b      	mov	r3, fp
 8001bbe:	f04f 0000 	mov.w	r0, #0
 8001bc2:	f04f 0100 	mov.w	r1, #0
 8001bc6:	0159      	lsls	r1, r3, #5
 8001bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bcc:	0150      	lsls	r0, r2, #5
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	ebb2 080a 	subs.w	r8, r2, sl
 8001bd6:	eb63 090b 	sbc.w	r9, r3, fp
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	f04f 0300 	mov.w	r3, #0
 8001be2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001be6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001bea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001bee:	ebb2 0408 	subs.w	r4, r2, r8
 8001bf2:	eb63 0509 	sbc.w	r5, r3, r9
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	00eb      	lsls	r3, r5, #3
 8001c00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c04:	00e2      	lsls	r2, r4, #3
 8001c06:	4614      	mov	r4, r2
 8001c08:	461d      	mov	r5, r3
 8001c0a:	eb14 030a 	adds.w	r3, r4, sl
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	eb45 030b 	adc.w	r3, r5, fp
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	f04f 0300 	mov.w	r3, #0
 8001c1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c22:	4629      	mov	r1, r5
 8001c24:	028b      	lsls	r3, r1, #10
 8001c26:	4621      	mov	r1, r4
 8001c28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c2c:	4621      	mov	r1, r4
 8001c2e:	028a      	lsls	r2, r1, #10
 8001c30:	4610      	mov	r0, r2
 8001c32:	4619      	mov	r1, r3
 8001c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c36:	2200      	movs	r2, #0
 8001c38:	60bb      	str	r3, [r7, #8]
 8001c3a:	60fa      	str	r2, [r7, #12]
 8001c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c40:	f7fe fb56 	bl	80002f0 <__aeabi_uldivmod>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4613      	mov	r3, r2
 8001c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	0c1b      	lsrs	r3, r3, #16
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	3301      	adds	r3, #1
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001c5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c64:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c66:	e002      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c68:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3740      	adds	r7, #64	@ 0x40
 8001c74:	46bd      	mov	sp, r7
 8001c76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	00f42400 	.word	0x00f42400
 8001c84:	017d7840 	.word	0x017d7840

08001c88 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	20000000 	.word	0x20000000

08001ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ca4:	f7ff fff0 	bl	8001c88 <HAL_RCC_GetHCLKFreq>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	0a9b      	lsrs	r3, r3, #10
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	4903      	ldr	r1, [pc, #12]	@ (8001cc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cb6:	5ccb      	ldrb	r3, [r1, r3]
 8001cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	08003c38 	.word	0x08003c38

08001cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ccc:	f7ff ffdc 	bl	8001c88 <HAL_RCC_GetHCLKFreq>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	0b5b      	lsrs	r3, r3, #13
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	4903      	ldr	r1, [pc, #12]	@ (8001cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cde:	5ccb      	ldrb	r3, [r1, r3]
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	08003c38 	.word	0x08003c38

08001cf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b088      	sub	sp, #32
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d012      	beq.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001d18:	4b69      	ldr	r3, [pc, #420]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	4a68      	ldr	r2, [pc, #416]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d1e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001d22:	6093      	str	r3, [r2, #8]
 8001d24:	4b66      	ldr	r3, [pc, #408]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d2c:	4964      	ldr	r1, [pc, #400]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d017      	beq.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d50:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d58:	4959      	ldr	r1, [pc, #356]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001d68:	d101      	bne.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001d76:	2301      	movs	r3, #1
 8001d78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d017      	beq.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d86:	4b4e      	ldr	r3, [pc, #312]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d8c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	494a      	ldr	r1, [pc, #296]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001da4:	d101      	bne.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001da6:	2301      	movs	r3, #1
 8001da8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001db2:	2301      	movs	r3, #1
 8001db4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0320 	and.w	r3, r3, #32
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 808b 	beq.w	8001eea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001dd4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd8:	4a39      	ldr	r2, [pc, #228]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dde:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de0:	4b37      	ldr	r3, [pc, #220]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001dec:	4b35      	ldr	r3, [pc, #212]	@ (8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a34      	ldr	r2, [pc, #208]	@ (8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001df8:	f7fe ffd0 	bl	8000d9c <HAL_GetTick>
 8001dfc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e00:	f7fe ffcc 	bl	8000d9c <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b64      	cmp	r3, #100	@ 0x64
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e38f      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001e12:	4b2c      	ldr	r3, [pc, #176]	@ (8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f0      	beq.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e26:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d035      	beq.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d02e      	beq.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e3c:	4b20      	ldr	r3, [pc, #128]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e44:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e46:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e50:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e52:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e56:	4a1a      	ldr	r2, [pc, #104]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e5c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001e5e:	4a18      	ldr	r2, [pc, #96]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001e64:	4b16      	ldr	r3, [pc, #88]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d114      	bne.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e70:	f7fe ff94 	bl	8000d9c <HAL_GetTick>
 8001e74:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e76:	e00a      	b.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e78:	f7fe ff90 	bl	8000d9c <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e351      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d0ee      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ea2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001ea6:	d111      	bne.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001ea8:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001eb4:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	4901      	ldr	r1, [pc, #4]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	608b      	str	r3, [r1, #8]
 8001ebe:	e00b      	b.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40007000 	.word	0x40007000
 8001ec8:	0ffffcff 	.word	0x0ffffcff
 8001ecc:	4bac      	ldr	r3, [pc, #688]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	4aab      	ldr	r2, [pc, #684]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ed2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001ed6:	6093      	str	r3, [r2, #8]
 8001ed8:	4ba9      	ldr	r3, [pc, #676]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eda:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ee4:	49a6      	ldr	r1, [pc, #664]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d010      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001ef6:	4ba2      	ldr	r3, [pc, #648]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ef8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001efc:	4aa0      	ldr	r2, [pc, #640]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001efe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f06:	4b9e      	ldr	r3, [pc, #632]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f08:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f10:	499b      	ldr	r1, [pc, #620]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00a      	beq.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f24:	4b96      	ldr	r3, [pc, #600]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f2a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f32:	4993      	ldr	r1, [pc, #588]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d00a      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001f46:	4b8e      	ldr	r3, [pc, #568]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f4c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f54:	498a      	ldr	r1, [pc, #552]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00a      	beq.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001f68:	4b85      	ldr	r3, [pc, #532]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f76:	4982      	ldr	r1, [pc, #520]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00a      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001f8a:	4b7d      	ldr	r3, [pc, #500]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f90:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f98:	4979      	ldr	r1, [pc, #484]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00a      	beq.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fac:	4b74      	ldr	r3, [pc, #464]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb2:	f023 0203 	bic.w	r2, r3, #3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	4971      	ldr	r1, [pc, #452]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00a      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fce:	4b6c      	ldr	r3, [pc, #432]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd4:	f023 020c 	bic.w	r2, r3, #12
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fdc:	4968      	ldr	r1, [pc, #416]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00a      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001ff0:	4b63      	ldr	r3, [pc, #396]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	4960      	ldr	r1, [pc, #384]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002000:	4313      	orrs	r3, r2
 8002002:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00a      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002012:	4b5b      	ldr	r3, [pc, #364]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002018:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002020:	4957      	ldr	r1, [pc, #348]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002022:	4313      	orrs	r3, r2
 8002024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00a      	beq.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002034:	4b52      	ldr	r3, [pc, #328]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800203a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002042:	494f      	ldr	r1, [pc, #316]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00a      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002056:	4b4a      	ldr	r3, [pc, #296]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800205c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	4946      	ldr	r1, [pc, #280]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002078:	4b41      	ldr	r3, [pc, #260]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800207a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002086:	493e      	ldr	r1, [pc, #248]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002088:	4313      	orrs	r3, r2
 800208a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800209a:	4b39      	ldr	r3, [pc, #228]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800209c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a8:	4935      	ldr	r1, [pc, #212]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00a      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020bc:	4b30      	ldr	r3, [pc, #192]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80020ca:	492d      	ldr	r1, [pc, #180]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d011      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80020de:	4b28      	ldr	r3, [pc, #160]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80020ec:	4924      	ldr	r1, [pc, #144]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80020f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80020fc:	d101      	bne.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80020fe:	2301      	movs	r3, #1
 8002100:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0308 	and.w	r3, r3, #8
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800210e:	2301      	movs	r3, #1
 8002110:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00a      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800211e:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002124:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800212c:	4914      	ldr	r1, [pc, #80]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800212e:	4313      	orrs	r3, r2
 8002130:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d00b      	beq.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002140:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002146:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002150:	490b      	ldr	r1, [pc, #44]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002152:	4313      	orrs	r3, r2
 8002154:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00f      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002164:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002174:	4902      	ldr	r1, [pc, #8]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800217c:	e002      	b.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00b      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002190:	4b8a      	ldr	r3, [pc, #552]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002192:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002196:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021a0:	4986      	ldr	r1, [pc, #536]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00b      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80021b4:	4b81      	ldr	r3, [pc, #516]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021ba:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021c4:	497d      	ldr	r1, [pc, #500]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d006      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f000 80d6 	beq.w	800238c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80021e0:	4b76      	ldr	r3, [pc, #472]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a75      	ldr	r2, [pc, #468]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80021ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ec:	f7fe fdd6 	bl	8000d9c <HAL_GetTick>
 80021f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80021f4:	f7fe fdd2 	bl	8000d9c <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b64      	cmp	r3, #100	@ 0x64
 8002200:	d901      	bls.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e195      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002206:	4b6d      	ldr	r3, [pc, #436]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d021      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002222:	2b00      	cmp	r3, #0
 8002224:	d11d      	bne.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002226:	4b65      	ldr	r3, [pc, #404]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800222c:	0c1b      	lsrs	r3, r3, #16
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002234:	4b61      	ldr	r3, [pc, #388]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800223a:	0e1b      	lsrs	r3, r3, #24
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	019a      	lsls	r2, r3, #6
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	041b      	lsls	r3, r3, #16
 800224c:	431a      	orrs	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	061b      	lsls	r3, r3, #24
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	071b      	lsls	r3, r3, #28
 800225a:	4958      	ldr	r1, [pc, #352]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d004      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002276:	d00a      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002280:	2b00      	cmp	r3, #0
 8002282:	d02e      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800228c:	d129      	bne.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800228e:	4b4b      	ldr	r3, [pc, #300]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002290:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002294:	0c1b      	lsrs	r3, r3, #16
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800229c:	4b47      	ldr	r3, [pc, #284]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800229e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022a2:	0f1b      	lsrs	r3, r3, #28
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	019a      	lsls	r2, r3, #6
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	041b      	lsls	r3, r3, #16
 80022b4:	431a      	orrs	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	061b      	lsls	r3, r3, #24
 80022bc:	431a      	orrs	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	071b      	lsls	r3, r3, #28
 80022c2:	493e      	ldr	r1, [pc, #248]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80022ca:	4b3c      	ldr	r3, [pc, #240]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022d0:	f023 021f 	bic.w	r2, r3, #31
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d8:	3b01      	subs	r3, #1
 80022da:	4938      	ldr	r1, [pc, #224]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d01d      	beq.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80022ee:	4b33      	ldr	r3, [pc, #204]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022f4:	0e1b      	lsrs	r3, r3, #24
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80022fc:	4b2f      	ldr	r3, [pc, #188]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002302:	0f1b      	lsrs	r3, r3, #28
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	019a      	lsls	r2, r3, #6
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	041b      	lsls	r3, r3, #16
 8002316:	431a      	orrs	r2, r3
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	061b      	lsls	r3, r3, #24
 800231c:	431a      	orrs	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	071b      	lsls	r3, r3, #28
 8002322:	4926      	ldr	r1, [pc, #152]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002324:	4313      	orrs	r3, r2
 8002326:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d011      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	019a      	lsls	r2, r3, #6
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	041b      	lsls	r3, r3, #16
 8002342:	431a      	orrs	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	061b      	lsls	r3, r3, #24
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	071b      	lsls	r3, r3, #28
 8002352:	491a      	ldr	r1, [pc, #104]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002354:	4313      	orrs	r3, r2
 8002356:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800235a:	4b18      	ldr	r3, [pc, #96]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a17      	ldr	r2, [pc, #92]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002360:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002364:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002366:	f7fe fd19 	bl	8000d9c <HAL_GetTick>
 800236a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800236c:	e008      	b.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800236e:	f7fe fd15 	bl	8000d9c <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2b64      	cmp	r3, #100	@ 0x64
 800237a:	d901      	bls.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e0d8      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002380:	4b0e      	ldr	r3, [pc, #56]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0f0      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	2b01      	cmp	r3, #1
 8002390:	f040 80ce 	bne.w	8002530 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002394:	4b09      	ldr	r3, [pc, #36]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a08      	ldr	r2, [pc, #32]	@ (80023bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800239a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800239e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023a0:	f7fe fcfc 	bl	8000d9c <HAL_GetTick>
 80023a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80023a6:	e00b      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80023a8:	f7fe fcf8 	bl	8000d9c <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b64      	cmp	r3, #100	@ 0x64
 80023b4:	d904      	bls.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e0bb      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80023ba:	bf00      	nop
 80023bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80023c0:	4b5e      	ldr	r3, [pc, #376]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80023c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023cc:	d0ec      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d003      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d009      	beq.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d02e      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d12a      	bne.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80023f6:	4b51      	ldr	r3, [pc, #324]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80023f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fc:	0c1b      	lsrs	r3, r3, #16
 80023fe:	f003 0303 	and.w	r3, r3, #3
 8002402:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002404:	4b4d      	ldr	r3, [pc, #308]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800240a:	0f1b      	lsrs	r3, r3, #28
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	019a      	lsls	r2, r3, #6
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	041b      	lsls	r3, r3, #16
 800241c:	431a      	orrs	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	061b      	lsls	r3, r3, #24
 8002424:	431a      	orrs	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	071b      	lsls	r3, r3, #28
 800242a:	4944      	ldr	r1, [pc, #272]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002432:	4b42      	ldr	r3, [pc, #264]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002438:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002440:	3b01      	subs	r3, #1
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	493d      	ldr	r1, [pc, #244]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002446:	4313      	orrs	r3, r2
 8002448:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d022      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800245c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002460:	d11d      	bne.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002462:	4b36      	ldr	r3, [pc, #216]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002468:	0e1b      	lsrs	r3, r3, #24
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002470:	4b32      	ldr	r3, [pc, #200]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002476:	0f1b      	lsrs	r3, r3, #28
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	019a      	lsls	r2, r3, #6
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	041b      	lsls	r3, r3, #16
 800248a:	431a      	orrs	r2, r3
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	061b      	lsls	r3, r3, #24
 8002490:	431a      	orrs	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	071b      	lsls	r3, r3, #28
 8002496:	4929      	ldr	r1, [pc, #164]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002498:	4313      	orrs	r3, r2
 800249a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d028      	beq.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80024aa:	4b24      	ldr	r3, [pc, #144]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	0e1b      	lsrs	r3, r3, #24
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80024b8:	4b20      	ldr	r3, [pc, #128]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	0c1b      	lsrs	r3, r3, #16
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	019a      	lsls	r2, r3, #6
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	041b      	lsls	r3, r3, #16
 80024d0:	431a      	orrs	r2, r3
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	061b      	lsls	r3, r3, #24
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	071b      	lsls	r3, r3, #28
 80024de:	4917      	ldr	r1, [pc, #92]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80024e6:	4b15      	ldr	r3, [pc, #84]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f4:	4911      	ldr	r1, [pc, #68]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80024fc:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a0e      	ldr	r2, [pc, #56]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002506:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002508:	f7fe fc48 	bl	8000d9c <HAL_GetTick>
 800250c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800250e:	e008      	b.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002510:	f7fe fc44 	bl	8000d9c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b64      	cmp	r3, #100	@ 0x64
 800251c:	d901      	bls.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e007      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002522:	4b06      	ldr	r3, [pc, #24]	@ (800253c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800252a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800252e:	d1ef      	bne.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3720      	adds	r7, #32
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40023800 	.word	0x40023800

08002540 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e040      	b.n	80025d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d106      	bne.n	8002568 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7fe fa62 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2224      	movs	r2, #36	@ 0x24
 800256c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 0201 	bic.w	r2, r2, #1
 800257c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fbde 	bl	8002d48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f000 f977 	bl	8002880 <UART_SetConfig>
 8002592:	4603      	mov	r3, r0
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e01b      	b.n	80025d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 fc5d 	bl	8002e8c <UART_CheckIdleState>
 80025d2:	4603      	mov	r3, r0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08a      	sub	sp, #40	@ 0x28
 80025e0:	af02      	add	r7, sp, #8
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	603b      	str	r3, [r7, #0]
 80025e8:	4613      	mov	r3, r2
 80025ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	d177      	bne.n	80026e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d002      	beq.n	8002600 <HAL_UART_Transmit+0x24>
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e070      	b.n	80026e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2221      	movs	r2, #33	@ 0x21
 8002610:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002612:	f7fe fbc3 	bl	8000d9c <HAL_GetTick>
 8002616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	88fa      	ldrh	r2, [r7, #6]
 8002624:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002630:	d108      	bne.n	8002644 <HAL_UART_Transmit+0x68>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d104      	bne.n	8002644 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800263a:	2300      	movs	r3, #0
 800263c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	e003      	b.n	800264c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002648:	2300      	movs	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800264c:	e02f      	b.n	80026ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2200      	movs	r2, #0
 8002656:	2180      	movs	r1, #128	@ 0x80
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 fcbf 	bl	8002fdc <UART_WaitOnFlagUntilTimeout>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d004      	beq.n	800266e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2220      	movs	r2, #32
 8002668:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e03b      	b.n	80026e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10b      	bne.n	800268c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	461a      	mov	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002682:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	3302      	adds	r3, #2
 8002688:	61bb      	str	r3, [r7, #24]
 800268a:	e007      	b.n	800269c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	781a      	ldrb	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3301      	adds	r3, #1
 800269a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	3b01      	subs	r3, #1
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1c9      	bne.n	800264e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2200      	movs	r2, #0
 80026c2:	2140      	movs	r1, #64	@ 0x40
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 fc89 	bl	8002fdc <UART_WaitOnFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d004      	beq.n	80026da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2220      	movs	r2, #32
 80026d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e005      	b.n	80026e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2220      	movs	r2, #32
 80026de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	e000      	b.n	80026e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80026e4:	2302      	movs	r3, #2
  }
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3720      	adds	r7, #32
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b08a      	sub	sp, #40	@ 0x28
 80026f2:	af02      	add	r7, sp, #8
 80026f4:	60f8      	str	r0, [r7, #12]
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	603b      	str	r3, [r7, #0]
 80026fa:	4613      	mov	r3, r2
 80026fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002704:	2b20      	cmp	r3, #32
 8002706:	f040 80b5 	bne.w	8002874 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d002      	beq.n	8002716 <HAL_UART_Receive+0x28>
 8002710:	88fb      	ldrh	r3, [r7, #6]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e0ad      	b.n	8002876 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2222      	movs	r2, #34	@ 0x22
 8002726:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002730:	f7fe fb34 	bl	8000d9c <HAL_GetTick>
 8002734:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	88fa      	ldrh	r2, [r7, #6]
 800273a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	88fa      	ldrh	r2, [r7, #6]
 8002742:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800274e:	d10e      	bne.n	800276e <HAL_UART_Receive+0x80>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d105      	bne.n	8002764 <HAL_UART_Receive+0x76>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800275e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002762:	e02d      	b.n	80027c0 <HAL_UART_Receive+0xd2>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	22ff      	movs	r2, #255	@ 0xff
 8002768:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800276c:	e028      	b.n	80027c0 <HAL_UART_Receive+0xd2>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10d      	bne.n	8002792 <HAL_UART_Receive+0xa4>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d104      	bne.n	8002788 <HAL_UART_Receive+0x9a>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	22ff      	movs	r2, #255	@ 0xff
 8002782:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002786:	e01b      	b.n	80027c0 <HAL_UART_Receive+0xd2>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	227f      	movs	r2, #127	@ 0x7f
 800278c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002790:	e016      	b.n	80027c0 <HAL_UART_Receive+0xd2>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800279a:	d10d      	bne.n	80027b8 <HAL_UART_Receive+0xca>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d104      	bne.n	80027ae <HAL_UART_Receive+0xc0>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	227f      	movs	r2, #127	@ 0x7f
 80027a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80027ac:	e008      	b.n	80027c0 <HAL_UART_Receive+0xd2>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	223f      	movs	r2, #63	@ 0x3f
 80027b2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80027b6:	e003      	b.n	80027c0 <HAL_UART_Receive+0xd2>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80027c6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027d0:	d108      	bne.n	80027e4 <HAL_UART_Receive+0xf6>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d104      	bne.n	80027e4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	61bb      	str	r3, [r7, #24]
 80027e2:	e003      	b.n	80027ec <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80027ec:	e036      	b.n	800285c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2200      	movs	r2, #0
 80027f6:	2120      	movs	r1, #32
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fbef 	bl	8002fdc <UART_WaitOnFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d005      	beq.n	8002810 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2220      	movs	r2, #32
 8002808:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e032      	b.n	8002876 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10c      	bne.n	8002830 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	b29a      	uxth	r2, r3
 800281e:	8a7b      	ldrh	r3, [r7, #18]
 8002820:	4013      	ands	r3, r2
 8002822:	b29a      	uxth	r2, r3
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	3302      	adds	r3, #2
 800282c:	61bb      	str	r3, [r7, #24]
 800282e:	e00c      	b.n	800284a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002836:	b2da      	uxtb	r2, r3
 8002838:	8a7b      	ldrh	r3, [r7, #18]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	4013      	ands	r3, r2
 800283e:	b2da      	uxtb	r2, r3
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	3301      	adds	r3, #1
 8002848:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002850:	b29b      	uxth	r3, r3
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1c2      	bne.n	80027ee <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	e000      	b.n	8002876 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8002874:	2302      	movs	r3, #2
  }
}
 8002876:	4618      	mov	r0, r3
 8002878:	3720      	adds	r7, #32
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	69db      	ldr	r3, [r3, #28]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	4ba6      	ldr	r3, [pc, #664]	@ (8002b44 <UART_SetConfig+0x2c4>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6812      	ldr	r2, [r2, #0]
 80028b2:	6979      	ldr	r1, [r7, #20]
 80028b4:	430b      	orrs	r3, r1
 80028b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a94      	ldr	r2, [pc, #592]	@ (8002b48 <UART_SetConfig+0x2c8>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d120      	bne.n	800293e <UART_SetConfig+0xbe>
 80028fc:	4b93      	ldr	r3, [pc, #588]	@ (8002b4c <UART_SetConfig+0x2cc>)
 80028fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	2b03      	cmp	r3, #3
 8002908:	d816      	bhi.n	8002938 <UART_SetConfig+0xb8>
 800290a:	a201      	add	r2, pc, #4	@ (adr r2, 8002910 <UART_SetConfig+0x90>)
 800290c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002910:	08002921 	.word	0x08002921
 8002914:	0800292d 	.word	0x0800292d
 8002918:	08002927 	.word	0x08002927
 800291c:	08002933 	.word	0x08002933
 8002920:	2301      	movs	r3, #1
 8002922:	77fb      	strb	r3, [r7, #31]
 8002924:	e150      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002926:	2302      	movs	r3, #2
 8002928:	77fb      	strb	r3, [r7, #31]
 800292a:	e14d      	b.n	8002bc8 <UART_SetConfig+0x348>
 800292c:	2304      	movs	r3, #4
 800292e:	77fb      	strb	r3, [r7, #31]
 8002930:	e14a      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002932:	2308      	movs	r3, #8
 8002934:	77fb      	strb	r3, [r7, #31]
 8002936:	e147      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002938:	2310      	movs	r3, #16
 800293a:	77fb      	strb	r3, [r7, #31]
 800293c:	e144      	b.n	8002bc8 <UART_SetConfig+0x348>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a83      	ldr	r2, [pc, #524]	@ (8002b50 <UART_SetConfig+0x2d0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d132      	bne.n	80029ae <UART_SetConfig+0x12e>
 8002948:	4b80      	ldr	r3, [pc, #512]	@ (8002b4c <UART_SetConfig+0x2cc>)
 800294a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800294e:	f003 030c 	and.w	r3, r3, #12
 8002952:	2b0c      	cmp	r3, #12
 8002954:	d828      	bhi.n	80029a8 <UART_SetConfig+0x128>
 8002956:	a201      	add	r2, pc, #4	@ (adr r2, 800295c <UART_SetConfig+0xdc>)
 8002958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295c:	08002991 	.word	0x08002991
 8002960:	080029a9 	.word	0x080029a9
 8002964:	080029a9 	.word	0x080029a9
 8002968:	080029a9 	.word	0x080029a9
 800296c:	0800299d 	.word	0x0800299d
 8002970:	080029a9 	.word	0x080029a9
 8002974:	080029a9 	.word	0x080029a9
 8002978:	080029a9 	.word	0x080029a9
 800297c:	08002997 	.word	0x08002997
 8002980:	080029a9 	.word	0x080029a9
 8002984:	080029a9 	.word	0x080029a9
 8002988:	080029a9 	.word	0x080029a9
 800298c:	080029a3 	.word	0x080029a3
 8002990:	2300      	movs	r3, #0
 8002992:	77fb      	strb	r3, [r7, #31]
 8002994:	e118      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002996:	2302      	movs	r3, #2
 8002998:	77fb      	strb	r3, [r7, #31]
 800299a:	e115      	b.n	8002bc8 <UART_SetConfig+0x348>
 800299c:	2304      	movs	r3, #4
 800299e:	77fb      	strb	r3, [r7, #31]
 80029a0:	e112      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029a2:	2308      	movs	r3, #8
 80029a4:	77fb      	strb	r3, [r7, #31]
 80029a6:	e10f      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029a8:	2310      	movs	r3, #16
 80029aa:	77fb      	strb	r3, [r7, #31]
 80029ac:	e10c      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a68      	ldr	r2, [pc, #416]	@ (8002b54 <UART_SetConfig+0x2d4>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d120      	bne.n	80029fa <UART_SetConfig+0x17a>
 80029b8:	4b64      	ldr	r3, [pc, #400]	@ (8002b4c <UART_SetConfig+0x2cc>)
 80029ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80029c2:	2b30      	cmp	r3, #48	@ 0x30
 80029c4:	d013      	beq.n	80029ee <UART_SetConfig+0x16e>
 80029c6:	2b30      	cmp	r3, #48	@ 0x30
 80029c8:	d814      	bhi.n	80029f4 <UART_SetConfig+0x174>
 80029ca:	2b20      	cmp	r3, #32
 80029cc:	d009      	beq.n	80029e2 <UART_SetConfig+0x162>
 80029ce:	2b20      	cmp	r3, #32
 80029d0:	d810      	bhi.n	80029f4 <UART_SetConfig+0x174>
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d002      	beq.n	80029dc <UART_SetConfig+0x15c>
 80029d6:	2b10      	cmp	r3, #16
 80029d8:	d006      	beq.n	80029e8 <UART_SetConfig+0x168>
 80029da:	e00b      	b.n	80029f4 <UART_SetConfig+0x174>
 80029dc:	2300      	movs	r3, #0
 80029de:	77fb      	strb	r3, [r7, #31]
 80029e0:	e0f2      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029e2:	2302      	movs	r3, #2
 80029e4:	77fb      	strb	r3, [r7, #31]
 80029e6:	e0ef      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029e8:	2304      	movs	r3, #4
 80029ea:	77fb      	strb	r3, [r7, #31]
 80029ec:	e0ec      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029ee:	2308      	movs	r3, #8
 80029f0:	77fb      	strb	r3, [r7, #31]
 80029f2:	e0e9      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029f4:	2310      	movs	r3, #16
 80029f6:	77fb      	strb	r3, [r7, #31]
 80029f8:	e0e6      	b.n	8002bc8 <UART_SetConfig+0x348>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a56      	ldr	r2, [pc, #344]	@ (8002b58 <UART_SetConfig+0x2d8>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d120      	bne.n	8002a46 <UART_SetConfig+0x1c6>
 8002a04:	4b51      	ldr	r3, [pc, #324]	@ (8002b4c <UART_SetConfig+0x2cc>)
 8002a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002a0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a10:	d013      	beq.n	8002a3a <UART_SetConfig+0x1ba>
 8002a12:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a14:	d814      	bhi.n	8002a40 <UART_SetConfig+0x1c0>
 8002a16:	2b80      	cmp	r3, #128	@ 0x80
 8002a18:	d009      	beq.n	8002a2e <UART_SetConfig+0x1ae>
 8002a1a:	2b80      	cmp	r3, #128	@ 0x80
 8002a1c:	d810      	bhi.n	8002a40 <UART_SetConfig+0x1c0>
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <UART_SetConfig+0x1a8>
 8002a22:	2b40      	cmp	r3, #64	@ 0x40
 8002a24:	d006      	beq.n	8002a34 <UART_SetConfig+0x1b4>
 8002a26:	e00b      	b.n	8002a40 <UART_SetConfig+0x1c0>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	77fb      	strb	r3, [r7, #31]
 8002a2c:	e0cc      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	77fb      	strb	r3, [r7, #31]
 8002a32:	e0c9      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a34:	2304      	movs	r3, #4
 8002a36:	77fb      	strb	r3, [r7, #31]
 8002a38:	e0c6      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a3a:	2308      	movs	r3, #8
 8002a3c:	77fb      	strb	r3, [r7, #31]
 8002a3e:	e0c3      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a40:	2310      	movs	r3, #16
 8002a42:	77fb      	strb	r3, [r7, #31]
 8002a44:	e0c0      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a44      	ldr	r2, [pc, #272]	@ (8002b5c <UART_SetConfig+0x2dc>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d125      	bne.n	8002a9c <UART_SetConfig+0x21c>
 8002a50:	4b3e      	ldr	r3, [pc, #248]	@ (8002b4c <UART_SetConfig+0x2cc>)
 8002a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a5e:	d017      	beq.n	8002a90 <UART_SetConfig+0x210>
 8002a60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a64:	d817      	bhi.n	8002a96 <UART_SetConfig+0x216>
 8002a66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a6a:	d00b      	beq.n	8002a84 <UART_SetConfig+0x204>
 8002a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a70:	d811      	bhi.n	8002a96 <UART_SetConfig+0x216>
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <UART_SetConfig+0x1fe>
 8002a76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a7a:	d006      	beq.n	8002a8a <UART_SetConfig+0x20a>
 8002a7c:	e00b      	b.n	8002a96 <UART_SetConfig+0x216>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	77fb      	strb	r3, [r7, #31]
 8002a82:	e0a1      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a84:	2302      	movs	r3, #2
 8002a86:	77fb      	strb	r3, [r7, #31]
 8002a88:	e09e      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a8a:	2304      	movs	r3, #4
 8002a8c:	77fb      	strb	r3, [r7, #31]
 8002a8e:	e09b      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a90:	2308      	movs	r3, #8
 8002a92:	77fb      	strb	r3, [r7, #31]
 8002a94:	e098      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a96:	2310      	movs	r3, #16
 8002a98:	77fb      	strb	r3, [r7, #31]
 8002a9a:	e095      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a2f      	ldr	r2, [pc, #188]	@ (8002b60 <UART_SetConfig+0x2e0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d125      	bne.n	8002af2 <UART_SetConfig+0x272>
 8002aa6:	4b29      	ldr	r3, [pc, #164]	@ (8002b4c <UART_SetConfig+0x2cc>)
 8002aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ab0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002ab4:	d017      	beq.n	8002ae6 <UART_SetConfig+0x266>
 8002ab6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002aba:	d817      	bhi.n	8002aec <UART_SetConfig+0x26c>
 8002abc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ac0:	d00b      	beq.n	8002ada <UART_SetConfig+0x25a>
 8002ac2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ac6:	d811      	bhi.n	8002aec <UART_SetConfig+0x26c>
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <UART_SetConfig+0x254>
 8002acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ad0:	d006      	beq.n	8002ae0 <UART_SetConfig+0x260>
 8002ad2:	e00b      	b.n	8002aec <UART_SetConfig+0x26c>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	77fb      	strb	r3, [r7, #31]
 8002ad8:	e076      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002ada:	2302      	movs	r3, #2
 8002adc:	77fb      	strb	r3, [r7, #31]
 8002ade:	e073      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002ae0:	2304      	movs	r3, #4
 8002ae2:	77fb      	strb	r3, [r7, #31]
 8002ae4:	e070      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002ae6:	2308      	movs	r3, #8
 8002ae8:	77fb      	strb	r3, [r7, #31]
 8002aea:	e06d      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002aec:	2310      	movs	r3, #16
 8002aee:	77fb      	strb	r3, [r7, #31]
 8002af0:	e06a      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1b      	ldr	r2, [pc, #108]	@ (8002b64 <UART_SetConfig+0x2e4>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d138      	bne.n	8002b6e <UART_SetConfig+0x2ee>
 8002afc:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <UART_SetConfig+0x2cc>)
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b02:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002b06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b0a:	d017      	beq.n	8002b3c <UART_SetConfig+0x2bc>
 8002b0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b10:	d82a      	bhi.n	8002b68 <UART_SetConfig+0x2e8>
 8002b12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b16:	d00b      	beq.n	8002b30 <UART_SetConfig+0x2b0>
 8002b18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b1c:	d824      	bhi.n	8002b68 <UART_SetConfig+0x2e8>
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <UART_SetConfig+0x2aa>
 8002b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b26:	d006      	beq.n	8002b36 <UART_SetConfig+0x2b6>
 8002b28:	e01e      	b.n	8002b68 <UART_SetConfig+0x2e8>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	77fb      	strb	r3, [r7, #31]
 8002b2e:	e04b      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002b30:	2302      	movs	r3, #2
 8002b32:	77fb      	strb	r3, [r7, #31]
 8002b34:	e048      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002b36:	2304      	movs	r3, #4
 8002b38:	77fb      	strb	r3, [r7, #31]
 8002b3a:	e045      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002b3c:	2308      	movs	r3, #8
 8002b3e:	77fb      	strb	r3, [r7, #31]
 8002b40:	e042      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002b42:	bf00      	nop
 8002b44:	efff69f3 	.word	0xefff69f3
 8002b48:	40011000 	.word	0x40011000
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40004400 	.word	0x40004400
 8002b54:	40004800 	.word	0x40004800
 8002b58:	40004c00 	.word	0x40004c00
 8002b5c:	40005000 	.word	0x40005000
 8002b60:	40011400 	.word	0x40011400
 8002b64:	40007800 	.word	0x40007800
 8002b68:	2310      	movs	r3, #16
 8002b6a:	77fb      	strb	r3, [r7, #31]
 8002b6c:	e02c      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a72      	ldr	r2, [pc, #456]	@ (8002d3c <UART_SetConfig+0x4bc>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d125      	bne.n	8002bc4 <UART_SetConfig+0x344>
 8002b78:	4b71      	ldr	r3, [pc, #452]	@ (8002d40 <UART_SetConfig+0x4c0>)
 8002b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b7e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b82:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002b86:	d017      	beq.n	8002bb8 <UART_SetConfig+0x338>
 8002b88:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002b8c:	d817      	bhi.n	8002bbe <UART_SetConfig+0x33e>
 8002b8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b92:	d00b      	beq.n	8002bac <UART_SetConfig+0x32c>
 8002b94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b98:	d811      	bhi.n	8002bbe <UART_SetConfig+0x33e>
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <UART_SetConfig+0x326>
 8002b9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ba2:	d006      	beq.n	8002bb2 <UART_SetConfig+0x332>
 8002ba4:	e00b      	b.n	8002bbe <UART_SetConfig+0x33e>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	77fb      	strb	r3, [r7, #31]
 8002baa:	e00d      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002bac:	2302      	movs	r3, #2
 8002bae:	77fb      	strb	r3, [r7, #31]
 8002bb0:	e00a      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	77fb      	strb	r3, [r7, #31]
 8002bb6:	e007      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002bb8:	2308      	movs	r3, #8
 8002bba:	77fb      	strb	r3, [r7, #31]
 8002bbc:	e004      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002bbe:	2310      	movs	r3, #16
 8002bc0:	77fb      	strb	r3, [r7, #31]
 8002bc2:	e001      	b.n	8002bc8 <UART_SetConfig+0x348>
 8002bc4:	2310      	movs	r3, #16
 8002bc6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bd0:	d15b      	bne.n	8002c8a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002bd2:	7ffb      	ldrb	r3, [r7, #31]
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d828      	bhi.n	8002c2a <UART_SetConfig+0x3aa>
 8002bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8002be0 <UART_SetConfig+0x360>)
 8002bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bde:	bf00      	nop
 8002be0:	08002c05 	.word	0x08002c05
 8002be4:	08002c0d 	.word	0x08002c0d
 8002be8:	08002c15 	.word	0x08002c15
 8002bec:	08002c2b 	.word	0x08002c2b
 8002bf0:	08002c1b 	.word	0x08002c1b
 8002bf4:	08002c2b 	.word	0x08002c2b
 8002bf8:	08002c2b 	.word	0x08002c2b
 8002bfc:	08002c2b 	.word	0x08002c2b
 8002c00:	08002c23 	.word	0x08002c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c04:	f7ff f84c 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8002c08:	61b8      	str	r0, [r7, #24]
        break;
 8002c0a:	e013      	b.n	8002c34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c0c:	f7ff f85c 	bl	8001cc8 <HAL_RCC_GetPCLK2Freq>
 8002c10:	61b8      	str	r0, [r7, #24]
        break;
 8002c12:	e00f      	b.n	8002c34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c14:	4b4b      	ldr	r3, [pc, #300]	@ (8002d44 <UART_SetConfig+0x4c4>)
 8002c16:	61bb      	str	r3, [r7, #24]
        break;
 8002c18:	e00c      	b.n	8002c34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c1a:	f7fe ff6f 	bl	8001afc <HAL_RCC_GetSysClockFreq>
 8002c1e:	61b8      	str	r0, [r7, #24]
        break;
 8002c20:	e008      	b.n	8002c34 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c26:	61bb      	str	r3, [r7, #24]
        break;
 8002c28:	e004      	b.n	8002c34 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	77bb      	strb	r3, [r7, #30]
        break;
 8002c32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d074      	beq.n	8002d24 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	005a      	lsls	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	085b      	lsrs	r3, r3, #1
 8002c44:	441a      	add	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c4e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	2b0f      	cmp	r3, #15
 8002c54:	d916      	bls.n	8002c84 <UART_SetConfig+0x404>
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c5c:	d212      	bcs.n	8002c84 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	f023 030f 	bic.w	r3, r3, #15
 8002c66:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	085b      	lsrs	r3, r3, #1
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	89fb      	ldrh	r3, [r7, #14]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	89fa      	ldrh	r2, [r7, #14]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	e04f      	b.n	8002d24 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	77bb      	strb	r3, [r7, #30]
 8002c88:	e04c      	b.n	8002d24 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c8a:	7ffb      	ldrb	r3, [r7, #31]
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d828      	bhi.n	8002ce2 <UART_SetConfig+0x462>
 8002c90:	a201      	add	r2, pc, #4	@ (adr r2, 8002c98 <UART_SetConfig+0x418>)
 8002c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c96:	bf00      	nop
 8002c98:	08002cbd 	.word	0x08002cbd
 8002c9c:	08002cc5 	.word	0x08002cc5
 8002ca0:	08002ccd 	.word	0x08002ccd
 8002ca4:	08002ce3 	.word	0x08002ce3
 8002ca8:	08002cd3 	.word	0x08002cd3
 8002cac:	08002ce3 	.word	0x08002ce3
 8002cb0:	08002ce3 	.word	0x08002ce3
 8002cb4:	08002ce3 	.word	0x08002ce3
 8002cb8:	08002cdb 	.word	0x08002cdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cbc:	f7fe fff0 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8002cc0:	61b8      	str	r0, [r7, #24]
        break;
 8002cc2:	e013      	b.n	8002cec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cc4:	f7ff f800 	bl	8001cc8 <HAL_RCC_GetPCLK2Freq>
 8002cc8:	61b8      	str	r0, [r7, #24]
        break;
 8002cca:	e00f      	b.n	8002cec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d44 <UART_SetConfig+0x4c4>)
 8002cce:	61bb      	str	r3, [r7, #24]
        break;
 8002cd0:	e00c      	b.n	8002cec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cd2:	f7fe ff13 	bl	8001afc <HAL_RCC_GetSysClockFreq>
 8002cd6:	61b8      	str	r0, [r7, #24]
        break;
 8002cd8:	e008      	b.n	8002cec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cde:	61bb      	str	r3, [r7, #24]
        break;
 8002ce0:	e004      	b.n	8002cec <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	77bb      	strb	r3, [r7, #30]
        break;
 8002cea:	bf00      	nop
    }

    if (pclk != 0U)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d018      	beq.n	8002d24 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	085a      	lsrs	r2, r3, #1
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	441a      	add	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b0f      	cmp	r3, #15
 8002d0a:	d909      	bls.n	8002d20 <UART_SetConfig+0x4a0>
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d12:	d205      	bcs.n	8002d20 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	e001      	b.n	8002d24 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002d30:	7fbb      	ldrb	r3, [r7, #30]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3720      	adds	r7, #32
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40007c00 	.word	0x40007c00
 8002d40:	40023800 	.word	0x40023800
 8002d44:	00f42400 	.word	0x00f42400

08002d48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	f003 0308 	and.w	r3, r3, #8
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00a      	beq.n	8002d72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00a      	beq.n	8002d94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00a      	beq.n	8002db6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dba:	f003 0304 	and.w	r3, r3, #4
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00a      	beq.n	8002dd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	f003 0310 	and.w	r3, r3, #16
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d01a      	beq.n	8002e5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e46:	d10a      	bne.n	8002e5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	605a      	str	r2, [r3, #4]
  }
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b098      	sub	sp, #96	@ 0x60
 8002e90:	af02      	add	r7, sp, #8
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e9c:	f7fd ff7e 	bl	8000d9c <HAL_GetTick>
 8002ea0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d12e      	bne.n	8002f0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002eb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 f88c 	bl	8002fdc <UART_WaitOnFlagUntilTimeout>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d021      	beq.n	8002f0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ed2:	e853 3f00 	ldrex	r3, [r3]
 8002ed6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ede:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002eee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ef0:	e841 2300 	strex	r3, r2, [r1]
 8002ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1e6      	bne.n	8002eca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2220      	movs	r2, #32
 8002f00:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e062      	b.n	8002fd4 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b04      	cmp	r3, #4
 8002f1a:	d149      	bne.n	8002fb0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f24:	2200      	movs	r2, #0
 8002f26:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f856 	bl	8002fdc <UART_WaitOnFlagUntilTimeout>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d03c      	beq.n	8002fb0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3e:	e853 3f00 	ldrex	r3, [r3]
 8002f42:	623b      	str	r3, [r7, #32]
   return(result);
 8002f44:	6a3b      	ldr	r3, [r7, #32]
 8002f46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	461a      	mov	r2, r3
 8002f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f54:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f5c:	e841 2300 	strex	r3, r2, [r1]
 8002f60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1e6      	bne.n	8002f36 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	3308      	adds	r3, #8
 8002f6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	e853 3f00 	ldrex	r3, [r3]
 8002f76:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f023 0301 	bic.w	r3, r3, #1
 8002f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3308      	adds	r3, #8
 8002f86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f88:	61fa      	str	r2, [r7, #28]
 8002f8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f8c:	69b9      	ldr	r1, [r7, #24]
 8002f8e:	69fa      	ldr	r2, [r7, #28]
 8002f90:	e841 2300 	strex	r3, r2, [r1]
 8002f94:	617b      	str	r3, [r7, #20]
   return(result);
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1e5      	bne.n	8002f68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e011      	b.n	8002fd4 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3758      	adds	r7, #88	@ 0x58
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fec:	e04f      	b.n	800308e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d04b      	beq.n	800308e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff6:	f7fd fed1 	bl	8000d9c <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	429a      	cmp	r2, r3
 8003004:	d302      	bcc.n	800300c <UART_WaitOnFlagUntilTimeout+0x30>
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e04e      	b.n	80030ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0304 	and.w	r3, r3, #4
 800301a:	2b00      	cmp	r3, #0
 800301c:	d037      	beq.n	800308e <UART_WaitOnFlagUntilTimeout+0xb2>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b80      	cmp	r3, #128	@ 0x80
 8003022:	d034      	beq.n	800308e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b40      	cmp	r3, #64	@ 0x40
 8003028:	d031      	beq.n	800308e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f003 0308 	and.w	r3, r3, #8
 8003034:	2b08      	cmp	r3, #8
 8003036:	d110      	bne.n	800305a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2208      	movs	r2, #8
 800303e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 f838 	bl	80030b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2208      	movs	r2, #8
 800304a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e029      	b.n	80030ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003064:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003068:	d111      	bne.n	800308e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003072:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f81e 	bl	80030b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e00f      	b.n	80030ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	69da      	ldr	r2, [r3, #28]
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	4013      	ands	r3, r2
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	429a      	cmp	r2, r3
 800309c:	bf0c      	ite	eq
 800309e:	2301      	moveq	r3, #1
 80030a0:	2300      	movne	r3, #0
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	461a      	mov	r2, r3
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d0a0      	beq.n	8002fee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b095      	sub	sp, #84	@ 0x54
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030c6:	e853 3f00 	ldrex	r3, [r3]
 80030ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80030de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030e4:	e841 2300 	strex	r3, r2, [r1]
 80030e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1e6      	bne.n	80030be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	3308      	adds	r3, #8
 80030f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f8:	6a3b      	ldr	r3, [r7, #32]
 80030fa:	e853 3f00 	ldrex	r3, [r3]
 80030fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f023 0301 	bic.w	r3, r3, #1
 8003106:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3308      	adds	r3, #8
 800310e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003110:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003112:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003114:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003118:	e841 2300 	strex	r3, r2, [r1]
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1e5      	bne.n	80030f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003128:	2b01      	cmp	r3, #1
 800312a:	d118      	bne.n	800315e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	e853 3f00 	ldrex	r3, [r3]
 8003138:	60bb      	str	r3, [r7, #8]
   return(result);
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f023 0310 	bic.w	r3, r3, #16
 8003140:	647b      	str	r3, [r7, #68]	@ 0x44
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800314a:	61bb      	str	r3, [r7, #24]
 800314c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314e:	6979      	ldr	r1, [r7, #20]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	e841 2300 	strex	r3, r2, [r1]
 8003156:	613b      	str	r3, [r7, #16]
   return(result);
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1e6      	bne.n	800312c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2220      	movs	r2, #32
 8003162:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003172:	bf00      	nop
 8003174:	3754      	adds	r7, #84	@ 0x54
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
	...

08003180 <malloc>:
 8003180:	4b02      	ldr	r3, [pc, #8]	@ (800318c <malloc+0xc>)
 8003182:	4601      	mov	r1, r0
 8003184:	6818      	ldr	r0, [r3, #0]
 8003186:	f000 b82d 	b.w	80031e4 <_malloc_r>
 800318a:	bf00      	nop
 800318c:	2000000c 	.word	0x2000000c

08003190 <free>:
 8003190:	4b02      	ldr	r3, [pc, #8]	@ (800319c <free+0xc>)
 8003192:	4601      	mov	r1, r0
 8003194:	6818      	ldr	r0, [r3, #0]
 8003196:	f000 b92f 	b.w	80033f8 <_free_r>
 800319a:	bf00      	nop
 800319c:	2000000c 	.word	0x2000000c

080031a0 <sbrk_aligned>:
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	4e0f      	ldr	r6, [pc, #60]	@ (80031e0 <sbrk_aligned+0x40>)
 80031a4:	460c      	mov	r4, r1
 80031a6:	6831      	ldr	r1, [r6, #0]
 80031a8:	4605      	mov	r5, r0
 80031aa:	b911      	cbnz	r1, 80031b2 <sbrk_aligned+0x12>
 80031ac:	f000 f8e8 	bl	8003380 <_sbrk_r>
 80031b0:	6030      	str	r0, [r6, #0]
 80031b2:	4621      	mov	r1, r4
 80031b4:	4628      	mov	r0, r5
 80031b6:	f000 f8e3 	bl	8003380 <_sbrk_r>
 80031ba:	1c43      	adds	r3, r0, #1
 80031bc:	d103      	bne.n	80031c6 <sbrk_aligned+0x26>
 80031be:	f04f 34ff 	mov.w	r4, #4294967295
 80031c2:	4620      	mov	r0, r4
 80031c4:	bd70      	pop	{r4, r5, r6, pc}
 80031c6:	1cc4      	adds	r4, r0, #3
 80031c8:	f024 0403 	bic.w	r4, r4, #3
 80031cc:	42a0      	cmp	r0, r4
 80031ce:	d0f8      	beq.n	80031c2 <sbrk_aligned+0x22>
 80031d0:	1a21      	subs	r1, r4, r0
 80031d2:	4628      	mov	r0, r5
 80031d4:	f000 f8d4 	bl	8003380 <_sbrk_r>
 80031d8:	3001      	adds	r0, #1
 80031da:	d1f2      	bne.n	80031c2 <sbrk_aligned+0x22>
 80031dc:	e7ef      	b.n	80031be <sbrk_aligned+0x1e>
 80031de:	bf00      	nop
 80031e0:	20000190 	.word	0x20000190

080031e4 <_malloc_r>:
 80031e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031e8:	1ccd      	adds	r5, r1, #3
 80031ea:	f025 0503 	bic.w	r5, r5, #3
 80031ee:	3508      	adds	r5, #8
 80031f0:	2d0c      	cmp	r5, #12
 80031f2:	bf38      	it	cc
 80031f4:	250c      	movcc	r5, #12
 80031f6:	2d00      	cmp	r5, #0
 80031f8:	4606      	mov	r6, r0
 80031fa:	db01      	blt.n	8003200 <_malloc_r+0x1c>
 80031fc:	42a9      	cmp	r1, r5
 80031fe:	d904      	bls.n	800320a <_malloc_r+0x26>
 8003200:	230c      	movs	r3, #12
 8003202:	6033      	str	r3, [r6, #0]
 8003204:	2000      	movs	r0, #0
 8003206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800320a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80032e0 <_malloc_r+0xfc>
 800320e:	f000 f869 	bl	80032e4 <__malloc_lock>
 8003212:	f8d8 3000 	ldr.w	r3, [r8]
 8003216:	461c      	mov	r4, r3
 8003218:	bb44      	cbnz	r4, 800326c <_malloc_r+0x88>
 800321a:	4629      	mov	r1, r5
 800321c:	4630      	mov	r0, r6
 800321e:	f7ff ffbf 	bl	80031a0 <sbrk_aligned>
 8003222:	1c43      	adds	r3, r0, #1
 8003224:	4604      	mov	r4, r0
 8003226:	d158      	bne.n	80032da <_malloc_r+0xf6>
 8003228:	f8d8 4000 	ldr.w	r4, [r8]
 800322c:	4627      	mov	r7, r4
 800322e:	2f00      	cmp	r7, #0
 8003230:	d143      	bne.n	80032ba <_malloc_r+0xd6>
 8003232:	2c00      	cmp	r4, #0
 8003234:	d04b      	beq.n	80032ce <_malloc_r+0xea>
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	4639      	mov	r1, r7
 800323a:	4630      	mov	r0, r6
 800323c:	eb04 0903 	add.w	r9, r4, r3
 8003240:	f000 f89e 	bl	8003380 <_sbrk_r>
 8003244:	4581      	cmp	r9, r0
 8003246:	d142      	bne.n	80032ce <_malloc_r+0xea>
 8003248:	6821      	ldr	r1, [r4, #0]
 800324a:	1a6d      	subs	r5, r5, r1
 800324c:	4629      	mov	r1, r5
 800324e:	4630      	mov	r0, r6
 8003250:	f7ff ffa6 	bl	80031a0 <sbrk_aligned>
 8003254:	3001      	adds	r0, #1
 8003256:	d03a      	beq.n	80032ce <_malloc_r+0xea>
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	442b      	add	r3, r5
 800325c:	6023      	str	r3, [r4, #0]
 800325e:	f8d8 3000 	ldr.w	r3, [r8]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	bb62      	cbnz	r2, 80032c0 <_malloc_r+0xdc>
 8003266:	f8c8 7000 	str.w	r7, [r8]
 800326a:	e00f      	b.n	800328c <_malloc_r+0xa8>
 800326c:	6822      	ldr	r2, [r4, #0]
 800326e:	1b52      	subs	r2, r2, r5
 8003270:	d420      	bmi.n	80032b4 <_malloc_r+0xd0>
 8003272:	2a0b      	cmp	r2, #11
 8003274:	d917      	bls.n	80032a6 <_malloc_r+0xc2>
 8003276:	1961      	adds	r1, r4, r5
 8003278:	42a3      	cmp	r3, r4
 800327a:	6025      	str	r5, [r4, #0]
 800327c:	bf18      	it	ne
 800327e:	6059      	strne	r1, [r3, #4]
 8003280:	6863      	ldr	r3, [r4, #4]
 8003282:	bf08      	it	eq
 8003284:	f8c8 1000 	streq.w	r1, [r8]
 8003288:	5162      	str	r2, [r4, r5]
 800328a:	604b      	str	r3, [r1, #4]
 800328c:	4630      	mov	r0, r6
 800328e:	f000 f82f 	bl	80032f0 <__malloc_unlock>
 8003292:	f104 000b 	add.w	r0, r4, #11
 8003296:	1d23      	adds	r3, r4, #4
 8003298:	f020 0007 	bic.w	r0, r0, #7
 800329c:	1ac2      	subs	r2, r0, r3
 800329e:	bf1c      	itt	ne
 80032a0:	1a1b      	subne	r3, r3, r0
 80032a2:	50a3      	strne	r3, [r4, r2]
 80032a4:	e7af      	b.n	8003206 <_malloc_r+0x22>
 80032a6:	6862      	ldr	r2, [r4, #4]
 80032a8:	42a3      	cmp	r3, r4
 80032aa:	bf0c      	ite	eq
 80032ac:	f8c8 2000 	streq.w	r2, [r8]
 80032b0:	605a      	strne	r2, [r3, #4]
 80032b2:	e7eb      	b.n	800328c <_malloc_r+0xa8>
 80032b4:	4623      	mov	r3, r4
 80032b6:	6864      	ldr	r4, [r4, #4]
 80032b8:	e7ae      	b.n	8003218 <_malloc_r+0x34>
 80032ba:	463c      	mov	r4, r7
 80032bc:	687f      	ldr	r7, [r7, #4]
 80032be:	e7b6      	b.n	800322e <_malloc_r+0x4a>
 80032c0:	461a      	mov	r2, r3
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	42a3      	cmp	r3, r4
 80032c6:	d1fb      	bne.n	80032c0 <_malloc_r+0xdc>
 80032c8:	2300      	movs	r3, #0
 80032ca:	6053      	str	r3, [r2, #4]
 80032cc:	e7de      	b.n	800328c <_malloc_r+0xa8>
 80032ce:	230c      	movs	r3, #12
 80032d0:	6033      	str	r3, [r6, #0]
 80032d2:	4630      	mov	r0, r6
 80032d4:	f000 f80c 	bl	80032f0 <__malloc_unlock>
 80032d8:	e794      	b.n	8003204 <_malloc_r+0x20>
 80032da:	6005      	str	r5, [r0, #0]
 80032dc:	e7d6      	b.n	800328c <_malloc_r+0xa8>
 80032de:	bf00      	nop
 80032e0:	20000194 	.word	0x20000194

080032e4 <__malloc_lock>:
 80032e4:	4801      	ldr	r0, [pc, #4]	@ (80032ec <__malloc_lock+0x8>)
 80032e6:	f000 b885 	b.w	80033f4 <__retarget_lock_acquire_recursive>
 80032ea:	bf00      	nop
 80032ec:	200002d4 	.word	0x200002d4

080032f0 <__malloc_unlock>:
 80032f0:	4801      	ldr	r0, [pc, #4]	@ (80032f8 <__malloc_unlock+0x8>)
 80032f2:	f000 b880 	b.w	80033f6 <__retarget_lock_release_recursive>
 80032f6:	bf00      	nop
 80032f8:	200002d4 	.word	0x200002d4

080032fc <_vsniprintf_r>:
 80032fc:	b530      	push	{r4, r5, lr}
 80032fe:	4614      	mov	r4, r2
 8003300:	2c00      	cmp	r4, #0
 8003302:	b09b      	sub	sp, #108	@ 0x6c
 8003304:	4605      	mov	r5, r0
 8003306:	461a      	mov	r2, r3
 8003308:	da05      	bge.n	8003316 <_vsniprintf_r+0x1a>
 800330a:	238b      	movs	r3, #139	@ 0x8b
 800330c:	6003      	str	r3, [r0, #0]
 800330e:	f04f 30ff 	mov.w	r0, #4294967295
 8003312:	b01b      	add	sp, #108	@ 0x6c
 8003314:	bd30      	pop	{r4, r5, pc}
 8003316:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800331a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800331e:	bf14      	ite	ne
 8003320:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003324:	4623      	moveq	r3, r4
 8003326:	9302      	str	r3, [sp, #8]
 8003328:	9305      	str	r3, [sp, #20]
 800332a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800332e:	9100      	str	r1, [sp, #0]
 8003330:	9104      	str	r1, [sp, #16]
 8003332:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003336:	4669      	mov	r1, sp
 8003338:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800333a:	f000 f903 	bl	8003544 <_svfiprintf_r>
 800333e:	1c43      	adds	r3, r0, #1
 8003340:	bfbc      	itt	lt
 8003342:	238b      	movlt	r3, #139	@ 0x8b
 8003344:	602b      	strlt	r3, [r5, #0]
 8003346:	2c00      	cmp	r4, #0
 8003348:	d0e3      	beq.n	8003312 <_vsniprintf_r+0x16>
 800334a:	9b00      	ldr	r3, [sp, #0]
 800334c:	2200      	movs	r2, #0
 800334e:	701a      	strb	r2, [r3, #0]
 8003350:	e7df      	b.n	8003312 <_vsniprintf_r+0x16>
	...

08003354 <vsniprintf>:
 8003354:	b507      	push	{r0, r1, r2, lr}
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	4613      	mov	r3, r2
 800335a:	460a      	mov	r2, r1
 800335c:	4601      	mov	r1, r0
 800335e:	4803      	ldr	r0, [pc, #12]	@ (800336c <vsniprintf+0x18>)
 8003360:	6800      	ldr	r0, [r0, #0]
 8003362:	f7ff ffcb 	bl	80032fc <_vsniprintf_r>
 8003366:	b003      	add	sp, #12
 8003368:	f85d fb04 	ldr.w	pc, [sp], #4
 800336c:	2000000c 	.word	0x2000000c

08003370 <memset>:
 8003370:	4402      	add	r2, r0
 8003372:	4603      	mov	r3, r0
 8003374:	4293      	cmp	r3, r2
 8003376:	d100      	bne.n	800337a <memset+0xa>
 8003378:	4770      	bx	lr
 800337a:	f803 1b01 	strb.w	r1, [r3], #1
 800337e:	e7f9      	b.n	8003374 <memset+0x4>

08003380 <_sbrk_r>:
 8003380:	b538      	push	{r3, r4, r5, lr}
 8003382:	4d06      	ldr	r5, [pc, #24]	@ (800339c <_sbrk_r+0x1c>)
 8003384:	2300      	movs	r3, #0
 8003386:	4604      	mov	r4, r0
 8003388:	4608      	mov	r0, r1
 800338a:	602b      	str	r3, [r5, #0]
 800338c:	f7fd fc44 	bl	8000c18 <_sbrk>
 8003390:	1c43      	adds	r3, r0, #1
 8003392:	d102      	bne.n	800339a <_sbrk_r+0x1a>
 8003394:	682b      	ldr	r3, [r5, #0]
 8003396:	b103      	cbz	r3, 800339a <_sbrk_r+0x1a>
 8003398:	6023      	str	r3, [r4, #0]
 800339a:	bd38      	pop	{r3, r4, r5, pc}
 800339c:	200002d0 	.word	0x200002d0

080033a0 <__errno>:
 80033a0:	4b01      	ldr	r3, [pc, #4]	@ (80033a8 <__errno+0x8>)
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	2000000c 	.word	0x2000000c

080033ac <__libc_init_array>:
 80033ac:	b570      	push	{r4, r5, r6, lr}
 80033ae:	4d0d      	ldr	r5, [pc, #52]	@ (80033e4 <__libc_init_array+0x38>)
 80033b0:	4c0d      	ldr	r4, [pc, #52]	@ (80033e8 <__libc_init_array+0x3c>)
 80033b2:	1b64      	subs	r4, r4, r5
 80033b4:	10a4      	asrs	r4, r4, #2
 80033b6:	2600      	movs	r6, #0
 80033b8:	42a6      	cmp	r6, r4
 80033ba:	d109      	bne.n	80033d0 <__libc_init_array+0x24>
 80033bc:	4d0b      	ldr	r5, [pc, #44]	@ (80033ec <__libc_init_array+0x40>)
 80033be:	4c0c      	ldr	r4, [pc, #48]	@ (80033f0 <__libc_init_array+0x44>)
 80033c0:	f000 fba8 	bl	8003b14 <_init>
 80033c4:	1b64      	subs	r4, r4, r5
 80033c6:	10a4      	asrs	r4, r4, #2
 80033c8:	2600      	movs	r6, #0
 80033ca:	42a6      	cmp	r6, r4
 80033cc:	d105      	bne.n	80033da <__libc_init_array+0x2e>
 80033ce:	bd70      	pop	{r4, r5, r6, pc}
 80033d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80033d4:	4798      	blx	r3
 80033d6:	3601      	adds	r6, #1
 80033d8:	e7ee      	b.n	80033b8 <__libc_init_array+0xc>
 80033da:	f855 3b04 	ldr.w	r3, [r5], #4
 80033de:	4798      	blx	r3
 80033e0:	3601      	adds	r6, #1
 80033e2:	e7f2      	b.n	80033ca <__libc_init_array+0x1e>
 80033e4:	08003c7c 	.word	0x08003c7c
 80033e8:	08003c7c 	.word	0x08003c7c
 80033ec:	08003c7c 	.word	0x08003c7c
 80033f0:	08003c80 	.word	0x08003c80

080033f4 <__retarget_lock_acquire_recursive>:
 80033f4:	4770      	bx	lr

080033f6 <__retarget_lock_release_recursive>:
 80033f6:	4770      	bx	lr

080033f8 <_free_r>:
 80033f8:	b538      	push	{r3, r4, r5, lr}
 80033fa:	4605      	mov	r5, r0
 80033fc:	2900      	cmp	r1, #0
 80033fe:	d041      	beq.n	8003484 <_free_r+0x8c>
 8003400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003404:	1f0c      	subs	r4, r1, #4
 8003406:	2b00      	cmp	r3, #0
 8003408:	bfb8      	it	lt
 800340a:	18e4      	addlt	r4, r4, r3
 800340c:	f7ff ff6a 	bl	80032e4 <__malloc_lock>
 8003410:	4a1d      	ldr	r2, [pc, #116]	@ (8003488 <_free_r+0x90>)
 8003412:	6813      	ldr	r3, [r2, #0]
 8003414:	b933      	cbnz	r3, 8003424 <_free_r+0x2c>
 8003416:	6063      	str	r3, [r4, #4]
 8003418:	6014      	str	r4, [r2, #0]
 800341a:	4628      	mov	r0, r5
 800341c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003420:	f7ff bf66 	b.w	80032f0 <__malloc_unlock>
 8003424:	42a3      	cmp	r3, r4
 8003426:	d908      	bls.n	800343a <_free_r+0x42>
 8003428:	6820      	ldr	r0, [r4, #0]
 800342a:	1821      	adds	r1, r4, r0
 800342c:	428b      	cmp	r3, r1
 800342e:	bf01      	itttt	eq
 8003430:	6819      	ldreq	r1, [r3, #0]
 8003432:	685b      	ldreq	r3, [r3, #4]
 8003434:	1809      	addeq	r1, r1, r0
 8003436:	6021      	streq	r1, [r4, #0]
 8003438:	e7ed      	b.n	8003416 <_free_r+0x1e>
 800343a:	461a      	mov	r2, r3
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	b10b      	cbz	r3, 8003444 <_free_r+0x4c>
 8003440:	42a3      	cmp	r3, r4
 8003442:	d9fa      	bls.n	800343a <_free_r+0x42>
 8003444:	6811      	ldr	r1, [r2, #0]
 8003446:	1850      	adds	r0, r2, r1
 8003448:	42a0      	cmp	r0, r4
 800344a:	d10b      	bne.n	8003464 <_free_r+0x6c>
 800344c:	6820      	ldr	r0, [r4, #0]
 800344e:	4401      	add	r1, r0
 8003450:	1850      	adds	r0, r2, r1
 8003452:	4283      	cmp	r3, r0
 8003454:	6011      	str	r1, [r2, #0]
 8003456:	d1e0      	bne.n	800341a <_free_r+0x22>
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	6053      	str	r3, [r2, #4]
 800345e:	4408      	add	r0, r1
 8003460:	6010      	str	r0, [r2, #0]
 8003462:	e7da      	b.n	800341a <_free_r+0x22>
 8003464:	d902      	bls.n	800346c <_free_r+0x74>
 8003466:	230c      	movs	r3, #12
 8003468:	602b      	str	r3, [r5, #0]
 800346a:	e7d6      	b.n	800341a <_free_r+0x22>
 800346c:	6820      	ldr	r0, [r4, #0]
 800346e:	1821      	adds	r1, r4, r0
 8003470:	428b      	cmp	r3, r1
 8003472:	bf04      	itt	eq
 8003474:	6819      	ldreq	r1, [r3, #0]
 8003476:	685b      	ldreq	r3, [r3, #4]
 8003478:	6063      	str	r3, [r4, #4]
 800347a:	bf04      	itt	eq
 800347c:	1809      	addeq	r1, r1, r0
 800347e:	6021      	streq	r1, [r4, #0]
 8003480:	6054      	str	r4, [r2, #4]
 8003482:	e7ca      	b.n	800341a <_free_r+0x22>
 8003484:	bd38      	pop	{r3, r4, r5, pc}
 8003486:	bf00      	nop
 8003488:	20000194 	.word	0x20000194

0800348c <__ssputs_r>:
 800348c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003490:	688e      	ldr	r6, [r1, #8]
 8003492:	461f      	mov	r7, r3
 8003494:	42be      	cmp	r6, r7
 8003496:	680b      	ldr	r3, [r1, #0]
 8003498:	4682      	mov	sl, r0
 800349a:	460c      	mov	r4, r1
 800349c:	4690      	mov	r8, r2
 800349e:	d82d      	bhi.n	80034fc <__ssputs_r+0x70>
 80034a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80034a8:	d026      	beq.n	80034f8 <__ssputs_r+0x6c>
 80034aa:	6965      	ldr	r5, [r4, #20]
 80034ac:	6909      	ldr	r1, [r1, #16]
 80034ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034b2:	eba3 0901 	sub.w	r9, r3, r1
 80034b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80034ba:	1c7b      	adds	r3, r7, #1
 80034bc:	444b      	add	r3, r9
 80034be:	106d      	asrs	r5, r5, #1
 80034c0:	429d      	cmp	r5, r3
 80034c2:	bf38      	it	cc
 80034c4:	461d      	movcc	r5, r3
 80034c6:	0553      	lsls	r3, r2, #21
 80034c8:	d527      	bpl.n	800351a <__ssputs_r+0x8e>
 80034ca:	4629      	mov	r1, r5
 80034cc:	f7ff fe8a 	bl	80031e4 <_malloc_r>
 80034d0:	4606      	mov	r6, r0
 80034d2:	b360      	cbz	r0, 800352e <__ssputs_r+0xa2>
 80034d4:	6921      	ldr	r1, [r4, #16]
 80034d6:	464a      	mov	r2, r9
 80034d8:	f000 fad8 	bl	8003a8c <memcpy>
 80034dc:	89a3      	ldrh	r3, [r4, #12]
 80034de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80034e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034e6:	81a3      	strh	r3, [r4, #12]
 80034e8:	6126      	str	r6, [r4, #16]
 80034ea:	6165      	str	r5, [r4, #20]
 80034ec:	444e      	add	r6, r9
 80034ee:	eba5 0509 	sub.w	r5, r5, r9
 80034f2:	6026      	str	r6, [r4, #0]
 80034f4:	60a5      	str	r5, [r4, #8]
 80034f6:	463e      	mov	r6, r7
 80034f8:	42be      	cmp	r6, r7
 80034fa:	d900      	bls.n	80034fe <__ssputs_r+0x72>
 80034fc:	463e      	mov	r6, r7
 80034fe:	6820      	ldr	r0, [r4, #0]
 8003500:	4632      	mov	r2, r6
 8003502:	4641      	mov	r1, r8
 8003504:	f000 faa8 	bl	8003a58 <memmove>
 8003508:	68a3      	ldr	r3, [r4, #8]
 800350a:	1b9b      	subs	r3, r3, r6
 800350c:	60a3      	str	r3, [r4, #8]
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	4433      	add	r3, r6
 8003512:	6023      	str	r3, [r4, #0]
 8003514:	2000      	movs	r0, #0
 8003516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800351a:	462a      	mov	r2, r5
 800351c:	f000 fac4 	bl	8003aa8 <_realloc_r>
 8003520:	4606      	mov	r6, r0
 8003522:	2800      	cmp	r0, #0
 8003524:	d1e0      	bne.n	80034e8 <__ssputs_r+0x5c>
 8003526:	6921      	ldr	r1, [r4, #16]
 8003528:	4650      	mov	r0, sl
 800352a:	f7ff ff65 	bl	80033f8 <_free_r>
 800352e:	230c      	movs	r3, #12
 8003530:	f8ca 3000 	str.w	r3, [sl]
 8003534:	89a3      	ldrh	r3, [r4, #12]
 8003536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800353a:	81a3      	strh	r3, [r4, #12]
 800353c:	f04f 30ff 	mov.w	r0, #4294967295
 8003540:	e7e9      	b.n	8003516 <__ssputs_r+0x8a>
	...

08003544 <_svfiprintf_r>:
 8003544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003548:	4698      	mov	r8, r3
 800354a:	898b      	ldrh	r3, [r1, #12]
 800354c:	061b      	lsls	r3, r3, #24
 800354e:	b09d      	sub	sp, #116	@ 0x74
 8003550:	4607      	mov	r7, r0
 8003552:	460d      	mov	r5, r1
 8003554:	4614      	mov	r4, r2
 8003556:	d510      	bpl.n	800357a <_svfiprintf_r+0x36>
 8003558:	690b      	ldr	r3, [r1, #16]
 800355a:	b973      	cbnz	r3, 800357a <_svfiprintf_r+0x36>
 800355c:	2140      	movs	r1, #64	@ 0x40
 800355e:	f7ff fe41 	bl	80031e4 <_malloc_r>
 8003562:	6028      	str	r0, [r5, #0]
 8003564:	6128      	str	r0, [r5, #16]
 8003566:	b930      	cbnz	r0, 8003576 <_svfiprintf_r+0x32>
 8003568:	230c      	movs	r3, #12
 800356a:	603b      	str	r3, [r7, #0]
 800356c:	f04f 30ff 	mov.w	r0, #4294967295
 8003570:	b01d      	add	sp, #116	@ 0x74
 8003572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003576:	2340      	movs	r3, #64	@ 0x40
 8003578:	616b      	str	r3, [r5, #20]
 800357a:	2300      	movs	r3, #0
 800357c:	9309      	str	r3, [sp, #36]	@ 0x24
 800357e:	2320      	movs	r3, #32
 8003580:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003584:	f8cd 800c 	str.w	r8, [sp, #12]
 8003588:	2330      	movs	r3, #48	@ 0x30
 800358a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003728 <_svfiprintf_r+0x1e4>
 800358e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003592:	f04f 0901 	mov.w	r9, #1
 8003596:	4623      	mov	r3, r4
 8003598:	469a      	mov	sl, r3
 800359a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800359e:	b10a      	cbz	r2, 80035a4 <_svfiprintf_r+0x60>
 80035a0:	2a25      	cmp	r2, #37	@ 0x25
 80035a2:	d1f9      	bne.n	8003598 <_svfiprintf_r+0x54>
 80035a4:	ebba 0b04 	subs.w	fp, sl, r4
 80035a8:	d00b      	beq.n	80035c2 <_svfiprintf_r+0x7e>
 80035aa:	465b      	mov	r3, fp
 80035ac:	4622      	mov	r2, r4
 80035ae:	4629      	mov	r1, r5
 80035b0:	4638      	mov	r0, r7
 80035b2:	f7ff ff6b 	bl	800348c <__ssputs_r>
 80035b6:	3001      	adds	r0, #1
 80035b8:	f000 80a7 	beq.w	800370a <_svfiprintf_r+0x1c6>
 80035bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035be:	445a      	add	r2, fp
 80035c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80035c2:	f89a 3000 	ldrb.w	r3, [sl]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 809f 	beq.w	800370a <_svfiprintf_r+0x1c6>
 80035cc:	2300      	movs	r3, #0
 80035ce:	f04f 32ff 	mov.w	r2, #4294967295
 80035d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80035d6:	f10a 0a01 	add.w	sl, sl, #1
 80035da:	9304      	str	r3, [sp, #16]
 80035dc:	9307      	str	r3, [sp, #28]
 80035de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80035e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80035e4:	4654      	mov	r4, sl
 80035e6:	2205      	movs	r2, #5
 80035e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035ec:	484e      	ldr	r0, [pc, #312]	@ (8003728 <_svfiprintf_r+0x1e4>)
 80035ee:	f7fc fe2f 	bl	8000250 <memchr>
 80035f2:	9a04      	ldr	r2, [sp, #16]
 80035f4:	b9d8      	cbnz	r0, 800362e <_svfiprintf_r+0xea>
 80035f6:	06d0      	lsls	r0, r2, #27
 80035f8:	bf44      	itt	mi
 80035fa:	2320      	movmi	r3, #32
 80035fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003600:	0711      	lsls	r1, r2, #28
 8003602:	bf44      	itt	mi
 8003604:	232b      	movmi	r3, #43	@ 0x2b
 8003606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800360a:	f89a 3000 	ldrb.w	r3, [sl]
 800360e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003610:	d015      	beq.n	800363e <_svfiprintf_r+0xfa>
 8003612:	9a07      	ldr	r2, [sp, #28]
 8003614:	4654      	mov	r4, sl
 8003616:	2000      	movs	r0, #0
 8003618:	f04f 0c0a 	mov.w	ip, #10
 800361c:	4621      	mov	r1, r4
 800361e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003622:	3b30      	subs	r3, #48	@ 0x30
 8003624:	2b09      	cmp	r3, #9
 8003626:	d94b      	bls.n	80036c0 <_svfiprintf_r+0x17c>
 8003628:	b1b0      	cbz	r0, 8003658 <_svfiprintf_r+0x114>
 800362a:	9207      	str	r2, [sp, #28]
 800362c:	e014      	b.n	8003658 <_svfiprintf_r+0x114>
 800362e:	eba0 0308 	sub.w	r3, r0, r8
 8003632:	fa09 f303 	lsl.w	r3, r9, r3
 8003636:	4313      	orrs	r3, r2
 8003638:	9304      	str	r3, [sp, #16]
 800363a:	46a2      	mov	sl, r4
 800363c:	e7d2      	b.n	80035e4 <_svfiprintf_r+0xa0>
 800363e:	9b03      	ldr	r3, [sp, #12]
 8003640:	1d19      	adds	r1, r3, #4
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	9103      	str	r1, [sp, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	bfbb      	ittet	lt
 800364a:	425b      	neglt	r3, r3
 800364c:	f042 0202 	orrlt.w	r2, r2, #2
 8003650:	9307      	strge	r3, [sp, #28]
 8003652:	9307      	strlt	r3, [sp, #28]
 8003654:	bfb8      	it	lt
 8003656:	9204      	strlt	r2, [sp, #16]
 8003658:	7823      	ldrb	r3, [r4, #0]
 800365a:	2b2e      	cmp	r3, #46	@ 0x2e
 800365c:	d10a      	bne.n	8003674 <_svfiprintf_r+0x130>
 800365e:	7863      	ldrb	r3, [r4, #1]
 8003660:	2b2a      	cmp	r3, #42	@ 0x2a
 8003662:	d132      	bne.n	80036ca <_svfiprintf_r+0x186>
 8003664:	9b03      	ldr	r3, [sp, #12]
 8003666:	1d1a      	adds	r2, r3, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	9203      	str	r2, [sp, #12]
 800366c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003670:	3402      	adds	r4, #2
 8003672:	9305      	str	r3, [sp, #20]
 8003674:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003738 <_svfiprintf_r+0x1f4>
 8003678:	7821      	ldrb	r1, [r4, #0]
 800367a:	2203      	movs	r2, #3
 800367c:	4650      	mov	r0, sl
 800367e:	f7fc fde7 	bl	8000250 <memchr>
 8003682:	b138      	cbz	r0, 8003694 <_svfiprintf_r+0x150>
 8003684:	9b04      	ldr	r3, [sp, #16]
 8003686:	eba0 000a 	sub.w	r0, r0, sl
 800368a:	2240      	movs	r2, #64	@ 0x40
 800368c:	4082      	lsls	r2, r0
 800368e:	4313      	orrs	r3, r2
 8003690:	3401      	adds	r4, #1
 8003692:	9304      	str	r3, [sp, #16]
 8003694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003698:	4824      	ldr	r0, [pc, #144]	@ (800372c <_svfiprintf_r+0x1e8>)
 800369a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800369e:	2206      	movs	r2, #6
 80036a0:	f7fc fdd6 	bl	8000250 <memchr>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d036      	beq.n	8003716 <_svfiprintf_r+0x1d2>
 80036a8:	4b21      	ldr	r3, [pc, #132]	@ (8003730 <_svfiprintf_r+0x1ec>)
 80036aa:	bb1b      	cbnz	r3, 80036f4 <_svfiprintf_r+0x1b0>
 80036ac:	9b03      	ldr	r3, [sp, #12]
 80036ae:	3307      	adds	r3, #7
 80036b0:	f023 0307 	bic.w	r3, r3, #7
 80036b4:	3308      	adds	r3, #8
 80036b6:	9303      	str	r3, [sp, #12]
 80036b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036ba:	4433      	add	r3, r6
 80036bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80036be:	e76a      	b.n	8003596 <_svfiprintf_r+0x52>
 80036c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80036c4:	460c      	mov	r4, r1
 80036c6:	2001      	movs	r0, #1
 80036c8:	e7a8      	b.n	800361c <_svfiprintf_r+0xd8>
 80036ca:	2300      	movs	r3, #0
 80036cc:	3401      	adds	r4, #1
 80036ce:	9305      	str	r3, [sp, #20]
 80036d0:	4619      	mov	r1, r3
 80036d2:	f04f 0c0a 	mov.w	ip, #10
 80036d6:	4620      	mov	r0, r4
 80036d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036dc:	3a30      	subs	r2, #48	@ 0x30
 80036de:	2a09      	cmp	r2, #9
 80036e0:	d903      	bls.n	80036ea <_svfiprintf_r+0x1a6>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0c6      	beq.n	8003674 <_svfiprintf_r+0x130>
 80036e6:	9105      	str	r1, [sp, #20]
 80036e8:	e7c4      	b.n	8003674 <_svfiprintf_r+0x130>
 80036ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80036ee:	4604      	mov	r4, r0
 80036f0:	2301      	movs	r3, #1
 80036f2:	e7f0      	b.n	80036d6 <_svfiprintf_r+0x192>
 80036f4:	ab03      	add	r3, sp, #12
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	462a      	mov	r2, r5
 80036fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <_svfiprintf_r+0x1f0>)
 80036fc:	a904      	add	r1, sp, #16
 80036fe:	4638      	mov	r0, r7
 8003700:	f3af 8000 	nop.w
 8003704:	1c42      	adds	r2, r0, #1
 8003706:	4606      	mov	r6, r0
 8003708:	d1d6      	bne.n	80036b8 <_svfiprintf_r+0x174>
 800370a:	89ab      	ldrh	r3, [r5, #12]
 800370c:	065b      	lsls	r3, r3, #25
 800370e:	f53f af2d 	bmi.w	800356c <_svfiprintf_r+0x28>
 8003712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003714:	e72c      	b.n	8003570 <_svfiprintf_r+0x2c>
 8003716:	ab03      	add	r3, sp, #12
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	462a      	mov	r2, r5
 800371c:	4b05      	ldr	r3, [pc, #20]	@ (8003734 <_svfiprintf_r+0x1f0>)
 800371e:	a904      	add	r1, sp, #16
 8003720:	4638      	mov	r0, r7
 8003722:	f000 f879 	bl	8003818 <_printf_i>
 8003726:	e7ed      	b.n	8003704 <_svfiprintf_r+0x1c0>
 8003728:	08003c40 	.word	0x08003c40
 800372c:	08003c4a 	.word	0x08003c4a
 8003730:	00000000 	.word	0x00000000
 8003734:	0800348d 	.word	0x0800348d
 8003738:	08003c46 	.word	0x08003c46

0800373c <_printf_common>:
 800373c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003740:	4616      	mov	r6, r2
 8003742:	4698      	mov	r8, r3
 8003744:	688a      	ldr	r2, [r1, #8]
 8003746:	690b      	ldr	r3, [r1, #16]
 8003748:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800374c:	4293      	cmp	r3, r2
 800374e:	bfb8      	it	lt
 8003750:	4613      	movlt	r3, r2
 8003752:	6033      	str	r3, [r6, #0]
 8003754:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003758:	4607      	mov	r7, r0
 800375a:	460c      	mov	r4, r1
 800375c:	b10a      	cbz	r2, 8003762 <_printf_common+0x26>
 800375e:	3301      	adds	r3, #1
 8003760:	6033      	str	r3, [r6, #0]
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	0699      	lsls	r1, r3, #26
 8003766:	bf42      	ittt	mi
 8003768:	6833      	ldrmi	r3, [r6, #0]
 800376a:	3302      	addmi	r3, #2
 800376c:	6033      	strmi	r3, [r6, #0]
 800376e:	6825      	ldr	r5, [r4, #0]
 8003770:	f015 0506 	ands.w	r5, r5, #6
 8003774:	d106      	bne.n	8003784 <_printf_common+0x48>
 8003776:	f104 0a19 	add.w	sl, r4, #25
 800377a:	68e3      	ldr	r3, [r4, #12]
 800377c:	6832      	ldr	r2, [r6, #0]
 800377e:	1a9b      	subs	r3, r3, r2
 8003780:	42ab      	cmp	r3, r5
 8003782:	dc26      	bgt.n	80037d2 <_printf_common+0x96>
 8003784:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003788:	6822      	ldr	r2, [r4, #0]
 800378a:	3b00      	subs	r3, #0
 800378c:	bf18      	it	ne
 800378e:	2301      	movne	r3, #1
 8003790:	0692      	lsls	r2, r2, #26
 8003792:	d42b      	bmi.n	80037ec <_printf_common+0xb0>
 8003794:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003798:	4641      	mov	r1, r8
 800379a:	4638      	mov	r0, r7
 800379c:	47c8      	blx	r9
 800379e:	3001      	adds	r0, #1
 80037a0:	d01e      	beq.n	80037e0 <_printf_common+0xa4>
 80037a2:	6823      	ldr	r3, [r4, #0]
 80037a4:	6922      	ldr	r2, [r4, #16]
 80037a6:	f003 0306 	and.w	r3, r3, #6
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	bf02      	ittt	eq
 80037ae:	68e5      	ldreq	r5, [r4, #12]
 80037b0:	6833      	ldreq	r3, [r6, #0]
 80037b2:	1aed      	subeq	r5, r5, r3
 80037b4:	68a3      	ldr	r3, [r4, #8]
 80037b6:	bf0c      	ite	eq
 80037b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037bc:	2500      	movne	r5, #0
 80037be:	4293      	cmp	r3, r2
 80037c0:	bfc4      	itt	gt
 80037c2:	1a9b      	subgt	r3, r3, r2
 80037c4:	18ed      	addgt	r5, r5, r3
 80037c6:	2600      	movs	r6, #0
 80037c8:	341a      	adds	r4, #26
 80037ca:	42b5      	cmp	r5, r6
 80037cc:	d11a      	bne.n	8003804 <_printf_common+0xc8>
 80037ce:	2000      	movs	r0, #0
 80037d0:	e008      	b.n	80037e4 <_printf_common+0xa8>
 80037d2:	2301      	movs	r3, #1
 80037d4:	4652      	mov	r2, sl
 80037d6:	4641      	mov	r1, r8
 80037d8:	4638      	mov	r0, r7
 80037da:	47c8      	blx	r9
 80037dc:	3001      	adds	r0, #1
 80037de:	d103      	bne.n	80037e8 <_printf_common+0xac>
 80037e0:	f04f 30ff 	mov.w	r0, #4294967295
 80037e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e8:	3501      	adds	r5, #1
 80037ea:	e7c6      	b.n	800377a <_printf_common+0x3e>
 80037ec:	18e1      	adds	r1, r4, r3
 80037ee:	1c5a      	adds	r2, r3, #1
 80037f0:	2030      	movs	r0, #48	@ 0x30
 80037f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80037f6:	4422      	add	r2, r4
 80037f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80037fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003800:	3302      	adds	r3, #2
 8003802:	e7c7      	b.n	8003794 <_printf_common+0x58>
 8003804:	2301      	movs	r3, #1
 8003806:	4622      	mov	r2, r4
 8003808:	4641      	mov	r1, r8
 800380a:	4638      	mov	r0, r7
 800380c:	47c8      	blx	r9
 800380e:	3001      	adds	r0, #1
 8003810:	d0e6      	beq.n	80037e0 <_printf_common+0xa4>
 8003812:	3601      	adds	r6, #1
 8003814:	e7d9      	b.n	80037ca <_printf_common+0x8e>
	...

08003818 <_printf_i>:
 8003818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800381c:	7e0f      	ldrb	r7, [r1, #24]
 800381e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003820:	2f78      	cmp	r7, #120	@ 0x78
 8003822:	4691      	mov	r9, r2
 8003824:	4680      	mov	r8, r0
 8003826:	460c      	mov	r4, r1
 8003828:	469a      	mov	sl, r3
 800382a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800382e:	d807      	bhi.n	8003840 <_printf_i+0x28>
 8003830:	2f62      	cmp	r7, #98	@ 0x62
 8003832:	d80a      	bhi.n	800384a <_printf_i+0x32>
 8003834:	2f00      	cmp	r7, #0
 8003836:	f000 80d2 	beq.w	80039de <_printf_i+0x1c6>
 800383a:	2f58      	cmp	r7, #88	@ 0x58
 800383c:	f000 80b9 	beq.w	80039b2 <_printf_i+0x19a>
 8003840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003844:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003848:	e03a      	b.n	80038c0 <_printf_i+0xa8>
 800384a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800384e:	2b15      	cmp	r3, #21
 8003850:	d8f6      	bhi.n	8003840 <_printf_i+0x28>
 8003852:	a101      	add	r1, pc, #4	@ (adr r1, 8003858 <_printf_i+0x40>)
 8003854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003858:	080038b1 	.word	0x080038b1
 800385c:	080038c5 	.word	0x080038c5
 8003860:	08003841 	.word	0x08003841
 8003864:	08003841 	.word	0x08003841
 8003868:	08003841 	.word	0x08003841
 800386c:	08003841 	.word	0x08003841
 8003870:	080038c5 	.word	0x080038c5
 8003874:	08003841 	.word	0x08003841
 8003878:	08003841 	.word	0x08003841
 800387c:	08003841 	.word	0x08003841
 8003880:	08003841 	.word	0x08003841
 8003884:	080039c5 	.word	0x080039c5
 8003888:	080038ef 	.word	0x080038ef
 800388c:	0800397f 	.word	0x0800397f
 8003890:	08003841 	.word	0x08003841
 8003894:	08003841 	.word	0x08003841
 8003898:	080039e7 	.word	0x080039e7
 800389c:	08003841 	.word	0x08003841
 80038a0:	080038ef 	.word	0x080038ef
 80038a4:	08003841 	.word	0x08003841
 80038a8:	08003841 	.word	0x08003841
 80038ac:	08003987 	.word	0x08003987
 80038b0:	6833      	ldr	r3, [r6, #0]
 80038b2:	1d1a      	adds	r2, r3, #4
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6032      	str	r2, [r6, #0]
 80038b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038c0:	2301      	movs	r3, #1
 80038c2:	e09d      	b.n	8003a00 <_printf_i+0x1e8>
 80038c4:	6833      	ldr	r3, [r6, #0]
 80038c6:	6820      	ldr	r0, [r4, #0]
 80038c8:	1d19      	adds	r1, r3, #4
 80038ca:	6031      	str	r1, [r6, #0]
 80038cc:	0606      	lsls	r6, r0, #24
 80038ce:	d501      	bpl.n	80038d4 <_printf_i+0xbc>
 80038d0:	681d      	ldr	r5, [r3, #0]
 80038d2:	e003      	b.n	80038dc <_printf_i+0xc4>
 80038d4:	0645      	lsls	r5, r0, #25
 80038d6:	d5fb      	bpl.n	80038d0 <_printf_i+0xb8>
 80038d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80038dc:	2d00      	cmp	r5, #0
 80038de:	da03      	bge.n	80038e8 <_printf_i+0xd0>
 80038e0:	232d      	movs	r3, #45	@ 0x2d
 80038e2:	426d      	negs	r5, r5
 80038e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038e8:	4859      	ldr	r0, [pc, #356]	@ (8003a50 <_printf_i+0x238>)
 80038ea:	230a      	movs	r3, #10
 80038ec:	e011      	b.n	8003912 <_printf_i+0xfa>
 80038ee:	6821      	ldr	r1, [r4, #0]
 80038f0:	6833      	ldr	r3, [r6, #0]
 80038f2:	0608      	lsls	r0, r1, #24
 80038f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80038f8:	d402      	bmi.n	8003900 <_printf_i+0xe8>
 80038fa:	0649      	lsls	r1, r1, #25
 80038fc:	bf48      	it	mi
 80038fe:	b2ad      	uxthmi	r5, r5
 8003900:	2f6f      	cmp	r7, #111	@ 0x6f
 8003902:	4853      	ldr	r0, [pc, #332]	@ (8003a50 <_printf_i+0x238>)
 8003904:	6033      	str	r3, [r6, #0]
 8003906:	bf14      	ite	ne
 8003908:	230a      	movne	r3, #10
 800390a:	2308      	moveq	r3, #8
 800390c:	2100      	movs	r1, #0
 800390e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003912:	6866      	ldr	r6, [r4, #4]
 8003914:	60a6      	str	r6, [r4, #8]
 8003916:	2e00      	cmp	r6, #0
 8003918:	bfa2      	ittt	ge
 800391a:	6821      	ldrge	r1, [r4, #0]
 800391c:	f021 0104 	bicge.w	r1, r1, #4
 8003920:	6021      	strge	r1, [r4, #0]
 8003922:	b90d      	cbnz	r5, 8003928 <_printf_i+0x110>
 8003924:	2e00      	cmp	r6, #0
 8003926:	d04b      	beq.n	80039c0 <_printf_i+0x1a8>
 8003928:	4616      	mov	r6, r2
 800392a:	fbb5 f1f3 	udiv	r1, r5, r3
 800392e:	fb03 5711 	mls	r7, r3, r1, r5
 8003932:	5dc7      	ldrb	r7, [r0, r7]
 8003934:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003938:	462f      	mov	r7, r5
 800393a:	42bb      	cmp	r3, r7
 800393c:	460d      	mov	r5, r1
 800393e:	d9f4      	bls.n	800392a <_printf_i+0x112>
 8003940:	2b08      	cmp	r3, #8
 8003942:	d10b      	bne.n	800395c <_printf_i+0x144>
 8003944:	6823      	ldr	r3, [r4, #0]
 8003946:	07df      	lsls	r7, r3, #31
 8003948:	d508      	bpl.n	800395c <_printf_i+0x144>
 800394a:	6923      	ldr	r3, [r4, #16]
 800394c:	6861      	ldr	r1, [r4, #4]
 800394e:	4299      	cmp	r1, r3
 8003950:	bfde      	ittt	le
 8003952:	2330      	movle	r3, #48	@ 0x30
 8003954:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003958:	f106 36ff 	addle.w	r6, r6, #4294967295
 800395c:	1b92      	subs	r2, r2, r6
 800395e:	6122      	str	r2, [r4, #16]
 8003960:	f8cd a000 	str.w	sl, [sp]
 8003964:	464b      	mov	r3, r9
 8003966:	aa03      	add	r2, sp, #12
 8003968:	4621      	mov	r1, r4
 800396a:	4640      	mov	r0, r8
 800396c:	f7ff fee6 	bl	800373c <_printf_common>
 8003970:	3001      	adds	r0, #1
 8003972:	d14a      	bne.n	8003a0a <_printf_i+0x1f2>
 8003974:	f04f 30ff 	mov.w	r0, #4294967295
 8003978:	b004      	add	sp, #16
 800397a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	f043 0320 	orr.w	r3, r3, #32
 8003984:	6023      	str	r3, [r4, #0]
 8003986:	4833      	ldr	r0, [pc, #204]	@ (8003a54 <_printf_i+0x23c>)
 8003988:	2778      	movs	r7, #120	@ 0x78
 800398a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	6831      	ldr	r1, [r6, #0]
 8003992:	061f      	lsls	r7, r3, #24
 8003994:	f851 5b04 	ldr.w	r5, [r1], #4
 8003998:	d402      	bmi.n	80039a0 <_printf_i+0x188>
 800399a:	065f      	lsls	r7, r3, #25
 800399c:	bf48      	it	mi
 800399e:	b2ad      	uxthmi	r5, r5
 80039a0:	6031      	str	r1, [r6, #0]
 80039a2:	07d9      	lsls	r1, r3, #31
 80039a4:	bf44      	itt	mi
 80039a6:	f043 0320 	orrmi.w	r3, r3, #32
 80039aa:	6023      	strmi	r3, [r4, #0]
 80039ac:	b11d      	cbz	r5, 80039b6 <_printf_i+0x19e>
 80039ae:	2310      	movs	r3, #16
 80039b0:	e7ac      	b.n	800390c <_printf_i+0xf4>
 80039b2:	4827      	ldr	r0, [pc, #156]	@ (8003a50 <_printf_i+0x238>)
 80039b4:	e7e9      	b.n	800398a <_printf_i+0x172>
 80039b6:	6823      	ldr	r3, [r4, #0]
 80039b8:	f023 0320 	bic.w	r3, r3, #32
 80039bc:	6023      	str	r3, [r4, #0]
 80039be:	e7f6      	b.n	80039ae <_printf_i+0x196>
 80039c0:	4616      	mov	r6, r2
 80039c2:	e7bd      	b.n	8003940 <_printf_i+0x128>
 80039c4:	6833      	ldr	r3, [r6, #0]
 80039c6:	6825      	ldr	r5, [r4, #0]
 80039c8:	6961      	ldr	r1, [r4, #20]
 80039ca:	1d18      	adds	r0, r3, #4
 80039cc:	6030      	str	r0, [r6, #0]
 80039ce:	062e      	lsls	r6, r5, #24
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	d501      	bpl.n	80039d8 <_printf_i+0x1c0>
 80039d4:	6019      	str	r1, [r3, #0]
 80039d6:	e002      	b.n	80039de <_printf_i+0x1c6>
 80039d8:	0668      	lsls	r0, r5, #25
 80039da:	d5fb      	bpl.n	80039d4 <_printf_i+0x1bc>
 80039dc:	8019      	strh	r1, [r3, #0]
 80039de:	2300      	movs	r3, #0
 80039e0:	6123      	str	r3, [r4, #16]
 80039e2:	4616      	mov	r6, r2
 80039e4:	e7bc      	b.n	8003960 <_printf_i+0x148>
 80039e6:	6833      	ldr	r3, [r6, #0]
 80039e8:	1d1a      	adds	r2, r3, #4
 80039ea:	6032      	str	r2, [r6, #0]
 80039ec:	681e      	ldr	r6, [r3, #0]
 80039ee:	6862      	ldr	r2, [r4, #4]
 80039f0:	2100      	movs	r1, #0
 80039f2:	4630      	mov	r0, r6
 80039f4:	f7fc fc2c 	bl	8000250 <memchr>
 80039f8:	b108      	cbz	r0, 80039fe <_printf_i+0x1e6>
 80039fa:	1b80      	subs	r0, r0, r6
 80039fc:	6060      	str	r0, [r4, #4]
 80039fe:	6863      	ldr	r3, [r4, #4]
 8003a00:	6123      	str	r3, [r4, #16]
 8003a02:	2300      	movs	r3, #0
 8003a04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a08:	e7aa      	b.n	8003960 <_printf_i+0x148>
 8003a0a:	6923      	ldr	r3, [r4, #16]
 8003a0c:	4632      	mov	r2, r6
 8003a0e:	4649      	mov	r1, r9
 8003a10:	4640      	mov	r0, r8
 8003a12:	47d0      	blx	sl
 8003a14:	3001      	adds	r0, #1
 8003a16:	d0ad      	beq.n	8003974 <_printf_i+0x15c>
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	079b      	lsls	r3, r3, #30
 8003a1c:	d413      	bmi.n	8003a46 <_printf_i+0x22e>
 8003a1e:	68e0      	ldr	r0, [r4, #12]
 8003a20:	9b03      	ldr	r3, [sp, #12]
 8003a22:	4298      	cmp	r0, r3
 8003a24:	bfb8      	it	lt
 8003a26:	4618      	movlt	r0, r3
 8003a28:	e7a6      	b.n	8003978 <_printf_i+0x160>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	4632      	mov	r2, r6
 8003a2e:	4649      	mov	r1, r9
 8003a30:	4640      	mov	r0, r8
 8003a32:	47d0      	blx	sl
 8003a34:	3001      	adds	r0, #1
 8003a36:	d09d      	beq.n	8003974 <_printf_i+0x15c>
 8003a38:	3501      	adds	r5, #1
 8003a3a:	68e3      	ldr	r3, [r4, #12]
 8003a3c:	9903      	ldr	r1, [sp, #12]
 8003a3e:	1a5b      	subs	r3, r3, r1
 8003a40:	42ab      	cmp	r3, r5
 8003a42:	dcf2      	bgt.n	8003a2a <_printf_i+0x212>
 8003a44:	e7eb      	b.n	8003a1e <_printf_i+0x206>
 8003a46:	2500      	movs	r5, #0
 8003a48:	f104 0619 	add.w	r6, r4, #25
 8003a4c:	e7f5      	b.n	8003a3a <_printf_i+0x222>
 8003a4e:	bf00      	nop
 8003a50:	08003c51 	.word	0x08003c51
 8003a54:	08003c62 	.word	0x08003c62

08003a58 <memmove>:
 8003a58:	4288      	cmp	r0, r1
 8003a5a:	b510      	push	{r4, lr}
 8003a5c:	eb01 0402 	add.w	r4, r1, r2
 8003a60:	d902      	bls.n	8003a68 <memmove+0x10>
 8003a62:	4284      	cmp	r4, r0
 8003a64:	4623      	mov	r3, r4
 8003a66:	d807      	bhi.n	8003a78 <memmove+0x20>
 8003a68:	1e43      	subs	r3, r0, #1
 8003a6a:	42a1      	cmp	r1, r4
 8003a6c:	d008      	beq.n	8003a80 <memmove+0x28>
 8003a6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a76:	e7f8      	b.n	8003a6a <memmove+0x12>
 8003a78:	4402      	add	r2, r0
 8003a7a:	4601      	mov	r1, r0
 8003a7c:	428a      	cmp	r2, r1
 8003a7e:	d100      	bne.n	8003a82 <memmove+0x2a>
 8003a80:	bd10      	pop	{r4, pc}
 8003a82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003a8a:	e7f7      	b.n	8003a7c <memmove+0x24>

08003a8c <memcpy>:
 8003a8c:	440a      	add	r2, r1
 8003a8e:	4291      	cmp	r1, r2
 8003a90:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a94:	d100      	bne.n	8003a98 <memcpy+0xc>
 8003a96:	4770      	bx	lr
 8003a98:	b510      	push	{r4, lr}
 8003a9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003aa2:	4291      	cmp	r1, r2
 8003aa4:	d1f9      	bne.n	8003a9a <memcpy+0xe>
 8003aa6:	bd10      	pop	{r4, pc}

08003aa8 <_realloc_r>:
 8003aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aac:	4680      	mov	r8, r0
 8003aae:	4615      	mov	r5, r2
 8003ab0:	460c      	mov	r4, r1
 8003ab2:	b921      	cbnz	r1, 8003abe <_realloc_r+0x16>
 8003ab4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ab8:	4611      	mov	r1, r2
 8003aba:	f7ff bb93 	b.w	80031e4 <_malloc_r>
 8003abe:	b92a      	cbnz	r2, 8003acc <_realloc_r+0x24>
 8003ac0:	f7ff fc9a 	bl	80033f8 <_free_r>
 8003ac4:	2400      	movs	r4, #0
 8003ac6:	4620      	mov	r0, r4
 8003ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003acc:	f000 f81a 	bl	8003b04 <_malloc_usable_size_r>
 8003ad0:	4285      	cmp	r5, r0
 8003ad2:	4606      	mov	r6, r0
 8003ad4:	d802      	bhi.n	8003adc <_realloc_r+0x34>
 8003ad6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003ada:	d8f4      	bhi.n	8003ac6 <_realloc_r+0x1e>
 8003adc:	4629      	mov	r1, r5
 8003ade:	4640      	mov	r0, r8
 8003ae0:	f7ff fb80 	bl	80031e4 <_malloc_r>
 8003ae4:	4607      	mov	r7, r0
 8003ae6:	2800      	cmp	r0, #0
 8003ae8:	d0ec      	beq.n	8003ac4 <_realloc_r+0x1c>
 8003aea:	42b5      	cmp	r5, r6
 8003aec:	462a      	mov	r2, r5
 8003aee:	4621      	mov	r1, r4
 8003af0:	bf28      	it	cs
 8003af2:	4632      	movcs	r2, r6
 8003af4:	f7ff ffca 	bl	8003a8c <memcpy>
 8003af8:	4621      	mov	r1, r4
 8003afa:	4640      	mov	r0, r8
 8003afc:	f7ff fc7c 	bl	80033f8 <_free_r>
 8003b00:	463c      	mov	r4, r7
 8003b02:	e7e0      	b.n	8003ac6 <_realloc_r+0x1e>

08003b04 <_malloc_usable_size_r>:
 8003b04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b08:	1f18      	subs	r0, r3, #4
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bfbc      	itt	lt
 8003b0e:	580b      	ldrlt	r3, [r1, r0]
 8003b10:	18c0      	addlt	r0, r0, r3
 8003b12:	4770      	bx	lr

08003b14 <_init>:
 8003b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b16:	bf00      	nop
 8003b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1a:	bc08      	pop	{r3}
 8003b1c:	469e      	mov	lr, r3
 8003b1e:	4770      	bx	lr

08003b20 <_fini>:
 8003b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b22:	bf00      	nop
 8003b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b26:	bc08      	pop	{r3}
 8003b28:	469e      	mov	lr, r3
 8003b2a:	4770      	bx	lr
