Fitter report for QPSK1
Fri Mar 01 19:14:08 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |QPSK1|dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM
 27. |QPSK1|dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Mar 01 19:14:08 2019           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; QPSK1                                           ;
; Top-level Entity Name              ; QPSK1                                           ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M50DAF484C7G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 880 / 49,760 ( 2 % )                            ;
;     Total combinational functions  ; 652 / 49,760 ( 1 % )                            ;
;     Dedicated logic registers      ; 651 / 49,760 ( 1 % )                            ;
; Total registers                    ; 651                                             ;
; Total pins                         ; 212 / 360 ( 59 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 36,864 / 1,677,312 ( 2 % )                      ;
; Embedded Multiplier 9-bit elements ; 2 / 288 ( < 1 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M50DAF484C7G                        ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   2.2%      ;
;     Processor 4            ;   2.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; DRAM_ADDR[0]    ; Missing drive strength               ;
; DRAM_ADDR[1]    ; Missing drive strength               ;
; DRAM_ADDR[2]    ; Missing drive strength               ;
; DRAM_ADDR[3]    ; Missing drive strength               ;
; DRAM_ADDR[4]    ; Missing drive strength               ;
; DRAM_ADDR[5]    ; Missing drive strength               ;
; DRAM_ADDR[6]    ; Missing drive strength               ;
; DRAM_ADDR[7]    ; Missing drive strength               ;
; DRAM_ADDR[8]    ; Missing drive strength               ;
; DRAM_ADDR[9]    ; Missing drive strength               ;
; DRAM_ADDR[10]   ; Missing drive strength               ;
; DRAM_ADDR[11]   ; Missing drive strength               ;
; DRAM_ADDR[12]   ; Missing drive strength               ;
; DRAM_BA[0]      ; Missing drive strength               ;
; DRAM_BA[1]      ; Missing drive strength               ;
; DRAM_CAS_N      ; Missing drive strength               ;
; DRAM_CKE        ; Missing drive strength               ;
; DRAM_CLK        ; Missing drive strength               ;
; DRAM_CS_N       ; Missing drive strength               ;
; DRAM_LDQM       ; Missing drive strength               ;
; DRAM_RAS_N      ; Missing drive strength               ;
; DRAM_UDQM       ; Missing drive strength               ;
; DRAM_WE_N       ; Missing drive strength               ;
; HEX0[0]         ; Missing drive strength               ;
; HEX0[1]         ; Missing drive strength               ;
; HEX0[2]         ; Missing drive strength               ;
; HEX0[3]         ; Missing drive strength               ;
; HEX0[4]         ; Missing drive strength               ;
; HEX0[5]         ; Missing drive strength               ;
; HEX0[6]         ; Missing drive strength               ;
; HEX0[7]         ; Missing drive strength               ;
; HEX1[0]         ; Missing drive strength               ;
; HEX1[1]         ; Missing drive strength               ;
; HEX1[2]         ; Missing drive strength               ;
; HEX1[3]         ; Missing drive strength               ;
; HEX1[4]         ; Missing drive strength               ;
; HEX1[5]         ; Missing drive strength               ;
; HEX1[6]         ; Missing drive strength               ;
; HEX1[7]         ; Missing drive strength               ;
; HEX2[0]         ; Missing drive strength               ;
; HEX2[1]         ; Missing drive strength               ;
; HEX2[2]         ; Missing drive strength               ;
; HEX2[3]         ; Missing drive strength               ;
; HEX2[4]         ; Missing drive strength               ;
; HEX2[5]         ; Missing drive strength               ;
; HEX2[6]         ; Missing drive strength               ;
; HEX2[7]         ; Missing drive strength               ;
; HEX3[0]         ; Missing drive strength               ;
; HEX3[1]         ; Missing drive strength               ;
; HEX3[2]         ; Missing drive strength               ;
; HEX3[3]         ; Missing drive strength               ;
; HEX3[4]         ; Missing drive strength               ;
; HEX3[5]         ; Missing drive strength               ;
; HEX3[6]         ; Missing drive strength               ;
; HEX3[7]         ; Missing drive strength               ;
; HEX4[0]         ; Missing drive strength               ;
; HEX4[1]         ; Missing drive strength               ;
; HEX4[2]         ; Missing drive strength               ;
; HEX4[3]         ; Missing drive strength               ;
; HEX4[4]         ; Missing drive strength               ;
; HEX4[5]         ; Missing drive strength               ;
; HEX4[6]         ; Missing drive strength               ;
; HEX4[7]         ; Missing drive strength               ;
; HEX5[0]         ; Missing drive strength               ;
; HEX5[1]         ; Missing drive strength               ;
; HEX5[2]         ; Missing drive strength               ;
; HEX5[3]         ; Missing drive strength               ;
; HEX5[4]         ; Missing drive strength               ;
; HEX5[5]         ; Missing drive strength               ;
; HEX5[6]         ; Missing drive strength               ;
; HEX5[7]         ; Missing drive strength               ;
; LEDR[0]         ; Missing drive strength               ;
; LEDR[1]         ; Missing drive strength               ;
; LEDR[2]         ; Missing drive strength               ;
; LEDR[3]         ; Missing drive strength               ;
; LEDR[4]         ; Missing drive strength               ;
; LEDR[5]         ; Missing drive strength               ;
; LEDR[6]         ; Missing drive strength               ;
; LEDR[7]         ; Missing drive strength               ;
; LEDR[8]         ; Missing drive strength               ;
; LEDR[9]         ; Missing drive strength               ;
; VGA_B[0]        ; Missing drive strength               ;
; VGA_B[1]        ; Missing drive strength               ;
; VGA_B[2]        ; Missing drive strength               ;
; VGA_B[3]        ; Missing drive strength               ;
; VGA_G[0]        ; Missing drive strength               ;
; VGA_G[1]        ; Missing drive strength               ;
; VGA_G[2]        ; Missing drive strength               ;
; VGA_G[3]        ; Missing drive strength               ;
; VGA_HS          ; Missing drive strength               ;
; VGA_R[0]        ; Missing drive strength               ;
; VGA_R[1]        ; Missing drive strength               ;
; VGA_R[2]        ; Missing drive strength               ;
; VGA_R[3]        ; Missing drive strength               ;
; VGA_VS          ; Missing drive strength               ;
; GSENSOR_CS_N    ; Missing drive strength               ;
; GSENSOR_SCLK    ; Missing drive strength               ;
; clk_1           ; Missing drive strength and slew rate ;
; clk_2           ; Missing drive strength and slew rate ;
; clk_20          ; Missing drive strength and slew rate ;
; sine[0]         ; Missing drive strength and slew rate ;
; sine[1]         ; Missing drive strength and slew rate ;
; sine[2]         ; Missing drive strength and slew rate ;
; sine[3]         ; Missing drive strength and slew rate ;
; sine[4]         ; Missing drive strength and slew rate ;
; sine[5]         ; Missing drive strength and slew rate ;
; sine[6]         ; Missing drive strength and slew rate ;
; sine[7]         ; Missing drive strength and slew rate ;
; cos[0]          ; Missing drive strength and slew rate ;
; cos[1]          ; Missing drive strength and slew rate ;
; cos[2]          ; Missing drive strength and slew rate ;
; cos[3]          ; Missing drive strength and slew rate ;
; cos[4]          ; Missing drive strength and slew rate ;
; cos[5]          ; Missing drive strength and slew rate ;
; cos[6]          ; Missing drive strength and slew rate ;
; cos[7]          ; Missing drive strength and slew rate ;
; out_tz[0]       ; Missing drive strength and slew rate ;
; out_tz[1]       ; Missing drive strength and slew rate ;
; out_tz[2]       ; Missing drive strength and slew rate ;
; out_tz[3]       ; Missing drive strength and slew rate ;
; out_tz[4]       ; Missing drive strength and slew rate ;
; out_tz[5]       ; Missing drive strength and slew rate ;
; out_tz[6]       ; Missing drive strength and slew rate ;
; out_tz[7]       ; Missing drive strength and slew rate ;
; out_jt          ; Missing drive strength and slew rate ;
; seq             ; Missing drive strength and slew rate ;
; data[0]         ; Missing drive strength and slew rate ;
; data[1]         ; Missing drive strength and slew rate ;
; sumcos[0]       ; Missing drive strength and slew rate ;
; sumcos[1]       ; Missing drive strength and slew rate ;
; sumcos[2]       ; Missing drive strength and slew rate ;
; sumcos[3]       ; Missing drive strength and slew rate ;
; sumcos[4]       ; Missing drive strength and slew rate ;
; sumcos[5]       ; Missing drive strength and slew rate ;
; sumcos[6]       ; Missing drive strength and slew rate ;
; sumcos[7]       ; Missing drive strength and slew rate ;
; sumcos[8]       ; Missing drive strength and slew rate ;
; sumcos[9]       ; Missing drive strength and slew rate ;
; sumcos[10]      ; Missing drive strength and slew rate ;
; sumcos[11]      ; Missing drive strength and slew rate ;
; sumcos[12]      ; Missing drive strength and slew rate ;
; sumcos[13]      ; Missing drive strength and slew rate ;
; sumcos[14]      ; Missing drive strength and slew rate ;
; sumcos[15]      ; Missing drive strength and slew rate ;
; sumcos[16]      ; Missing drive strength and slew rate ;
; sumcos[17]      ; Missing drive strength and slew rate ;
; sumcos[18]      ; Missing drive strength and slew rate ;
; sumcos[19]      ; Missing drive strength and slew rate ;
; sumcos[20]      ; Missing drive strength and slew rate ;
; sumcos[21]      ; Missing drive strength and slew rate ;
; sumcos[22]      ; Missing drive strength and slew rate ;
; sumcos[23]      ; Missing drive strength and slew rate ;
; sumcos[24]      ; Missing drive strength and slew rate ;
; sumcos[25]      ; Missing drive strength and slew rate ;
; sumcos[26]      ; Missing drive strength and slew rate ;
; sumcos[27]      ; Missing drive strength and slew rate ;
; sumcos[28]      ; Missing drive strength and slew rate ;
; sumcos[29]      ; Missing drive strength and slew rate ;
; sumcos[30]      ; Missing drive strength and slew rate ;
; sumcos[31]      ; Missing drive strength and slew rate ;
; DRAM_DQ[0]      ; Missing drive strength               ;
; DRAM_DQ[1]      ; Missing drive strength               ;
; DRAM_DQ[2]      ; Missing drive strength               ;
; DRAM_DQ[3]      ; Missing drive strength               ;
; DRAM_DQ[4]      ; Missing drive strength               ;
; DRAM_DQ[5]      ; Missing drive strength               ;
; DRAM_DQ[6]      ; Missing drive strength               ;
; DRAM_DQ[7]      ; Missing drive strength               ;
; DRAM_DQ[8]      ; Missing drive strength               ;
; DRAM_DQ[9]      ; Missing drive strength               ;
; DRAM_DQ[10]     ; Missing drive strength               ;
; DRAM_DQ[11]     ; Missing drive strength               ;
; DRAM_DQ[12]     ; Missing drive strength               ;
; DRAM_DQ[13]     ; Missing drive strength               ;
; DRAM_DQ[14]     ; Missing drive strength               ;
; DRAM_DQ[15]     ; Missing drive strength               ;
; GSENSOR_SDI     ; Missing drive strength               ;
; GSENSOR_SDO     ; Missing drive strength               ;
; ARDUINO_IO[0]   ; Missing drive strength               ;
; ARDUINO_IO[1]   ; Missing drive strength               ;
; ARDUINO_IO[2]   ; Missing drive strength               ;
; ARDUINO_IO[3]   ; Missing drive strength               ;
; ARDUINO_IO[4]   ; Missing drive strength               ;
; ARDUINO_IO[5]   ; Missing drive strength               ;
; ARDUINO_IO[6]   ; Missing drive strength               ;
; ARDUINO_IO[7]   ; Missing drive strength               ;
; ARDUINO_IO[8]   ; Missing drive strength               ;
; ARDUINO_IO[9]   ; Missing drive strength               ;
; ARDUINO_IO[10]  ; Missing drive strength               ;
; ARDUINO_IO[11]  ; Missing drive strength               ;
; ARDUINO_IO[12]  ; Missing drive strength               ;
; ARDUINO_IO[13]  ; Missing drive strength               ;
; ARDUINO_IO[14]  ; Missing drive strength               ;
; ARDUINO_IO[15]  ; Missing drive strength               ;
; ARDUINO_RESET_N ; Missing drive strength               ;
; clk_1           ; Missing location assignment          ;
; clk_2           ; Missing location assignment          ;
; clk_20          ; Missing location assignment          ;
; sine[0]         ; Missing location assignment          ;
; sine[1]         ; Missing location assignment          ;
; sine[2]         ; Missing location assignment          ;
; sine[3]         ; Missing location assignment          ;
; sine[4]         ; Missing location assignment          ;
; sine[5]         ; Missing location assignment          ;
; sine[6]         ; Missing location assignment          ;
; sine[7]         ; Missing location assignment          ;
; cos[0]          ; Missing location assignment          ;
; cos[1]          ; Missing location assignment          ;
; cos[2]          ; Missing location assignment          ;
; cos[3]          ; Missing location assignment          ;
; cos[4]          ; Missing location assignment          ;
; cos[5]          ; Missing location assignment          ;
; cos[6]          ; Missing location assignment          ;
; cos[7]          ; Missing location assignment          ;
; out_tz[0]       ; Missing location assignment          ;
; out_tz[1]       ; Missing location assignment          ;
; out_tz[2]       ; Missing location assignment          ;
; out_tz[3]       ; Missing location assignment          ;
; out_tz[4]       ; Missing location assignment          ;
; out_tz[5]       ; Missing location assignment          ;
; out_tz[6]       ; Missing location assignment          ;
; out_tz[7]       ; Missing location assignment          ;
; out_jt          ; Missing location assignment          ;
; seq             ; Missing location assignment          ;
; data[0]         ; Missing location assignment          ;
; data[1]         ; Missing location assignment          ;
; sumcos[0]       ; Missing location assignment          ;
; sumcos[1]       ; Missing location assignment          ;
; sumcos[2]       ; Missing location assignment          ;
; sumcos[3]       ; Missing location assignment          ;
; sumcos[4]       ; Missing location assignment          ;
; sumcos[5]       ; Missing location assignment          ;
; sumcos[6]       ; Missing location assignment          ;
; sumcos[7]       ; Missing location assignment          ;
; sumcos[8]       ; Missing location assignment          ;
; sumcos[9]       ; Missing location assignment          ;
; sumcos[10]      ; Missing location assignment          ;
; sumcos[11]      ; Missing location assignment          ;
; sumcos[12]      ; Missing location assignment          ;
; sumcos[13]      ; Missing location assignment          ;
; sumcos[14]      ; Missing location assignment          ;
; sumcos[15]      ; Missing location assignment          ;
; sumcos[16]      ; Missing location assignment          ;
; sumcos[17]      ; Missing location assignment          ;
; sumcos[18]      ; Missing location assignment          ;
; sumcos[19]      ; Missing location assignment          ;
; sumcos[20]      ; Missing location assignment          ;
; sumcos[21]      ; Missing location assignment          ;
; sumcos[22]      ; Missing location assignment          ;
; sumcos[23]      ; Missing location assignment          ;
; sumcos[24]      ; Missing location assignment          ;
; sumcos[25]      ; Missing location assignment          ;
; sumcos[26]      ; Missing location assignment          ;
; sumcos[27]      ; Missing location assignment          ;
; sumcos[28]      ; Missing location assignment          ;
; sumcos[29]      ; Missing location assignment          ;
; sumcos[30]      ; Missing location assignment          ;
; sumcos[31]      ; Missing location assignment          ;
+-----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1818 ) ; 0.00 % ( 0 / 1818 )        ; 0.00 % ( 0 / 1818 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1818 ) ; 0.00 % ( 0 / 1818 )        ; 0.00 % ( 0 / 1818 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 736 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 213 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 857 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Communication/Quartus/Work/DPSK/QPSK1.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 880 / 49,760 ( 2 % )       ;
;     -- Combinational with no register       ; 229                        ;
;     -- Register only                        ; 228                        ;
;     -- Combinational with a register        ; 423                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 203                        ;
;     -- 3 input functions                    ; 240                        ;
;     -- <=2 input functions                  ; 209                        ;
;     -- Register only                        ; 228                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 454                        ;
;     -- arithmetic mode                      ; 198                        ;
;                                             ;                            ;
; Total registers*                            ; 651 / 51,509 ( 1 % )       ;
;     -- Dedicated logic registers            ; 651 / 49,760 ( 1 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 77 / 3,110 ( 2 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 212 / 360 ( 59 % )         ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; Global signals                              ; 7                          ;
; M9Ks                                        ; 5 / 182 ( 3 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; ADC blocks                                  ; 0 / 2 ( 0 % )              ;
; Total block memory bits                     ; 36,864 / 1,677,312 ( 2 % ) ;
; Total block memory implementation bits      ; 46,080 / 1,677,312 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 2 / 288 ( < 1 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 0.4% / 0.5% / 0.4%         ;
; Peak interconnect usage (total/H/V)         ; 3.8% / 3.8% / 4.1%         ;
; Maximum fan-out                             ; 337                        ;
; Highest non-global fan-out                  ; 55                         ;
; Total fan-out                               ; 4656                       ;
; Average fan-out                             ; 2.36                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 151 / 49760 ( < 1 % ) ; 149 / 49760 ( < 1 % ) ; 580 / 49760 ( 1 % )            ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 58                    ; 59                    ; 112                            ; 0                              ;
;     -- Register only                        ; 2                     ; 26                    ; 200                            ; 0                              ;
;     -- Combinational with a register        ; 91                    ; 64                    ; 268                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 16                    ; 54                    ; 133                            ; 0                              ;
;     -- 3 input functions                    ; 90                    ; 32                    ; 118                            ; 0                              ;
;     -- <=2 input functions                  ; 43                    ; 37                    ; 129                            ; 0                              ;
;     -- Register only                        ; 2                     ; 26                    ; 200                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 41                    ; 115                   ; 298                            ; 0                              ;
;     -- arithmetic mode                      ; 108                   ; 8                     ; 82                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 93                    ; 90                    ; 468                            ; 0                              ;
;     -- Dedicated logic registers            ; 93 / 49760 ( < 1 % )  ; 90 / 49760 ( < 1 % )  ; 468 / 49760 ( < 1 % )          ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 12 / 3110 ( < 1 % )   ; 13 / 3110 ( < 1 % )   ; 53 / 3110 ( 2 % )              ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 212                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 2 / 288 ( < 1 % )     ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 16384                 ; 0                     ; 20480                          ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                     ; 27648                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 182 ( 1 % )       ; 0 / 182 ( 0 % )       ; 3 / 182 ( 1 % )                ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 3 / 24 ( 12 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 188                   ; 133                   ; 673                            ; 1                              ;
;     -- Registered Input Connections         ; 145                   ; 101                   ; 499                            ; 0                              ;
;     -- Output Connections                   ; 657                   ; 152                   ; 34                             ; 152                            ;
;     -- Registered Output Connections        ; 4                     ; 152                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 1737                  ; 845                   ; 2907                           ; 161                            ;
;     -- Registered Connections               ; 471                   ; 599                   ; 1376                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 70                    ; 122                   ; 500                            ; 153                            ;
;     -- sld_hub:auto_hub                     ; 122                   ; 20                    ; 143                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 500                   ; 143                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 153                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 20                    ; 45                    ; 98                             ; 1                              ;
;     -- Output Ports                         ; 161                   ; 62                    ; 35                             ; 3                              ;
;     -- Bidir Ports                          ; 35                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 6                              ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 21                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                     ; 14                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                    ; 13                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                    ; 27                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                    ; 23                             ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; ADC_CLK_10     ; N5    ; 2        ; 0            ; 23           ; 21           ; 227                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; GSENSOR_INT[1] ; Y14   ; 4        ; 51           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; GSENSOR_INT[2] ; Y13   ; 4        ; 51           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; KEY[0]         ; B8    ; 7        ; 46           ; 54           ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]         ; A7    ; 7        ; 49           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50  ; P11   ; 3        ; 34           ; 0            ; 28           ; 19                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MAX10_CLK2_50  ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[0]          ; C10   ; 7        ; 51           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[1]          ; C11   ; 7        ; 51           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[2]          ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[3]          ; C12   ; 7        ; 54           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[4]          ; A12   ; 7        ; 54           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[5]          ; B12   ; 7        ; 49           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[6]          ; A13   ; 7        ; 54           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[7]          ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[8]          ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[9]          ; F15   ; 7        ; 69           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; U17   ; 5        ; 78           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P20   ; 5        ; 78           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R20   ; 5        ; 78           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W19   ; 5        ; 78           ; 16           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V18   ; 5        ; 78           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U18   ; 5        ; 78           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U19   ; 5        ; 78           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T18   ; 5        ; 78           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; T19   ; 5        ; 78           ; 20           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; R18   ; 5        ; 78           ; 24           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P18   ; 5        ; 78           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P19   ; 5        ; 78           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T21   ; 5        ; 78           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; T22   ; 5        ; 78           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; L14   ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U20   ; 5        ; 78           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; V22   ; 5        ; 78           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; J21   ; 6        ; 78           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V20   ; 5        ; 78           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_CS_N  ; AB16  ; 4        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_SCLK  ; AB15  ; 4        ; 51           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]       ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]       ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]       ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]       ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]       ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]       ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]       ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[7]       ; D15   ; 7        ; 66           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]       ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]       ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]       ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]       ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]       ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]       ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]       ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[7]       ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]       ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]       ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]       ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]       ; A21   ; 6        ; 78           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]       ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]       ; C22   ; 6        ; 78           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]       ; B22   ; 6        ; 78           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[7]       ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]       ; F21   ; 6        ; 78           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]       ; E22   ; 6        ; 78           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]       ; E21   ; 6        ; 78           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]       ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]       ; C20   ; 6        ; 78           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]       ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]       ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[7]       ; D22   ; 6        ; 78           ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]       ; F18   ; 6        ; 78           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]       ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]       ; E19   ; 6        ; 78           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]       ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]       ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]       ; F19   ; 6        ; 78           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]       ; F20   ; 6        ; 78           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[7]       ; F17   ; 6        ; 78           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]       ; J20   ; 6        ; 78           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]       ; K20   ; 6        ; 78           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]       ; L18   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]       ; N18   ; 6        ; 78           ; 34           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]       ; M20   ; 6        ; 78           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]       ; N19   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]       ; N20   ; 6        ; 78           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[7]       ; L19   ; 6        ; 78           ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]       ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]       ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; P1    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; T1    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; T2    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; R2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; R1    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; N3    ; 2        ; 0            ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; N1    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; clk_1         ; J1    ; 1B       ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; clk_2         ; F1    ; 1B       ; 0            ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; clk_20        ; G1    ; 1B       ; 0            ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[0]        ; G3    ; 1A       ; 0            ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[1]        ; A2    ; 8        ; 26           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[2]        ; A3    ; 8        ; 26           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[3]        ; J9    ; 1A       ; 0            ; 36           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[4]        ; B5    ; 8        ; 26           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[5]        ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[6]        ; B4    ; 8        ; 26           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cos[7]        ; F3    ; 1A       ; 0            ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[0]       ; D8    ; 8        ; 31           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data[1]       ; D10   ; 8        ; 31           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_jt        ; D1    ; 1B       ; 0            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[0]     ; A4    ; 8        ; 31           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[1]     ; A5    ; 8        ; 31           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[2]     ; B7    ; 8        ; 34           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[3]     ; B3    ; 8        ; 26           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[4]     ; A6    ; 8        ; 34           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[5]     ; D9    ; 8        ; 31           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[6]     ; D7    ; 8        ; 29           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_tz[7]     ; E9    ; 8        ; 29           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seq           ; E11   ; 8        ; 36           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[0]       ; E10   ; 8        ; 36           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[1]       ; H4    ; 1A       ; 0            ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[2]       ; J10   ; 8        ; 34           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[3]       ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[4]       ; J4    ; 1A       ; 0            ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[5]       ; H11   ; 8        ; 34           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[6]       ; H3    ; 1A       ; 0            ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sine[7]       ; C6    ; 8        ; 29           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[0]     ; E6    ; 8        ; 20           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[10]    ; C5    ; 8        ; 24           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[11]    ; C2    ; 8        ; 20           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[12]    ; C4    ; 8        ; 24           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[13]    ; B2    ; 8        ; 22           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[14]    ; F7    ; 8        ; 24           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[15]    ; E8    ; 8        ; 24           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[16]    ; F4    ; 1A       ; 0            ; 37           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[17]    ; C1    ; 1B       ; 0            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[18]    ; D3    ; 1B       ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[19]    ; K8    ; 1B       ; 0            ; 30           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[1]     ; J8    ; 1A       ; 0            ; 36           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[20]    ; K2    ; 1B       ; 0            ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[21]    ; L8    ; 1B       ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[22]    ; E1    ; 1B       ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[23]    ; K9    ; 1B       ; 0            ; 30           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[24]    ; F2    ; 1B       ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[25]    ; L9    ; 1B       ; 0            ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[26]    ; J3    ; 1A       ; 0            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[27]    ; K4    ; 1A       ; 0            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[28]    ; K6    ; 1A       ; 0            ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[29]    ; E3    ; 1A       ; 0            ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[2]     ; D6    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[30]    ; D2    ; 1B       ; 0            ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[31]    ; K5    ; 1A       ; 0            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[3]     ; G4    ; 1A       ; 0            ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[4]     ; B1    ; 8        ; 22           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[5]     ; F5    ; 1A       ; 0            ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[6]     ; E4    ; 1A       ; 0            ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[7]     ; C3    ; 8        ; 20           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[8]     ; D5    ; 8        ; 24           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sumcos[9]     ; L2    ; 1B       ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; ARDUINO_IO[0]   ; AB5   ; 3        ; 29           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[10]  ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[11]  ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[12]  ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[13]  ; AB20  ; 4        ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[14]  ; AB21  ; 4        ; 62           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[15]  ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[1]   ; AB6   ; 3        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[2]   ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[3]   ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[4]   ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[5]   ; Y10   ; 3        ; 34           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[6]   ; AA11  ; 4        ; 40           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[7]   ; AA12  ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[8]   ; AB17  ; 4        ; 69           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[9]   ; AA17  ; 4        ; 58           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_RESET_N ; F16   ; 7        ; 71           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[0]      ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10]     ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11]     ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12]     ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13]     ; G20   ; 6        ; 78           ; 31           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14]     ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15]     ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]      ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]      ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]      ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]      ; Y22   ; 5        ; 78           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]      ; W22   ; 5        ; 78           ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]      ; W20   ; 5        ; 78           ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]      ; V21   ; 5        ; 78           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]      ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]      ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GSENSOR_SDI     ; V11   ; 4        ; 38           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GSENSOR_SDO     ; V12   ; 4        ; 38           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; K9       ; DIFFIO_RX_L15p, DIFFOUT_L15p, JTAGEN, Low_Speed    ; Use as regular IO              ; sumcos[23]          ; Dual Purpose Pin ;
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; out_tz[5]           ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; data[1]             ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; sumcos[14]          ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 19 / 24 ( 79 % )  ; 2.5V          ; --           ;
; 2        ; 12 / 36 ( 33 % )  ; 3.3V          ; --           ;
; 3        ; 10 / 48 ( 21 % )  ; 3.3V          ; --           ;
; 4        ; 16 / 48 ( 33 % )  ; 3.3V          ; --           ;
; 5        ; 30 / 40 ( 75 % )  ; 3.3V          ; --           ;
; 6        ; 40 / 60 ( 67 % )  ; 3.3V          ; --           ;
; 7        ; 41 / 52 ( 79 % )  ; 3.3V          ; --           ;
; 8        ; 36 / 36 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; cos[1]                               ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 483        ; 8        ; cos[2]                               ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 475        ; 8        ; out_tz[0]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 473        ; 8        ; out_tz[1]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 471        ; 8        ; out_tz[4]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 445        ; 7        ; KEY[1]                               ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; LEDR[8]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; SW[4]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; HEX1[7]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; HEX1[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HEX1[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; HEX2[7]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; HEX2[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; HEX2[3]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; VGA_R[0]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; ARDUINO_IO[6]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; ARDUINO_IO[7]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; ARDUINO_IO[9]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; ARDUINO_IO[11]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; ARDUINO_IO[15]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; DRAM_DQ[3]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; DRAM_DQ[2]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; ARDUINO_IO[0]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 161        ; 3        ; ARDUINO_IO[1]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB7      ; 163        ; 3        ; ARDUINO_IO[2]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; ARDUINO_IO[3]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; ARDUINO_IO[4]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; GSENSOR_SCLK                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; GSENSOR_CS_N                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; ARDUINO_IO[8]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; ARDUINO_IO[10]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; ARDUINO_IO[13]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; ARDUINO_IO[14]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; sumcos[4]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B2       ; 493        ; 8        ; sumcos[13]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B3       ; 484        ; 8        ; out_tz[3]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 486        ; 8        ; cos[6]                               ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 485        ; 8        ; cos[4]                               ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; out_tz[2]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 451        ; 7        ; KEY[0]                               ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; LEDR[9]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; SW[5]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; SW[8]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; HEX1[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HEX1[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HEX2[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; HEX2[0]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B21      ; 367        ; 6        ; HEX2[4]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 365        ; 6        ; HEX2[6]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; sumcos[17]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 499        ; 8        ; sumcos[11]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 497        ; 8        ; sumcos[7]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ; 487        ; 8        ; sumcos[12]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 489        ; 8        ; sumcos[10]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 477        ; 8        ; sine[7]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 467        ; 8        ; cos[5]                               ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 465        ; 8        ; sine[3]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; HEX0[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HEX0[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HEX0[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; HEX0[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HEX1[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HEX3[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; HEX3[4]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; HEX2[5]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; out_jt                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 31         ; 1B       ; sumcos[30]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 29         ; 1B       ; sumcos[18]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; sumcos[8]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 496        ; 8        ; sumcos[2]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 479        ; 8        ; out_tz[6]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 472        ; 8        ; data[0]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 474        ; 8        ; out_tz[5]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 476        ; 8        ; data[1]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; HEX0[7]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; HEX0[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; HEX1[1]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; HEX3[5]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; HEX3[7]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; sumcos[22]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; sumcos[29]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; sumcos[6]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; sumcos[0]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; sumcos[15]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 478        ; 8        ; out_tz[7]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 466        ; 8        ; sine[0]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 464        ; 8        ; seq                                  ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; HEX0[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; HEX0[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; HEX3[6]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 387        ; 6        ; HEX1[2]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; HEX4[2]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ; 355        ; 6        ; HEX4[1]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; HEX3[2]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; HEX3[1]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; clk_2                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 43         ; 1B       ; sumcos[24]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 7          ; 1A       ; cos[7]                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; sumcos[16]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; sumcos[5]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; sumcos[14]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; SW[9]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; ARDUINO_RESET_N                      ; bidir  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 364        ; 6        ; HEX4[7]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ; 354        ; 6        ; HEX4[0]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ; 353        ; 6        ; HEX4[5]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; HEX4[6]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 340        ; 6        ; HEX3[0]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 331        ; 6        ; DRAM_DQ[15]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; clk_20                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; cos[0]                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; sumcos[3]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; DRAM_DQ[14]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; DRAM_DQ[13]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DRAM_DQ[12]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; sine[6]                              ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; sine[1]                              ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; sine[5]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; HEX4[4]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; DRAM_DQ[10]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; DRAM_DQ[11]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; clk_1                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; sumcos[26]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; sine[4]                              ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; sumcos[1]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; cos[3]                               ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 468        ; 8        ; sine[2]                              ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; HEX4[3]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; HEX5[0]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; DRAM_UDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DRAM_DQ[9]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; sumcos[20]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; sumcos[27]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; sumcos[31]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; sumcos[28]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; sumcos[19]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ; 30         ; 1B       ; sumcos[23]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; HEX5[1]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; sumcos[9]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; sumcos[21]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ; 42         ; 1B       ; sumcos[25]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DRAM_CLK                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; HEX5[2]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; HEX5[7]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; HEX5[4]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; VGA_VS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGA_B[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; VGA_HS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; ADC_CLK_10                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; MAX10_CLK2_50                        ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; HEX5[3]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; HEX5[5]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; HEX5[6]                              ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; DRAM_CKE                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; VGA_B[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; VGA_B[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; MAX10_CLK1_50                        ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; DRAM_ADDR[8]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; DRAM_ADDR[9]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; DRAM_ADDR[11]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; VGA_G[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; VGA_G[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; DRAM_ADDR[7]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; DRAM_ADDR[12]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; VGA_B[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; VGA_G[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; DRAM_ADDR[5]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; DRAM_ADDR[6]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; DRAM_ADDR[10]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; DRAM_BA[0]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; DRAM_BA[1]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; DRAM_ADDR[0]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 244        ; 5        ; DRAM_ADDR[3]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DRAM_ADDR[4]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DRAM_CS_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; DRAM_CAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; DRAM_RAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; VGA_R[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; GSENSOR_SDI                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 174        ; 4        ; GSENSOR_SDO                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DRAM_ADDR[2]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DRAM_WE_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DRAM_DQ[7]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DRAM_LDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; VGA_G[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DRAM_ADDR[1]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DRAM_DQ[6]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DRAM_DQ[5]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; VGA_R[3]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; VGA_R[2]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; ARDUINO_IO[5]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; GSENSOR_INT[2]                       ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; GSENSOR_INT[1]                       ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; ARDUINO_IO[12]                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; DRAM_DQ[1]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DRAM_DQ[0]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DRAM_DQ[4]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; PLL|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 400.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 312 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 37.5 MHz                                                       ;
; Freq max lock                 ; 81.27 MHz                                                      ;
; M VCO Tap                     ; 0                                                              ;
; M Initial                     ; 1                                                              ;
; M value                       ; 8                                                              ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                           ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; MAX10_CLK1_50                                                  ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------+
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 50  ; 1.0 MHz          ; 0 (0 ps)    ; 0.11 (312 ps)    ; 50/50      ; C0      ; 400           ; 200/200 Even ; --            ; 1       ; 0       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 25  ; 2.0 MHz          ; 0 (0 ps)    ; 0.23 (312 ps)    ; 50/50      ; C1      ; 200           ; 100/100 Even ; --            ; 1       ; 0       ; PLL|altpll_component|auto_generated|pll1|clk[2] ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)    ; 22.50 (312 ps)   ; 50/50      ; C2      ; 2             ; 1/1 Even     ; --            ; 1       ; 0       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |QPSK1                                                                                                                                  ; 880 (1)     ; 651 (0)                   ; 0 (0)         ; 36864       ; 5    ; 1          ; 2            ; 2       ; 0         ; 212  ; 0            ; 229 (1)      ; 228 (0)           ; 423 (0)          ; 0          ; |QPSK1                                                                                                                                                                                                                                                                                                                                            ; QPSK1                             ; work         ;
;    |dds:DDS|                                                                                                                            ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 0          ; |QPSK1|dds:DDS                                                                                                                                                                                                                                                                                                                                    ; dds                               ; work         ;
;       |adder:uut0|                                                                                                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0          ; |QPSK1|dds:DDS|adder:uut0                                                                                                                                                                                                                                                                                                                         ; adder                             ; work         ;
;       |rom_sine0:rom0|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom0                                                                                                                                                                                                                                                                                                                     ; rom_sine0                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_6d81:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_6d81                   ; work         ;
;       |rom_sine0:rom1|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom1                                                                                                                                                                                                                                                                                                                     ; rom_sine0                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_6d81:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_6d81                   ; work         ;
;    |pll:PLL|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|pll:PLL                                                                                                                                                                                                                                                                                                                                    ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|pll:PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|pll:PLL|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                        ; work         ;
;    |qpsk_jt:QPSK_JT|                                                                                                                    ; 68 (4)      ; 68 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 68 (4)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT                                                                                                                                                                                                                                                                                                                            ; qpsk_jt                           ; work         ;
;       |mac:MACcos|                                                                                                                      ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos                                                                                                                                                                                                                                                                                                                 ; mac                               ; work         ;
;          |altmult_accum:altmult_accum_component|                                                                                        ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component                                                                                                                                                                                                                                                                           ; altmult_accum                     ; work         ;
;             |mult_accum_3en2:auto_generated|                                                                                            ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated                                                                                                                                                                                                                                            ; mult_accum_3en2                   ; work         ;
;                |ded_mult_ph71:ded_mult1|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1                                                                                                                                                                                                                    ; ded_mult_ph71                     ; work         ;
;                |zaccum_hhj:zaccum2|                                                                                                     ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2                                                                                                                                                                                                                         ; zaccum_hhj                        ; work         ;
;                   |accum_jrj:accum|                                                                                                     ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2|accum_jrj:accum                                                                                                                                                                                                         ; accum_jrj                         ; work         ;
;       |mac:MACsin|                                                                                                                      ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin                                                                                                                                                                                                                                                                                                                 ; mac                               ; work         ;
;          |altmult_accum:altmult_accum_component|                                                                                        ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component                                                                                                                                                                                                                                                                           ; altmult_accum                     ; work         ;
;             |mult_accum_3en2:auto_generated|                                                                                            ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated                                                                                                                                                                                                                                            ; mult_accum_3en2                   ; work         ;
;                |ded_mult_ph71:ded_mult1|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1                                                                                                                                                                                                                    ; ded_mult_ph71                     ; work         ;
;                |zaccum_hhj:zaccum2|                                                                                                     ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2                                                                                                                                                                                                                         ; zaccum_hhj                        ; work         ;
;                   |accum_jrj:accum|                                                                                                     ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |QPSK1|qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2|accum_jrj:accum                                                                                                                                                                                                         ; accum_jrj                         ; work         ;
;    |qpsk_tz:QPSK_TZ|                                                                                                                    ; 61 (53)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (49)      ; 0 (0)             ; 4 (4)            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ                                                                                                                                                                                                                                                                                                                            ; qpsk_tz                           ; work         ;
;       |add:ADD|                                                                                                                         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD                                                                                                                                                                                                                                                                                                                    ; add                               ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;             |add_sub_t4h:auto_generated|                                                                                                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|qpsk_tz:QPSK_TZ|add:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_t4h:auto_generated                                                                                                                                                                                                                                                       ; add_sub_t4h                       ; work         ;
;    |qseq:QSEQ|                                                                                                                          ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; 0          ; |QPSK1|qseq:QSEQ                                                                                                                                                                                                                                                                                                                                  ; qseq                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 26 (0)            ; 64 (0)           ; 0          ; |QPSK1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 26 (0)            ; 64 (0)           ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 26 (0)            ; 64 (0)           ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 26 (4)            ; 64 (0)           ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 143 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 22 (0)            ; 64 (0)           ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 143 (102)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (44)      ; 22 (21)           ; 64 (38)          ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |QPSK1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 580 (22)    ; 468 (20)                  ; 0 (0)         ; 20480       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (2)      ; 200 (20)          ; 268 (0)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 558 (0)     ; 448 (0)                   ; 0 (0)         ; 20480       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 180 (0)           ; 268 (0)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 558 (156)   ; 448 (122)                 ; 0 (0)         ; 20480       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (34)     ; 180 (65)          ; 268 (55)         ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 47 (47)           ; 25 (0)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_h7c:auto_generated|                                                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_h7c:auto_generated                                                                                                                              ; mux_h7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20480       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eb14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20480       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated                                                                                                                                                 ; altsyncram_eb14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 100 (100)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 13 (13)           ; 52 (52)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 69 (1)      ; 66 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 44 (0)            ; 22 (1)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 50 (0)      ; 50 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 20 (0)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (4)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 10 (0)            ; 1 (1)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 92 (9)      ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 77 (0)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vqh:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated                                                             ; cntr_vqh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_6ki:auto_generated|                                                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated                                                                                      ; cntr_6ki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_5rh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5rh:auto_generated                                                                            ; cntr_5rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |QPSK1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK_10      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; MAX10_CLK2_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_CS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_INT[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_INT[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_1           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_2           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_20          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sine[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cos[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_tz[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_jt          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seq             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sumcos[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SDI     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_SDO     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[0]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[1]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[2]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[3]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[4]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[5]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[6]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[7]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[8]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[9]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[10]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[11]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[12]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[13]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[14]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_IO[15]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ARDUINO_RESET_N ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK1_50   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[0]          ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                  ;
+-----------------------------------+-------------------+---------+
; Source Pin / Fanout               ; Pad To Core Index ; Setting ;
+-----------------------------------+-------------------+---------+
; ADC_CLK_10                        ;                   ;         ;
; MAX10_CLK2_50                     ;                   ;         ;
; KEY[1]                            ;                   ;         ;
; SW[0]                             ;                   ;         ;
; SW[1]                             ;                   ;         ;
; SW[2]                             ;                   ;         ;
; SW[3]                             ;                   ;         ;
; SW[4]                             ;                   ;         ;
; SW[5]                             ;                   ;         ;
; SW[6]                             ;                   ;         ;
; SW[7]                             ;                   ;         ;
; SW[8]                             ;                   ;         ;
; SW[9]                             ;                   ;         ;
; GSENSOR_INT[1]                    ;                   ;         ;
; GSENSOR_INT[2]                    ;                   ;         ;
; DRAM_DQ[0]                        ;                   ;         ;
; DRAM_DQ[1]                        ;                   ;         ;
; DRAM_DQ[2]                        ;                   ;         ;
; DRAM_DQ[3]                        ;                   ;         ;
; DRAM_DQ[4]                        ;                   ;         ;
; DRAM_DQ[5]                        ;                   ;         ;
; DRAM_DQ[6]                        ;                   ;         ;
; DRAM_DQ[7]                        ;                   ;         ;
; DRAM_DQ[8]                        ;                   ;         ;
; DRAM_DQ[9]                        ;                   ;         ;
; DRAM_DQ[10]                       ;                   ;         ;
; DRAM_DQ[11]                       ;                   ;         ;
; DRAM_DQ[12]                       ;                   ;         ;
; DRAM_DQ[13]                       ;                   ;         ;
; DRAM_DQ[14]                       ;                   ;         ;
; DRAM_DQ[15]                       ;                   ;         ;
; GSENSOR_SDI                       ;                   ;         ;
; GSENSOR_SDO                       ;                   ;         ;
; ARDUINO_IO[0]                     ;                   ;         ;
; ARDUINO_IO[1]                     ;                   ;         ;
; ARDUINO_IO[2]                     ;                   ;         ;
; ARDUINO_IO[3]                     ;                   ;         ;
; ARDUINO_IO[4]                     ;                   ;         ;
; ARDUINO_IO[5]                     ;                   ;         ;
; ARDUINO_IO[6]                     ;                   ;         ;
; ARDUINO_IO[7]                     ;                   ;         ;
; ARDUINO_IO[8]                     ;                   ;         ;
; ARDUINO_IO[9]                     ;                   ;         ;
; ARDUINO_IO[10]                    ;                   ;         ;
; ARDUINO_IO[11]                    ;                   ;         ;
; ARDUINO_IO[12]                    ;                   ;         ;
; ARDUINO_IO[13]                    ;                   ;         ;
; ARDUINO_IO[14]                    ;                   ;         ;
; ARDUINO_IO[15]                    ;                   ;         ;
; ARDUINO_RESET_N                   ;                   ;         ;
; MAX10_CLK1_50                     ;                   ;         ;
; KEY[0]                            ;                   ;         ;
;      - dds:DDS|adder:uut0|sum[6]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[7]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[8]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[9]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[10] ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[11] ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[12] ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[13] ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[14] ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[15] ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[5]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[4]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[3]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[2]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[1]  ; 0                 ; 6       ;
;      - dds:DDS|adder:uut0|sum[0]  ; 0                 ; 6       ;
+-----------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                                                                                                                                                                                                                                                                                                  ; PIN_N5             ; 227     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                      ; PIN_B8             ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                               ; PIN_P11            ; 18      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                               ; PIN_P11            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 337     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 5       ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 78      ; Async. clear, Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 69      ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X42_Y36_N31     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X39_Y36_N20 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X39_Y36_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X40_Y35_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X40_Y35_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X41_Y33_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X40_Y33_N21     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X40_Y33_N27     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X41_Y33_N10 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X39_Y36_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9               ; LCCOMB_X39_Y36_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X39_Y36_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X40_Y36_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X39_Y36_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X42_Y36_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X42_Y36_N27     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X41_Y36_N7      ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X41_Y36_N9      ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X42_Y36_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X43_Y36_N9      ; 32      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X40_Y35_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X37_Y32_N12 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X37_Y30_N16 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X37_Y31_N19     ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X37_Y31_N20 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X38_Y32_N6  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X38_Y32_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X42_Y33_N1      ; 167     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~1                                                                                                                                                                                               ; LCCOMB_X38_Y33_N18 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X37_Y29_N26 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X37_Y31_N24 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X40_Y31_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X36_Y31_N30 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated|counter_reg_bit[3]~0                                                         ; LCCOMB_X36_Y31_N28 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5rh:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X40_Y31_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X38_Y31_N4  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X36_Y31_N24 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~8                                                                                                                                                                                                              ; LCCOMB_X41_Y32_N28 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~9                                                                                                                                                                                                              ; LCCOMB_X41_Y32_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X41_Y32_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X37_Y32_N16 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]~34                                                                                                                                                                                                                          ; LCCOMB_X38_Y33_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X39_Y31_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X38_Y32_N0  ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                                                            ; PIN_N5          ; 227     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; MAX10_CLK1_50                                                                                                         ; PIN_P11         ; 18      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X43_Y40_N0 ; 337     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                            ; PLL_1           ; 5       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                            ; PLL_1           ; 78      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                            ; PLL_1           ; 69      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X42_Y33_N1   ; 167     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF      ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; ROM              ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1    ; sin3.mif ; M9K_X33_Y35_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; ROM              ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 2    ; sin3.mif ; M9K_X33_Y35_N0, M9K_X33_Y36_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 10           ; 2048         ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 20480 ; 2048                        ; 10                          ; 2048                        ; 10                          ; 20480               ; 3    ; None     ; M9K_X33_Y28_N0, M9K_X33_Y30_N0, M9K_X33_Y29_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |QPSK1|dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;8;(00000110) (6) (6) (06)    ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;
;16;(00001101) (15) (13) (0D)    ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;
;24;(00010011) (23) (19) (13)    ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;
;32;(00011001) (31) (25) (19)    ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;
;40;(00011111) (37) (31) (1F)    ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;48;(00100101) (45) (37) (25)    ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;
;56;(00101011) (53) (43) (2B)    ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;(00101111) (57) (47) (2F)   ;(00110000) (60) (48) (30)   ;
;64;(00110001) (61) (49) (31)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;
;72;(00110111) (67) (55) (37)    ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00111001) (71) (57) (39)   ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;
;80;(00111100) (74) (60) (3C)    ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;
;88;(01000010) (102) (66) (42)    ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;(01000110) (106) (70) (46)   ;
;96;(01000111) (107) (71) (47)    ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;(01001011) (113) (75) (4B)   ;
;104;(01001100) (114) (76) (4C)    ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;(01010000) (120) (80) (50)   ;(01010000) (120) (80) (50)   ;
;112;(01010001) (121) (81) (51)    ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;
;120;(01010110) (126) (86) (56)    ;(01010110) (126) (86) (56)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01011000) (130) (88) (58)   ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;
;128;(01011010) (132) (90) (5A)    ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;
;136;(01011111) (137) (95) (5F)    ;(01011111) (137) (95) (5F)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;
;144;(01100011) (143) (99) (63)    ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100101) (145) (101) (65)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;
;152;(01100110) (146) (102) (66)    ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;(01101000) (150) (104) (68)   ;(01101000) (150) (104) (68)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;
;160;(01101010) (152) (106) (6A)    ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;
;168;(01101101) (155) (109) (6D)    ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;
;176;(01110001) (161) (113) (71)    ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;
;184;(01110011) (163) (115) (73)    ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;
;192;(01110110) (166) (118) (76)    ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;200;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;
;208;(01111010) (172) (122) (7A)    ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;
;216;(01111100) (174) (124) (7C)    ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;
;224;(01111101) (175) (125) (7D)    ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;
;232;(01111110) (176) (126) (7E)    ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;240;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;248;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;256;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;264;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;272;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;
;280;(01111110) (176) (126) (7E)    ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;
;288;(01111101) (175) (125) (7D)    ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;
;296;(01111100) (174) (124) (7C)    ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;
;304;(01111010) (172) (122) (7A)    ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;312;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;
;320;(01110110) (166) (118) (76)    ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;
;328;(01110011) (163) (115) (73)    ;(01110011) (163) (115) (73)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;
;336;(01110000) (160) (112) (70)    ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;
;344;(01101101) (155) (109) (6D)    ;(01101101) (155) (109) (6D)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101010) (152) (106) (6A)   ;
;352;(01101010) (152) (106) (6A)    ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101000) (150) (104) (68)   ;(01101000) (150) (104) (68)   ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;
;360;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(01100101) (145) (101) (65)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100011) (143) (99) (63)   ;(01100011) (143) (99) (63)   ;
;368;(01100010) (142) (98) (62)    ;(01100010) (142) (98) (62)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01011111) (137) (95) (5F)   ;(01011111) (137) (95) (5F)   ;
;376;(01011110) (136) (94) (5E)    ;(01011110) (136) (94) (5E)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;(01011100) (134) (92) (5C)   ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;
;384;(01011010) (132) (90) (5A)    ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011000) (130) (88) (58)   ;(01011000) (130) (88) (58)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01010110) (126) (86) (56)   ;
;392;(01010101) (125) (85) (55)    ;(01010101) (125) (85) (55)   ;(01010100) (124) (84) (54)   ;(01010100) (124) (84) (54)   ;(01010011) (123) (83) (53)   ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;(01010001) (121) (81) (51)   ;
;400;(01010001) (121) (81) (51)    ;(01010000) (120) (80) (50)   ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;(01001110) (116) (78) (4E)   ;(01001110) (116) (78) (4E)   ;(01001101) (115) (77) (4D)   ;(01001100) (114) (76) (4C)   ;
;408;(01001100) (114) (76) (4C)    ;(01001011) (113) (75) (4B)   ;(01001010) (112) (74) (4A)   ;(01001010) (112) (74) (4A)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;(01000111) (107) (71) (47)   ;
;416;(01000111) (107) (71) (47)    ;(01000110) (106) (70) (46)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;(01000100) (104) (68) (44)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;
;424;(01000001) (101) (65) (41)    ;(01000001) (101) (65) (41)   ;(01000000) (100) (64) (40)   ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;
;432;(00111100) (74) (60) (3C)    ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111001) (71) (57) (39)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;
;440;(00110110) (66) (54) (36)    ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;
;448;(00110000) (60) (48) (30)    ;(00110000) (60) (48) (30)   ;(00101111) (57) (47) (2F)   ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(00101100) (54) (44) (2C)   ;(00101011) (53) (43) (2B)   ;
;456;(00101011) (53) (43) (2B)    ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;(00100110) (46) (38) (26)   ;(00100101) (45) (37) (25)   ;
;464;(00100101) (45) (37) (25)    ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;
;472;(00011111) (37) (31) (1F)    ;(00011110) (36) (30) (1E)   ;(00011101) (35) (29) (1D)   ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;
;480;(00011001) (31) (25) (19)    ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;
;488;(00010010) (22) (18) (12)    ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;
;496;(00001100) (14) (12) (0C)    ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;
;504;(00000110) (6) (6) (06)    ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;
;512;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;
;520;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110101) (365) (245) (F5)   ;
;528;(11110100) (364) (244) (F4)    ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110010) (362) (242) (F2)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;
;536;(11101110) (356) (238) (EE)    ;(11101101) (355) (237) (ED)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;
;544;(11101000) (350) (232) (E8)    ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;
;552;(11100010) (342) (226) (E2)    ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;(11011110) (336) (222) (DE)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;
;560;(11011100) (334) (220) (DC)    ;(11011011) (333) (219) (DB)   ;(11011010) (332) (218) (DA)   ;(11011001) (331) (217) (D9)   ;(11011001) (331) (217) (D9)   ;(11011000) (330) (216) (D8)   ;(11010111) (327) (215) (D7)   ;(11010110) (326) (214) (D6)   ;
;568;(11010110) (326) (214) (D6)    ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010010) (322) (210) (D2)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;
;576;(11010000) (320) (208) (D0)    ;(11001111) (317) (207) (CF)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(11001011) (313) (203) (CB)   ;
;584;(11001010) (312) (202) (CA)    ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;(11000110) (306) (198) (C6)   ;(11000101) (305) (197) (C5)   ;
;592;(11000100) (304) (196) (C4)    ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;(11000010) (302) (194) (C2)   ;(11000010) (302) (194) (C2)   ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;
;600;(10111111) (277) (191) (BF)    ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111101) (275) (189) (BD)   ;(10111100) (274) (188) (BC)   ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111010) (272) (186) (BA)   ;
;608;(10111010) (272) (186) (BA)    ;(10111001) (271) (185) (B9)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10110111) (267) (183) (B7)   ;(10110111) (267) (183) (B7)   ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;
;616;(10110101) (265) (181) (B5)    ;(10110100) (264) (180) (B4)   ;(10110011) (263) (179) (B3)   ;(10110011) (263) (179) (B3)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110001) (261) (177) (B1)   ;(10110000) (260) (176) (B0)   ;
;624;(10110000) (260) (176) (B0)    ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10101110) (256) (174) (AE)   ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101100) (254) (172) (AC)   ;(10101100) (254) (172) (AC)   ;
;632;(10101011) (253) (171) (AB)    ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101000) (250) (168) (A8)   ;(10101000) (250) (168) (A8)   ;(10100111) (247) (167) (A7)   ;
;640;(10100110) (246) (166) (A6)    ;(10100110) (246) (166) (A6)   ;(10100101) (245) (165) (A5)   ;(10100101) (245) (165) (A5)   ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100011) (243) (163) (A3)   ;(10100011) (243) (163) (A3)   ;
;648;(10100010) (242) (162) (A2)    ;(10100010) (242) (162) (A2)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10011111) (237) (159) (9F)   ;(10011111) (237) (159) (9F)   ;
;656;(10011110) (236) (158) (9E)    ;(10011110) (236) (158) (9E)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011100) (234) (156) (9C)   ;(10011100) (234) (156) (9C)   ;(10011011) (233) (155) (9B)   ;(10011011) (233) (155) (9B)   ;
;664;(10011010) (232) (154) (9A)    ;(10011010) (232) (154) (9A)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;(10010111) (227) (151) (97)   ;
;672;(10010111) (227) (151) (97)    ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;
;680;(10010011) (223) (147) (93)    ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;
;688;(10010000) (220) (144) (90)    ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10001110) (216) (142) (8E)   ;(10001110) (216) (142) (8E)   ;
;696;(10001110) (216) (142) (8E)    ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001011) (213) (139) (8B)   ;
;704;(10001011) (213) (139) (8B)    ;(10001011) (213) (139) (8B)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;
;712;(10001001) (211) (137) (89)    ;(10001001) (211) (137) (89)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;
;720;(10000111) (207) (135) (87)    ;(10000111) (207) (135) (87)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000101) (205) (133) (85)   ;
;728;(10000101) (205) (133) (85)    ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;
;736;(10000100) (204) (132) (84)    ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;
;744;(10000011) (203) (131) (83)    ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;752;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;760;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;768;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;776;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;784;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;
;792;(10000011) (203) (131) (83)    ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;
;800;(10000100) (204) (132) (84)    ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;
;808;(10000101) (205) (133) (85)    ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;
;816;(10000111) (207) (135) (87)    ;(10000111) (207) (135) (87)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;
;824;(10001001) (211) (137) (89)    ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;
;832;(10001011) (213) (139) (8B)    ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;
;840;(10001110) (216) (142) (8E)    ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;
;848;(10010001) (221) (145) (91)    ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;
;856;(10010100) (224) (148) (94)    ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;
;864;(10010111) (227) (151) (97)    ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;
;872;(10011011) (233) (155) (9B)    ;(10011011) (233) (155) (9B)   ;(10011100) (234) (156) (9C)   ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;(10011110) (236) (158) (9E)   ;
;880;(10011111) (237) (159) (9F)    ;(10011111) (237) (159) (9F)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;(10100010) (242) (162) (A2)   ;
;888;(10100011) (243) (163) (A3)    ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;(10100101) (245) (165) (A5)   ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;
;896;(10100111) (247) (167) (A7)    ;(10101000) (250) (168) (A8)   ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;(10101011) (253) (171) (AB)   ;
;904;(10101100) (254) (172) (AC)    ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10110000) (260) (176) (B0)   ;
;912;(10110001) (261) (177) (B1)    ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;
;920;(10110110) (266) (182) (B6)    ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10111001) (271) (185) (B9)   ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;
;928;(10111011) (273) (187) (BB)    ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;(10111111) (277) (191) (BF)   ;
;936;(11000000) (300) (192) (C0)    ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;
;944;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;(11001000) (310) (200) (C8)   ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001010) (312) (202) (CA)   ;
;952;(11001011) (313) (203) (CB)    ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;(11001111) (317) (207) (CF)   ;(11010000) (320) (208) (D0)   ;
;960;(11010001) (321) (209) (D1)    ;(11010010) (322) (210) (D2)   ;(11010010) (322) (210) (D2)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;
;968;(11010111) (327) (215) (D7)    ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;
;976;(11011101) (335) (221) (DD)    ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;(11100000) (340) (224) (E0)   ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;
;984;(11100011) (343) (227) (E3)    ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;
;992;(11101001) (351) (233) (E9)    ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;
;1000;(11101111) (357) (239) (EF)    ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;
;1008;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;
;1016;(11111100) (374) (252) (FC)    ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |QPSK1|dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;8;(00000110) (6) (6) (06)    ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;
;16;(00001101) (15) (13) (0D)    ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;
;24;(00010011) (23) (19) (13)    ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;
;32;(00011001) (31) (25) (19)    ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;
;40;(00011111) (37) (31) (1F)    ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;48;(00100101) (45) (37) (25)    ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;
;56;(00101011) (53) (43) (2B)    ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;(00101111) (57) (47) (2F)   ;(00110000) (60) (48) (30)   ;
;64;(00110001) (61) (49) (31)    ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;
;72;(00110111) (67) (55) (37)    ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00111001) (71) (57) (39)   ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;
;80;(00111100) (74) (60) (3C)    ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;
;88;(01000010) (102) (66) (42)    ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;(01000110) (106) (70) (46)   ;
;96;(01000111) (107) (71) (47)    ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;(01001011) (113) (75) (4B)   ;
;104;(01001100) (114) (76) (4C)    ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;(01010000) (120) (80) (50)   ;(01010000) (120) (80) (50)   ;
;112;(01010001) (121) (81) (51)    ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;
;120;(01010110) (126) (86) (56)    ;(01010110) (126) (86) (56)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01011000) (130) (88) (58)   ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;
;128;(01011010) (132) (90) (5A)    ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;
;136;(01011111) (137) (95) (5F)    ;(01011111) (137) (95) (5F)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;
;144;(01100011) (143) (99) (63)    ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100101) (145) (101) (65)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;
;152;(01100110) (146) (102) (66)    ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;(01101000) (150) (104) (68)   ;(01101000) (150) (104) (68)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;
;160;(01101010) (152) (106) (6A)    ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;
;168;(01101101) (155) (109) (6D)    ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;
;176;(01110001) (161) (113) (71)    ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;
;184;(01110011) (163) (115) (73)    ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;
;192;(01110110) (166) (118) (76)    ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;200;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;
;208;(01111010) (172) (122) (7A)    ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;
;216;(01111100) (174) (124) (7C)    ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;
;224;(01111101) (175) (125) (7D)    ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;
;232;(01111110) (176) (126) (7E)    ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;240;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;248;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;256;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;264;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;272;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;
;280;(01111110) (176) (126) (7E)    ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;
;288;(01111101) (175) (125) (7D)    ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;
;296;(01111100) (174) (124) (7C)    ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;
;304;(01111010) (172) (122) (7A)    ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111000) (170) (120) (78)   ;(01111000) (170) (120) (78)   ;
;312;(01111000) (170) (120) (78)    ;(01111000) (170) (120) (78)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;
;320;(01110110) (166) (118) (76)    ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;
;328;(01110011) (163) (115) (73)    ;(01110011) (163) (115) (73)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;
;336;(01110000) (160) (112) (70)    ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;
;344;(01101101) (155) (109) (6D)    ;(01101101) (155) (109) (6D)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;(01101010) (152) (106) (6A)   ;
;352;(01101010) (152) (106) (6A)    ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101000) (150) (104) (68)   ;(01101000) (150) (104) (68)   ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;
;360;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(01100101) (145) (101) (65)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100011) (143) (99) (63)   ;(01100011) (143) (99) (63)   ;
;368;(01100010) (142) (98) (62)    ;(01100010) (142) (98) (62)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01011111) (137) (95) (5F)   ;(01011111) (137) (95) (5F)   ;
;376;(01011110) (136) (94) (5E)    ;(01011110) (136) (94) (5E)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;(01011100) (134) (92) (5C)   ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;
;384;(01011010) (132) (90) (5A)    ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011000) (130) (88) (58)   ;(01011000) (130) (88) (58)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01010110) (126) (86) (56)   ;
;392;(01010101) (125) (85) (55)    ;(01010101) (125) (85) (55)   ;(01010100) (124) (84) (54)   ;(01010100) (124) (84) (54)   ;(01010011) (123) (83) (53)   ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;(01010001) (121) (81) (51)   ;
;400;(01010001) (121) (81) (51)    ;(01010000) (120) (80) (50)   ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;(01001110) (116) (78) (4E)   ;(01001110) (116) (78) (4E)   ;(01001101) (115) (77) (4D)   ;(01001100) (114) (76) (4C)   ;
;408;(01001100) (114) (76) (4C)    ;(01001011) (113) (75) (4B)   ;(01001010) (112) (74) (4A)   ;(01001010) (112) (74) (4A)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;(01000111) (107) (71) (47)   ;
;416;(01000111) (107) (71) (47)    ;(01000110) (106) (70) (46)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;(01000100) (104) (68) (44)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;
;424;(01000001) (101) (65) (41)    ;(01000001) (101) (65) (41)   ;(01000000) (100) (64) (40)   ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;
;432;(00111100) (74) (60) (3C)    ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111001) (71) (57) (39)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;
;440;(00110110) (66) (54) (36)    ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;
;448;(00110000) (60) (48) (30)    ;(00110000) (60) (48) (30)   ;(00101111) (57) (47) (2F)   ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(00101100) (54) (44) (2C)   ;(00101011) (53) (43) (2B)   ;
;456;(00101011) (53) (43) (2B)    ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;(00100110) (46) (38) (26)   ;(00100101) (45) (37) (25)   ;
;464;(00100101) (45) (37) (25)    ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;
;472;(00011111) (37) (31) (1F)    ;(00011110) (36) (30) (1E)   ;(00011101) (35) (29) (1D)   ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;
;480;(00011001) (31) (25) (19)    ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;
;488;(00010010) (22) (18) (12)    ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;
;496;(00001100) (14) (12) (0C)    ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;
;504;(00000110) (6) (6) (06)    ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;
;512;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;
;520;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110101) (365) (245) (F5)   ;
;528;(11110100) (364) (244) (F4)    ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110010) (362) (242) (F2)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;
;536;(11101110) (356) (238) (EE)    ;(11101101) (355) (237) (ED)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;
;544;(11101000) (350) (232) (E8)    ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;
;552;(11100010) (342) (226) (E2)    ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;(11011110) (336) (222) (DE)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;
;560;(11011100) (334) (220) (DC)    ;(11011011) (333) (219) (DB)   ;(11011010) (332) (218) (DA)   ;(11011001) (331) (217) (D9)   ;(11011001) (331) (217) (D9)   ;(11011000) (330) (216) (D8)   ;(11010111) (327) (215) (D7)   ;(11010110) (326) (214) (D6)   ;
;568;(11010110) (326) (214) (D6)    ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010010) (322) (210) (D2)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;
;576;(11010000) (320) (208) (D0)    ;(11001111) (317) (207) (CF)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(11001011) (313) (203) (CB)   ;
;584;(11001010) (312) (202) (CA)    ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;(11000110) (306) (198) (C6)   ;(11000101) (305) (197) (C5)   ;
;592;(11000100) (304) (196) (C4)    ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;(11000010) (302) (194) (C2)   ;(11000010) (302) (194) (C2)   ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;
;600;(10111111) (277) (191) (BF)    ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111101) (275) (189) (BD)   ;(10111100) (274) (188) (BC)   ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111010) (272) (186) (BA)   ;
;608;(10111010) (272) (186) (BA)    ;(10111001) (271) (185) (B9)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10110111) (267) (183) (B7)   ;(10110111) (267) (183) (B7)   ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;
;616;(10110101) (265) (181) (B5)    ;(10110100) (264) (180) (B4)   ;(10110011) (263) (179) (B3)   ;(10110011) (263) (179) (B3)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110001) (261) (177) (B1)   ;(10110000) (260) (176) (B0)   ;
;624;(10110000) (260) (176) (B0)    ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10101110) (256) (174) (AE)   ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101100) (254) (172) (AC)   ;(10101100) (254) (172) (AC)   ;
;632;(10101011) (253) (171) (AB)    ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101000) (250) (168) (A8)   ;(10101000) (250) (168) (A8)   ;(10100111) (247) (167) (A7)   ;
;640;(10100110) (246) (166) (A6)    ;(10100110) (246) (166) (A6)   ;(10100101) (245) (165) (A5)   ;(10100101) (245) (165) (A5)   ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100011) (243) (163) (A3)   ;(10100011) (243) (163) (A3)   ;
;648;(10100010) (242) (162) (A2)    ;(10100010) (242) (162) (A2)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10011111) (237) (159) (9F)   ;(10011111) (237) (159) (9F)   ;
;656;(10011110) (236) (158) (9E)    ;(10011110) (236) (158) (9E)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011100) (234) (156) (9C)   ;(10011100) (234) (156) (9C)   ;(10011011) (233) (155) (9B)   ;(10011011) (233) (155) (9B)   ;
;664;(10011010) (232) (154) (9A)    ;(10011010) (232) (154) (9A)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;(10010111) (227) (151) (97)   ;
;672;(10010111) (227) (151) (97)    ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;
;680;(10010011) (223) (147) (93)    ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;
;688;(10010000) (220) (144) (90)    ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10001110) (216) (142) (8E)   ;(10001110) (216) (142) (8E)   ;
;696;(10001110) (216) (142) (8E)    ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001011) (213) (139) (8B)   ;
;704;(10001011) (213) (139) (8B)    ;(10001011) (213) (139) (8B)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;
;712;(10001001) (211) (137) (89)    ;(10001001) (211) (137) (89)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;
;720;(10000111) (207) (135) (87)    ;(10000111) (207) (135) (87)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000101) (205) (133) (85)   ;
;728;(10000101) (205) (133) (85)    ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;
;736;(10000100) (204) (132) (84)    ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;
;744;(10000011) (203) (131) (83)    ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;752;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;760;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;768;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;776;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;784;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;
;792;(10000011) (203) (131) (83)    ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;
;800;(10000100) (204) (132) (84)    ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;(10000101) (205) (133) (85)   ;
;808;(10000101) (205) (133) (85)    ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;
;816;(10000111) (207) (135) (87)    ;(10000111) (207) (135) (87)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;
;824;(10001001) (211) (137) (89)    ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;
;832;(10001011) (213) (139) (8B)    ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;
;840;(10001110) (216) (142) (8E)    ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;
;848;(10010001) (221) (145) (91)    ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;
;856;(10010100) (224) (148) (94)    ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010101) (225) (149) (95)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;
;864;(10010111) (227) (151) (97)    ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;
;872;(10011011) (233) (155) (9B)    ;(10011011) (233) (155) (9B)   ;(10011100) (234) (156) (9C)   ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;(10011110) (236) (158) (9E)   ;
;880;(10011111) (237) (159) (9F)    ;(10011111) (237) (159) (9F)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;(10100010) (242) (162) (A2)   ;
;888;(10100011) (243) (163) (A3)    ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;(10100101) (245) (165) (A5)   ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;
;896;(10100111) (247) (167) (A7)    ;(10101000) (250) (168) (A8)   ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;(10101011) (253) (171) (AB)   ;
;904;(10101100) (254) (172) (AC)    ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10110000) (260) (176) (B0)   ;
;912;(10110001) (261) (177) (B1)    ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;
;920;(10110110) (266) (182) (B6)    ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10111001) (271) (185) (B9)   ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;
;928;(10111011) (273) (187) (BB)    ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;(10111111) (277) (191) (BF)   ;
;936;(11000000) (300) (192) (C0)    ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;
;944;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;(11001000) (310) (200) (C8)   ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001010) (312) (202) (CA)   ;
;952;(11001011) (313) (203) (CB)    ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;(11001111) (317) (207) (CF)   ;(11010000) (320) (208) (D0)   ;
;960;(11010001) (321) (209) (D1)    ;(11010010) (322) (210) (D2)   ;(11010010) (322) (210) (D2)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;
;968;(11010111) (327) (215) (D7)    ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;
;976;(11011101) (335) (221) (DD)    ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;(11100000) (340) (224) (E0)   ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;
;984;(11100011) (343) (227) (E3)    ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;
;992;(11101001) (351) (233) (E9)    ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;
;1000;(11101111) (357) (239) (EF)    ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;
;1008;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;
;1016;(11111100) (374) (252) (FC)    ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 1           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 2           ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 2           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                 ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|mac_out4     ; Simple Multiplier (9-bit) ; DSPOUT_X28_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|mac_mult3 ;                           ; DSPMULT_X28_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|mac_out4     ; Simple Multiplier (9-bit) ; DSPOUT_X28_Y35_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qpsk_jt:QPSK_JT|mac:MACsin|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|ded_mult_ph71:ded_mult1|mac_mult3 ;                           ; DSPMULT_X28_Y35_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 959 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 11 / 5,382 ( < 1 % )    ;
; C4 interconnects      ; 373 / 106,704 ( < 1 % ) ;
; Direct links          ; 290 / 148,641 ( < 1 % ) ;
; Global clocks         ; 7 / 20 ( 35 % )         ;
; Local interconnects   ; 556 / 49,760 ( 1 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 34 / 5,406 ( < 1 % )    ;
; R4 interconnects      ; 647 / 147,764 ( < 1 % ) ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.43) ; Number of LABs  (Total = 77) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 10                           ;
; 2                                           ; 2                            ;
; 3                                           ; 4                            ;
; 4                                           ; 1                            ;
; 5                                           ; 3                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 3                            ;
; 11                                          ; 3                            ;
; 12                                          ; 3                            ;
; 13                                          ; 2                            ;
; 14                                          ; 5                            ;
; 15                                          ; 8                            ;
; 16                                          ; 32                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.87) ; Number of LABs  (Total = 77) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 32                           ;
; 1 Clock                            ; 55                           ;
; 1 Clock enable                     ; 30                           ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 5                            ;
; 2 Clock enables                    ; 8                            ;
; 2 Clocks                           ; 11                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.08) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 5                            ;
; 2                                            ; 4                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 3                            ;
; 16                                           ; 4                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 5                            ;
; 20                                           ; 3                            ;
; 21                                           ; 4                            ;
; 22                                           ; 3                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 4                            ;
; 29                                           ; 3                            ;
; 30                                           ; 4                            ;
; 31                                           ; 3                            ;
; 32                                           ; 9                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.22) ; Number of LABs  (Total = 77) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 20                           ;
; 2                                               ; 6                            ;
; 3                                               ; 8                            ;
; 4                                               ; 7                            ;
; 5                                               ; 3                            ;
; 6                                               ; 3                            ;
; 7                                               ; 2                            ;
; 8                                               ; 6                            ;
; 9                                               ; 0                            ;
; 10                                              ; 2                            ;
; 11                                              ; 2                            ;
; 12                                              ; 3                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 2                            ;
; 16                                              ; 6                            ;
; 17                                              ; 1                            ;
; 18                                              ; 1                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 1                            ;
; 24                                              ; 0                            ;
; 25                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.90) ; Number of LABs  (Total = 77) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 8                            ;
; 3                                           ; 4                            ;
; 4                                           ; 10                           ;
; 5                                           ; 5                            ;
; 6                                           ; 1                            ;
; 7                                           ; 5                            ;
; 8                                           ; 2                            ;
; 9                                           ; 2                            ;
; 10                                          ; 2                            ;
; 11                                          ; 4                            ;
; 12                                          ; 1                            ;
; 13                                          ; 5                            ;
; 14                                          ; 4                            ;
; 15                                          ; 3                            ;
; 16                                          ; 1                            ;
; 17                                          ; 0                            ;
; 18                                          ; 3                            ;
; 19                                          ; 1                            ;
; 20                                          ; 2                            ;
; 21                                          ; 4                            ;
; 22                                          ; 4                            ;
; 23                                          ; 0                            ;
; 24                                          ; 0                            ;
; 25                                          ; 1                            ;
; 26                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 149          ; 0            ; 149          ; 0            ; 0            ; 216       ; 149          ; 0            ; 216       ; 216       ; 0            ; 63           ; 0            ; 0            ; 52           ; 0            ; 63           ; 52           ; 0            ; 0            ; 35           ; 63           ; 0            ; 0            ; 0            ; 0            ; 0            ; 216       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 67           ; 216          ; 67           ; 216          ; 216          ; 0         ; 67           ; 216          ; 0         ; 0         ; 216          ; 153          ; 216          ; 216          ; 164          ; 216          ; 153          ; 164          ; 216          ; 216          ; 181          ; 153          ; 216          ; 216          ; 216          ; 216          ; 216          ; 0         ; 216          ; 216          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_CLK_10          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK2_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_CS_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_INT[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_INT[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_2               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_20              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sine[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cos[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_tz[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_jt              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seq                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sumcos[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SDI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_SDO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                      ;
+---------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; Source Clock(s)                                               ; Destination Clock(s)                                           ; Delay Added in ns ;
+---------------------------------------------------------------+----------------------------------------------------------------+-------------------+
; MAX10_CLK1_50,PLL|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_10                                                     ; 76.5              ;
; PLL|altpll_component|auto_generated|pll1|clk[2]               ; ADC_CLK_10                                                     ; 25.7              ;
; PLL|altpll_component|auto_generated|pll1|clk[0]               ; ADC_CLK_10,PLL|altpll_component|auto_generated|pll1|clk[3],I/O ; 14.2              ;
; altera_reserved_tck                                           ; altera_reserved_tck                                            ; 3.8               ;
; MAX10_CLK1_50                                                 ; MAX10_CLK1_50                                                  ; 3.3               ;
+---------------------------------------------------------------+----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                     ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; qpsk_jt:QPSK_JT|seq_jt                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                        ; 6.720             ;
; qseq:QSEQ|seq                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                        ; 6.389             ;
; qpsk_tz:QPSK_TZ|data[1]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 6.010             ;
; qpsk_tz:QPSK_TZ|data[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.972             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[2]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[1]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[0]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[2]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[1]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[0]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                        ; 5.361             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[3]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                        ; 5.060             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[3]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                        ; 5.060             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[6]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                        ; 4.963             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[5]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                        ; 4.963             ;
; dds:DDS|rom_sine0:rom0|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                        ; 4.963             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[6]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                        ; 4.918             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[5]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                        ; 4.918             ;
; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|q_a[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                        ; 4.918             ;
; qpsk_jt:QPSK_JT|low_bit                                                                                                                                                                                                                                                   ; qpsk_jt:QPSK_JT|seq_jt                                                                                                                                                                                                                   ; 0.668             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.505             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.357             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.357             ;
; dds:DDS|adder:uut0|sum[8]                                                                                                                                                                                                                                                 ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[14]                                                                                                                                                                                                                                                ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[13]                                                                                                                                                                                                                                                ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[12]                                                                                                                                                                                                                                                ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[11]                                                                                                                                                                                                                                                ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[10]                                                                                                                                                                                                                                                ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[9]                                                                                                                                                                                                                                                 ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; dds:DDS|adder:uut0|sum[15]                                                                                                                                                                                                                                                ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.348             ;
; qpsk_jt:QPSK_JT|high_bit                                                                                                                                                                                                                                                  ; qpsk_jt:QPSK_JT|seq_jt                                                                                                                                                                                                                   ; 0.341             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.125             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.125             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.125             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.125             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_address_reg0               ; 0.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                    ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                    ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                     ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                     ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                     ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                     ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                     ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                     ; 0.097             ;
; dds:DDS|adder:uut0|sum[6]                                                                                                                                                                                                                                                 ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.096             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a0~porta_datain_reg0                ; 0.086             ;
; dds:DDS|adder:uut0|sum[7]                                                                                                                                                                                                                                                 ; dds:DDS|rom_sine0:rom1|altsyncram:altsyncram_component|altsyncram_6d81:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                    ; 0.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.083             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.080             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a7~porta_datain_reg0                ; 0.069             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~porta_datain_reg0                ; 0.069             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a5~porta_datain_reg0                ; 0.061             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a8~porta_datain_reg0                ; 0.057             ;
; qpsk_jt:QPSK_JT|mac:MACcos|altmult_accum:altmult_accum_component|mult_accum_3en2:auto_generated|zaccum_hhj:zaccum2|accum_jrj:accum|acc_ffa[31]                                                                                                                            ; qpsk_jt:QPSK_JT|high_bit                                                                                                                                                                                                                 ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; 0.056             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.051             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated|counter_reg_bit[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a4~portb_address_reg0               ; 0.051             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a6~porta_datain_reg0                ; 0.050             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb14:auto_generated|ram_block1a9~porta_datain_reg0                ; 0.049             ;
; qseq:QSEQ|seq1[3]                                                                                                                                                                                                                                                         ; qseq:QSEQ|seq1[0]                                                                                                                                                                                                                        ; 0.049             ;
; qseq:QSEQ|seq1[2]                                                                                                                                                                                                                                                         ; qseq:QSEQ|seq1[3]                                                                                                                                                                                                                        ; 0.028             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 82 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "QPSK1"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" as MAX 10 PLL type File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 63 pins of 212 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'QPSK1.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -phase 0.11 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[0]} {PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 0.23 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[2]} {PLL|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 22.50 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[3]} {PLL|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
    Info (332111): 1000.000 PLL|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  500.000 PLL|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    5.000 PLL|altpll_component|auto_generated|pll1|clk[3]
Info (176353): Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_1) File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: e:/communication/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 870
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 63 (unused VREF, 2.5V VCCIO, 0 input, 63 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Warning (15064): PLL "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "clk_1~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
Warning (15064): PLL "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "clk_2~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
Warning (15064): PLL "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "clk_20~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.94 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (169177): 52 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 9
    Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 11
    Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 35
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D12 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at C12 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at A12 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at B12 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at A13 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at A14 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at B14 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at F15 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 41
    Info (169178): Pin GSENSOR_INT[1] uses I/O standard 3.3-V LVTTL at Y14 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 52
    Info (169178): Pin GSENSOR_INT[2] uses I/O standard 3.3-V LVTTL at Y13 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 52
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at Y21 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at Y20 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AA21 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at Y22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at W22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at W20 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at V21 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P21 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at H22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at G22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at G20 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at G19 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F22 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169178): Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 54
    Info (169178): Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 55
    Info (169178): Pin ARDUINO_IO[0] uses I/O standard 3.3-V LVTTL at AB5 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[1] uses I/O standard 3.3-V LVTTL at AB6 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[2] uses I/O standard 3.3-V LVTTL at AB7 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[3] uses I/O standard 3.3-V LVTTL at AB8 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[4] uses I/O standard 3.3-V LVTTL at AB9 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[5] uses I/O standard 3.3-V LVTTL at Y10 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[6] uses I/O standard 3.3-V LVTTL at AA11 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[7] uses I/O standard 3.3-V LVTTL at AA12 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[8] uses I/O standard 3.3-V LVTTL at AB17 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[9] uses I/O standard 3.3-V LVTTL at AA17 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[10] uses I/O standard 3.3-V LVTTL at AB19 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[11] uses I/O standard 3.3-V LVTTL at AA19 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[12] uses I/O standard 3.3-V LVTTL at Y19 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[13] uses I/O standard 3.3-V LVTTL at AB20 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[14] uses I/O standard 3.3-V LVTTL at AB21 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_IO[15] uses I/O standard 3.3-V LVTTL at AA20 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169178): Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 59
    Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 10
    Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8 File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 35
Warning (14579): Pin clk_1 uses I/O standard 2.5 V located at J1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin clk_2 uses I/O standard 2.5 V located at F1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin clk_20 uses I/O standard 2.5 V located at G1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[0] uses I/O standard 2.5 V located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[1] uses I/O standard 2.5 V located at H4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[2] uses I/O standard 2.5 V located at J10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[3] uses I/O standard 2.5 V located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[4] uses I/O standard 2.5 V located at J4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[5] uses I/O standard 2.5 V located at H11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[6] uses I/O standard 2.5 V located at H3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sine[7] uses I/O standard 2.5 V located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[0] uses I/O standard 2.5 V located at G3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[1] uses I/O standard 2.5 V located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[2] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[3] uses I/O standard 2.5 V located at J9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[4] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[5] uses I/O standard 2.5 V located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[6] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin cos[7] uses I/O standard 2.5 V located at F3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[0] uses I/O standard 2.5 V located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[1] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[2] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[3] uses I/O standard 2.5 V located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[4] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[5] uses I/O standard 2.5 V located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[6] uses I/O standard 2.5 V located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_tz[7] uses I/O standard 2.5 V located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin out_jt uses I/O standard 2.5 V located at D1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seq uses I/O standard 2.5 V located at E11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin data[0] uses I/O standard 2.5 V located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin data[1] uses I/O standard 2.5 V located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[0] uses I/O standard 2.5 V located at E6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[1] uses I/O standard 2.5 V located at J8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[2] uses I/O standard 2.5 V located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[3] uses I/O standard 2.5 V located at G4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[4] uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[5] uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[6] uses I/O standard 2.5 V located at E4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[7] uses I/O standard 2.5 V located at C3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[8] uses I/O standard 2.5 V located at D5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[9] uses I/O standard 2.5 V located at L2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[10] uses I/O standard 2.5 V located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[11] uses I/O standard 2.5 V located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[12] uses I/O standard 2.5 V located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[13] uses I/O standard 2.5 V located at B2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[14] uses I/O standard 2.5 V located at F7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[15] uses I/O standard 2.5 V located at E8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[16] uses I/O standard 2.5 V located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[17] uses I/O standard 2.5 V located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[18] uses I/O standard 2.5 V located at D3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[19] uses I/O standard 2.5 V located at K8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[20] uses I/O standard 2.5 V located at K2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[21] uses I/O standard 2.5 V located at L8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[22] uses I/O standard 2.5 V located at E1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[23] uses I/O standard 2.5 V located at K9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[24] uses I/O standard 2.5 V located at F2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[25] uses I/O standard 2.5 V located at L9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[26] uses I/O standard 2.5 V located at J3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[27] uses I/O standard 2.5 V located at K4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[28] uses I/O standard 2.5 V located at K6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[29] uses I/O standard 2.5 V located at E3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[30] uses I/O standard 2.5 V located at D2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sumcos[31] uses I/O standard 2.5 V located at K5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (169064): Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 20
    Info (169065): Pin GSENSOR_SDI has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 54
    Info (169065): Pin GSENSOR_SDO has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 55
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 58
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: E:/Communication/Quartus/Work/DPSK/qpsk1.v Line: 59
Info (144001): Generated suppressed messages file E:/Communication/Quartus/Work/DPSK/QPSK1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 6030 megabytes
    Info: Processing ended: Fri Mar 01 19:14:09 2019
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:01


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Communication/Quartus/Work/DPSK/QPSK1.fit.smsg.


