
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'senior design project' 
 * Target:  'Target 1' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "stm32l0xx.h"

/*  ARM::CMSIS:RTOS2:Keil RTX5:Library:5.5.0 */
#define RTE_CMSIS_RTOS2                 /* CMSIS-RTOS2 */
        #define RTE_CMSIS_RTOS2_RTX5            /* CMSIS-RTOS2 Keil RTX5 */
/*  Keil.STM32CubeMX::Device:STM32Cube Framework:STM32CubeMX:1.1.0 */
#define RTE_DEVICE_FRAMEWORK_CUBE_MX
/*  Keil.STM32CubeMX::Device:STM32Cube HAL:1.10.0 */
#define RTE_DEVICE_CUBE_MX_HAL
/*  Keil::CMSIS Driver:I2C:1.0.0 */
#define RTE_Drivers_I2C1                /* Driver I2C1 */
        #define RTE_Drivers_I2C2                /* Driver I2C2 */
        #define RTE_Drivers_I2C3                /* Driver I2C3 */
/*  Keil::CMSIS Driver:I2C:Multi-Slave:1.0.1 */
#define RTE_Drivers_I2C_MultiSlave      /* Driver I2C Multi-Slave */
/*  Keil::CMSIS Driver:USART:USART Async:1.1.0 */
#define RTE_Drivers_USART1_Async        /* Driver USART1 */
        #define RTE_Drivers_USART2_Async        /* Driver USART2 */
        #define RTE_Drivers_USART4_Async        /* Driver USART4 */
        #define RTE_Drivers_USART5_Async        /* Driver USART5 */


#endif /* RTE_COMPONENTS_H */
