0.7
2020.1
May 27 2020
19:59:15
/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.sim/sim_1/impl/timing/xsim/counter_bench_time_impl.v,1645475327,verilog,,,,binary_cnt;counter_top;glbl;onehot_cnt;ripple_cnt,,,,,,,,
/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/sim_1/new/counter_bench.vhd,1645475322,vhdl,,,,counter_bench,,,,,,,,
