TimeQuest Timing Analyzer report for sdcard
Mon Aug 05 00:42:03 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50'
 13. Slow 1200mV 85C Model Setup: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 14. Slow 1200mV 85C Model Hold: 'clk_50'
 15. Slow 1200mV 85C Model Hold: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk_50'
 28. Slow 1200mV 0C Model Setup: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 29. Slow 1200mV 0C Model Hold: 'clk_50'
 30. Slow 1200mV 0C Model Hold: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk_50'
 42. Fast 1200mV 0C Model Setup: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 43. Fast 1200mV 0C Model Hold: 'clk_50'
 44. Fast 1200mV 0C Model Hold: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; sdcard                                             ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; clk_50                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                                                                                                              ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] } ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                 ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                          ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 401.28 MHz ; 250.0 MHz       ; clk_50                                                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 471.7 MHz  ; 471.7 MHz       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;                                                               ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -1.492 ; -15.406       ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -1.120 ; -43.645       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -0.060 ; -0.060        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.345  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -3.000 ; -22.000       ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -1.000 ; -45.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.492 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.427      ;
; -1.409 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.344      ;
; -1.376 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.311      ;
; -1.293 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.228      ;
; -1.259 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.194      ;
; -1.178 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.113      ;
; -1.161 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.425     ; 1.731      ;
; -1.142 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 2.077      ;
; -1.080 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.425     ; 1.650      ;
; -1.062 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.997      ;
; -1.043 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.425     ; 1.613      ;
; -1.028 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.963      ;
; -1.027 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.311      ;
; -1.026 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.961      ;
; -1.026 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.960      ;
; -1.025 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.309      ;
; -1.022 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.957      ;
; -1.021 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.305      ;
; -0.966 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.425     ; 1.536      ;
; -0.946 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.881      ;
; -0.945 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.880      ;
; -0.944 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.228      ;
; -0.931 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.425     ; 1.501      ;
; -0.913 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.847      ;
; -0.912 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.846      ;
; -0.912 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.847      ;
; -0.911 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.195      ;
; -0.911 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.195      ;
; -0.910 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.845      ;
; -0.909 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.193      ;
; -0.909 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.844      ;
; -0.908 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.192      ;
; -0.906 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.841      ;
; -0.906 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.841      ;
; -0.905 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.189      ;
; -0.905 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.189      ;
; -0.848 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.425     ; 1.418      ;
; -0.830 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.764      ;
; -0.829 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.764      ;
; -0.828 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.762      ;
; -0.828 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.112      ;
; -0.828 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.112      ;
; -0.797 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.731      ;
; -0.797 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.731      ;
; -0.795 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.079      ;
; -0.795 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.729      ;
; -0.795 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.730      ;
; -0.795 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.079      ;
; -0.794 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.078      ;
; -0.793 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.077      ;
; -0.793 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.728      ;
; -0.792 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.076      ;
; -0.791 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.725      ;
; -0.790 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.725      ;
; -0.790 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.725      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.073      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.724      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.073      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.073      ;
; -0.788 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 2.072      ;
; -0.714 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.649      ;
; -0.714 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.648      ;
; -0.714 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.648      ;
; -0.713 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.997      ;
; -0.712 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.996      ;
; -0.712 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.996      ;
; -0.696 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 1.615      ;
; -0.690 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 1.609      ;
; -0.690 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 1.609      ;
; -0.681 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.615      ;
; -0.681 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.615      ;
; -0.680 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.614      ;
; -0.679 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.613      ;
; -0.679 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.963      ;
; -0.678 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.613      ;
; -0.678 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.962      ;
; -0.678 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.612      ;
; -0.677 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.961      ;
; -0.676 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.960      ;
; -0.675 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.609      ;
; -0.675 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.609      ;
; -0.674 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.609      ;
; -0.673 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.608      ;
; -0.673 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.957      ;
; -0.673 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.608      ;
; -0.673 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.957      ;
; -0.672 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.956      ;
; -0.672 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.607      ;
; -0.672 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.956      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.955      ;
; -0.615 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 1.534      ;
; -0.599 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.533      ;
; -0.598 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.060     ; 1.533      ;
; -0.598 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.532      ;
; -0.598 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.532      ;
; -0.597 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.881      ;
; -0.597 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.881      ;
; -0.596 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.289      ; 1.880      ;
; -0.580 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 1.499      ;
; -0.578 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 1.497      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                                                                                                                                                                          ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.120 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.054      ;
; -1.120 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.054      ;
; -1.119 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.053      ;
; -1.118 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.052      ;
; -1.118 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.052      ;
; -1.118 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.052      ;
; -1.118 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.052      ;
; -1.118 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.052      ;
; -1.117 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.051      ;
; -1.117 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.051      ;
; -1.117 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.051      ;
; -1.116 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.050      ;
; -1.112 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.046      ;
; -1.111 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.045      ;
; -1.110 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.044      ;
; -1.109 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.043      ;
; -1.109 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.043      ;
; -1.108 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.042      ;
; -1.108 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.042      ;
; -1.108 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.042      ;
; -1.107 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.041      ;
; -1.107 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.041      ;
; -1.105 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.039      ;
; -1.104 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 2.038      ;
; -1.096 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.096 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 2.031      ;
; -1.037 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.971      ;
; -1.037 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.971      ;
; -1.037 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.971      ;
; -1.037 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.971      ;
; -1.034 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.968      ;
; -1.034 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.968      ;
; -1.034 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.968      ;
; -1.034 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.968      ;
; -0.958 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.892      ;
; -0.958 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.892      ;
; -0.957 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.891      ;
; -0.957 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.891      ;
; -0.957 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.891      ;
; -0.956 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.890      ;
; -0.956 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.890      ;
; -0.955 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.889      ;
; -0.950 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.884      ;
; -0.948 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.882      ;
; -0.947 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.423     ; 1.519      ;
; -0.947 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.881      ;
; -0.946 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.880      ;
; -0.946 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.880      ;
; -0.943 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.877      ;
; -0.943 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.423     ; 1.515      ;
; -0.943 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.423     ; 1.515      ;
; -0.943 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.423     ; 1.515      ;
; -0.943 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.423     ; 1.515      ;
; -0.938 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.873      ;
; -0.938 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.873      ;
; -0.938 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.873      ;
; -0.938 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.873      ;
; -0.938 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.873      ;
; -0.938 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.873      ;
; -0.919 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.853      ;
; -0.918 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.852      ;
; -0.917 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.851      ;
; -0.917 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.851      ;
; -0.917 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.851      ;
; -0.916 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.850      ;
; -0.916 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.850      ;
; -0.916 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.850      ;
; -0.915 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.849      ;
; -0.913 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.848      ;
; -0.912 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.847      ;
; -0.912 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.847      ;
; -0.911 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.846      ;
; -0.911 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.846      ;
; -0.911 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.845      ;
; -0.911 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.846      ;
; -0.910 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.844      ;
; -0.910 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.845      ;
; -0.910 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.845      ;
; -0.909 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.843      ;
; -0.908 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.843      ;
; -0.908 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.842      ;
; -0.908 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.842      ;
; -0.908 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.842      ;
; -0.908 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.061     ; 1.842      ;
; -0.907 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.842      ;
; -0.907 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.060     ; 1.842      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.060 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50      ; 0.000        ; 2.413      ; 2.739      ;
; 0.462  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.044      ;
; 0.478  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.060      ;
; 0.536  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 0.769      ;
; 0.536  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 0.769      ;
; 0.537  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 0.770      ;
; 0.538  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 0.771      ;
; 0.539  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 0.772      ;
; 0.541  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 0.774      ;
; 0.550  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.768      ;
; 0.550  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.768      ;
; 0.551  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.769      ;
; 0.551  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.769      ;
; 0.552  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.770      ;
; 0.552  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.770      ;
; 0.552  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.770      ;
; 0.553  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.771      ;
; 0.555  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.773      ;
; 0.572  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.154      ;
; 0.573  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.155      ;
; 0.573  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50      ; -0.500       ; 2.413      ; 2.872      ;
; 0.574  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.156      ;
; 0.575  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 0.793      ;
; 0.587  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.170      ;
; 0.588  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.170      ;
; 0.590  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.172      ;
; 0.683  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.265      ;
; 0.684  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.266      ;
; 0.685  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.268      ;
; 0.685  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.267      ;
; 0.686  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.268      ;
; 0.697  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.280      ;
; 0.699  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.282      ;
; 0.699  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.282      ;
; 0.700  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.282      ;
; 0.702  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.284      ;
; 0.795  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.378      ;
; 0.795  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.377      ;
; 0.796  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.378      ;
; 0.797  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.380      ;
; 0.797  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.380      ;
; 0.797  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.379      ;
; 0.809  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.392      ;
; 0.809  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.392      ;
; 0.811  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.044      ;
; 0.811  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.394      ;
; 0.811  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.394      ;
; 0.812  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.045      ;
; 0.812  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.394      ;
; 0.812  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.395      ;
; 0.824  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.057      ;
; 0.825  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.043      ;
; 0.825  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.058      ;
; 0.826  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.044      ;
; 0.826  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.044      ;
; 0.826  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.059      ;
; 0.827  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.045      ;
; 0.827  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.045      ;
; 0.827  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.060      ;
; 0.828  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.061      ;
; 0.837  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.062      ; 1.056      ;
; 0.838  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.056      ;
; 0.839  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.057      ;
; 0.839  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.062      ; 1.058      ;
; 0.840  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.058      ;
; 0.840  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.058      ;
; 0.841  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.059      ;
; 0.842  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.060      ;
; 0.842  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.060      ;
; 0.844  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.062      ;
; 0.907  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.490      ;
; 0.907  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.490      ;
; 0.907  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.425      ; 1.489      ;
; 0.909  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.492      ;
; 0.909  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.492      ;
; 0.910  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.493      ;
; 0.921  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.154      ;
; 0.921  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.504      ;
; 0.921  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.504      ;
; 0.922  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.155      ;
; 0.922  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.505      ;
; 0.923  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.506      ;
; 0.924  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.157      ;
; 0.924  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.507      ;
; 0.927  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.426      ; 1.510      ;
; 0.935  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.062      ; 1.154      ;
; 0.935  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.153      ;
; 0.936  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.169      ;
; 0.936  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.154      ;
; 0.937  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.170      ;
; 0.937  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.155      ;
; 0.937  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.062      ; 1.156      ;
; 0.937  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.155      ;
; 0.938  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.076      ; 1.171      ;
; 0.938  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.156      ;
; 0.939  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.157      ;
; 0.939  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.061      ; 1.157      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.345 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.075      ; 0.577      ;
; 0.360 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.577      ;
; 0.365 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.075      ; 0.597      ;
; 0.406 ; RegisterX:inst5|data[6]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.623      ;
; 0.474 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.054      ;
; 0.491 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.071      ;
; 0.508 ; sendcmd:inst3|RegisterX:inst|data[3]  ; sendcmd:inst3|RegisterX:inst|data[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.725      ;
; 0.514 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.731      ;
; 0.549 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.075      ; 0.781      ;
; 0.554 ; sendcmd:inst3|RegisterX:inst|data[2]  ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.771      ;
; 0.559 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.777      ;
; 0.562 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.780      ;
; 0.564 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.782      ;
; 0.574 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.792      ;
; 0.579 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.796      ;
; 0.580 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.797      ;
; 0.581 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.798      ;
; 0.582 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.799      ;
; 0.584 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.164      ;
; 0.584 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.164      ;
; 0.588 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.805      ;
; 0.589 ; sendcmd:inst3|RegisterX:inst|data[18] ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.807      ;
; 0.591 ; sendcmd:inst3|RegisterX:inst|data[11] ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; sendcmd:inst3|RegisterX:inst|data[12] ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; sendcmd:inst3|RegisterX:inst|data[16] ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; sendcmd:inst3|RegisterX:inst|data[27] ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.808      ;
; 0.591 ; sendcmd:inst3|RegisterX:inst|data[29] ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.808      ;
; 0.592 ; sendcmd:inst3|RegisterX:inst|data[17] ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; sendcmd:inst3|RegisterX:inst|data[19] ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; sendcmd:inst3|RegisterX:inst|data[20] ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; sendcmd:inst3|RegisterX:inst|data[24] ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.809      ;
; 0.592 ; sendcmd:inst3|RegisterX:inst|data[25] ; sendcmd:inst3|RegisterX:inst|data[24] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.809      ;
; 0.592 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.809      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[5]  ; sendcmd:inst3|RegisterX:inst|data[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.810      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[6]  ; sendcmd:inst3|RegisterX:inst|data[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.810      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[7]  ; sendcmd:inst3|RegisterX:inst|data[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.810      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[13] ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[15] ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[21] ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; sendcmd:inst3|RegisterX:inst|data[22] ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.811      ;
; 0.594 ; sendcmd:inst3|RegisterX:inst|data[14] ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.812      ;
; 0.594 ; sendcmd:inst3|RegisterX:inst|data[28] ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.811      ;
; 0.595 ; sendcmd:inst3|RegisterX:inst|data[10] ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.813      ;
; 0.596 ; sendcmd:inst3|RegisterX:inst|data[26] ; sendcmd:inst3|RegisterX:inst|data[25] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.813      ;
; 0.600 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.180      ;
; 0.601 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.181      ;
; 0.684 ; RegisterX:inst5|data[1]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.901      ;
; 0.690 ; sendcmd:inst3|RegisterX:inst|data[1]  ; sendcmd:inst3|RegisterX:inst|data[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.907      ;
; 0.693 ; sendcmd:inst3|RegisterX:inst|data[4]  ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.910      ;
; 0.694 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.274      ;
; 0.710 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.290      ;
; 0.711 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.928      ;
; 0.711 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.928      ;
; 0.720 ; sendcmd:inst3|RegisterX:inst|data[9]  ; sendcmd:inst3|RegisterX:inst|data[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 0.938      ;
; 0.728 ; sendcmd:inst3|RegisterX:inst|data[8]  ; sendcmd:inst3|RegisterX:inst|data[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.945      ;
; 0.777 ; sendcmd:inst3|RegisterX:inst|data[30] ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 0.994      ;
; 0.798 ; sendcmd:inst3|RegisterX:inst|data[23] ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.015      ;
; 0.799 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.016      ;
; 0.834 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.051      ;
; 0.834 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 1.052      ;
; 0.836 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.075      ; 1.068      ;
; 0.848 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.425      ; 1.431      ;
; 0.850 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 1.068      ;
; 0.851 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 1.069      ;
; 0.853 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.070      ;
; 0.855 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.072      ;
; 0.855 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.072      ;
; 0.856 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.073      ;
; 0.858 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.075      ;
; 0.860 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.077      ;
; 0.876 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.093      ;
; 0.877 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.075      ; 1.109      ;
; 0.911 ; RegisterX:inst5|data[6]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.128      ;
; 0.927 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.425      ; 1.509      ;
; 0.933 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; -0.287     ; 0.803      ;
; 0.944 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 1.162      ;
; 0.949 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.166      ;
; 0.959 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.423      ; 1.539      ;
; 0.960 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.177      ;
; 0.960 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.177      ;
; 0.960 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.061      ; 1.178      ;
; 0.961 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.178      ;
; 0.961 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.178      ;
; 0.962 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.179      ;
; 0.963 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.180      ;
; 0.963 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.075      ; 1.195      ;
; 0.965 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.182      ;
; 0.965 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.182      ;
; 0.966 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.183      ;
; 0.967 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.184      ;
; 0.968 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.185      ;
; 0.970 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.187      ;
; 0.972 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.189      ;
; 0.998 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.215      ;
; 1.000 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.217      ;
; 1.000 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.217      ;
; 1.015 ; RegisterX:inst5|data[1]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.425      ; 1.597      ;
; 1.038 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.255      ;
; 1.038 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.060      ; 1.255      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                           ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|inst8                   ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[4] ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[5] ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|inst8                   ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[24] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[25] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[26] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[27] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[28] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[29] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[4]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[5]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[6]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[7]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[10] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[11] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[12] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[13] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[14] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[15] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[16] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[17] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[18] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[19] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[20] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[21] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[22] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[2]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[30] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[3]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[8]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[9]  ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.766 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 5.263 ; 5.291 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 6.931 ; 6.930 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 4.904 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.666 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 5.134 ; 5.161 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 6.065 ; 5.995 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 4.798 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                  ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                          ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 456.83 MHz ; 250.0 MHz       ; clk_50                                                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 517.06 MHz ; 500.0 MHz       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -1.189 ; -11.402       ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -0.934 ; -35.316       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -0.057 ; -0.057        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.300  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -3.000 ; -22.000       ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -1.000 ; -45.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.189 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 2.131      ;
; -1.119 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 2.061      ;
; -1.089 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 2.031      ;
; -1.019 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.961      ;
; -0.987 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.929      ;
; -0.922 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.864      ;
; -0.920 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.385     ; 1.530      ;
; -0.887 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.829      ;
; -0.854 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.385     ; 1.464      ;
; -0.821 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.763      ;
; -0.818 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.385     ; 1.428      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.731      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.731      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.728      ;
; -0.771 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 2.031      ;
; -0.771 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 2.031      ;
; -0.771 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.713      ;
; -0.756 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.385     ; 1.366      ;
; -0.753 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 2.013      ;
; -0.722 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.385     ; 1.332      ;
; -0.721 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.663      ;
; -0.719 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.661      ;
; -0.701 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.961      ;
; -0.690 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.631      ;
; -0.689 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.631      ;
; -0.689 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.631      ;
; -0.688 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.629      ;
; -0.688 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.630      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.931      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.931      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.931      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.613      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.613      ;
; -0.670 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.930      ;
; -0.653 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.913      ;
; -0.653 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.913      ;
; -0.652 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.385     ; 1.262      ;
; -0.620 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.561      ;
; -0.619 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.561      ;
; -0.617 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.558      ;
; -0.601 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.861      ;
; -0.601 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.861      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.531      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.531      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.531      ;
; -0.588 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.530      ;
; -0.587 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.529      ;
; -0.585 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.527      ;
; -0.572 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.513      ;
; -0.571 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.831      ;
; -0.571 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.831      ;
; -0.571 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.831      ;
; -0.571 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.513      ;
; -0.570 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.830      ;
; -0.569 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.829      ;
; -0.569 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.511      ;
; -0.567 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.827      ;
; -0.553 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.813      ;
; -0.553 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.813      ;
; -0.551 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.811      ;
; -0.522 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.464      ;
; -0.520 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.461      ;
; -0.520 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.461      ;
; -0.504 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.764      ;
; -0.502 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.430      ;
; -0.501 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.761      ;
; -0.501 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.761      ;
; -0.498 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.426      ;
; -0.490 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.431      ;
; -0.490 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.431      ;
; -0.490 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.431      ;
; -0.489 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.430      ;
; -0.488 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.429      ;
; -0.487 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.429      ;
; -0.485 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.427      ;
; -0.484 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.412      ;
; -0.483 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.425      ;
; -0.472 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.413      ;
; -0.472 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.413      ;
; -0.471 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.731      ;
; -0.470 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.730      ;
; -0.469 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.729      ;
; -0.469 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.411      ;
; -0.469 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.729      ;
; -0.469 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.411      ;
; -0.467 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.727      ;
; -0.465 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.725      ;
; -0.453 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.713      ;
; -0.451 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.711      ;
; -0.451 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.711      ;
; -0.436 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.364      ;
; -0.423 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.364      ;
; -0.421 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 1.363      ;
; -0.420 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.361      ;
; -0.420 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.361      ;
; -0.404 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.664      ;
; -0.403 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.663      ;
; -0.402 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.330      ;
; -0.401 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.265      ; 1.661      ;
; -0.400 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.328      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.934 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.875      ;
; -0.933 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.874      ;
; -0.932 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.873      ;
; -0.932 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.873      ;
; -0.932 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.873      ;
; -0.931 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.872      ;
; -0.931 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.872      ;
; -0.931 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.872      ;
; -0.931 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.872      ;
; -0.931 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.872      ;
; -0.930 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.871      ;
; -0.930 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.871      ;
; -0.929 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.870      ;
; -0.929 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.870      ;
; -0.929 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.870      ;
; -0.929 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.870      ;
; -0.926 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.867      ;
; -0.924 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.865      ;
; -0.923 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.864      ;
; -0.923 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.864      ;
; -0.922 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.863      ;
; -0.922 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.863      ;
; -0.921 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.862      ;
; -0.921 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.862      ;
; -0.920 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.861      ;
; -0.920 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.861      ;
; -0.920 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.861      ;
; -0.918 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.859      ;
; -0.885 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.826      ;
; -0.885 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.826      ;
; -0.885 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.826      ;
; -0.885 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.826      ;
; -0.885 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.826      ;
; -0.885 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.826      ;
; -0.883 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.824      ;
; -0.883 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.824      ;
; -0.883 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.824      ;
; -0.883 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.824      ;
; -0.883 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.824      ;
; -0.883 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.824      ;
; -0.845 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.786      ;
; -0.845 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.786      ;
; -0.845 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.786      ;
; -0.845 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.786      ;
; -0.843 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.784      ;
; -0.843 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.784      ;
; -0.843 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.784      ;
; -0.843 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.784      ;
; -0.796 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.737      ;
; -0.795 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.736      ;
; -0.794 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.735      ;
; -0.794 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.735      ;
; -0.793 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.734      ;
; -0.793 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.734      ;
; -0.793 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.734      ;
; -0.793 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.734      ;
; -0.788 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.729      ;
; -0.785 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.726      ;
; -0.785 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.726      ;
; -0.784 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.725      ;
; -0.784 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.725      ;
; -0.782 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.723      ;
; -0.763 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.384     ; 1.374      ;
; -0.763 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.384     ; 1.374      ;
; -0.763 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.384     ; 1.374      ;
; -0.763 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.384     ; 1.374      ;
; -0.747 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.688      ;
; -0.747 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.688      ;
; -0.747 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.688      ;
; -0.747 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.688      ;
; -0.747 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.688      ;
; -0.747 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.688      ;
; -0.740 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.384     ; 1.351      ;
; -0.736 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.677      ;
; -0.735 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.676      ;
; -0.735 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.676      ;
; -0.734 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.675      ;
; -0.734 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.675      ;
; -0.733 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.674      ;
; -0.733 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.674      ;
; -0.732 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.673      ;
; -0.731 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.672      ;
; -0.730 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.671      ;
; -0.730 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[24] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.671      ;
; -0.730 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.671      ;
; -0.730 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.671      ;
; -0.730 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.671      ;
; -0.730 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.671      ;
; -0.729 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.670      ;
; -0.729 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.670      ;
; -0.728 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.669      ;
; -0.728 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.669      ;
; -0.728 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[25] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.669      ;
; -0.728 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.669      ;
; -0.728 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[24] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.669      ;
; -0.727 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.668      ;
; -0.726 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.667      ;
; -0.726 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.667      ;
; -0.726 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[25] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.667      ;
; -0.702 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.054     ; 1.643      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.057 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50      ; 0.000        ; 2.224      ; 2.521      ;
; 0.411  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 0.940      ;
; 0.423  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 0.952      ;
; 0.479  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50      ; -0.500       ; 2.224      ; 2.557      ;
; 0.483  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.694      ;
; 0.483  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.694      ;
; 0.484  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.695      ;
; 0.485  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.696      ;
; 0.486  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.697      ;
; 0.488  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.699      ;
; 0.494  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.692      ;
; 0.495  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.693      ;
; 0.495  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.693      ;
; 0.496  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.694      ;
; 0.496  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.695      ;
; 0.497  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.695      ;
; 0.498  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.696      ;
; 0.500  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.029      ;
; 0.500  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.698      ;
; 0.505  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.034      ;
; 0.507  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.036      ;
; 0.512  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.041      ;
; 0.514  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.044      ;
; 0.516  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.714      ;
; 0.519  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.048      ;
; 0.594  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.123      ;
; 0.596  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.125      ;
; 0.601  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.131      ;
; 0.601  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.130      ;
; 0.603  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.132      ;
; 0.603  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.133      ;
; 0.608  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.137      ;
; 0.610  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.140      ;
; 0.611  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.141      ;
; 0.615  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.144      ;
; 0.690  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.220      ;
; 0.690  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.219      ;
; 0.692  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.221      ;
; 0.697  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.227      ;
; 0.697  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.226      ;
; 0.698  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.228      ;
; 0.699  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.229      ;
; 0.700  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.230      ;
; 0.704  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.233      ;
; 0.706  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.236      ;
; 0.707  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.237      ;
; 0.708  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.238      ;
; 0.727  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.938      ;
; 0.730  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.941      ;
; 0.732  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.943      ;
; 0.733  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.944      ;
; 0.737  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.948      ;
; 0.739  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.950      ;
; 0.740  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.938      ;
; 0.740  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 0.951      ;
; 0.741  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.939      ;
; 0.742  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.940      ;
; 0.742  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.055      ; 0.941      ;
; 0.743  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.941      ;
; 0.743  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.941      ;
; 0.744  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.942      ;
; 0.745  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.943      ;
; 0.747  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.945      ;
; 0.749  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.947      ;
; 0.749  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.947      ;
; 0.749  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.055      ; 0.948      ;
; 0.751  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.949      ;
; 0.752  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.950      ;
; 0.756  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.954      ;
; 0.756  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 0.954      ;
; 0.786  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.316      ;
; 0.786  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.385      ; 1.315      ;
; 0.787  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.317      ;
; 0.793  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.323      ;
; 0.794  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.324      ;
; 0.795  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.325      ;
; 0.795  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.325      ;
; 0.796  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.326      ;
; 0.797  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.327      ;
; 0.803  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.333      ;
; 0.804  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.334      ;
; 0.808  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.386      ; 1.338      ;
; 0.816  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 1.027      ;
; 0.819  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 1.030      ;
; 0.826  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 1.037      ;
; 0.828  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 1.039      ;
; 0.829  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 1.040      ;
; 0.829  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.055      ; 1.028      ;
; 0.829  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 1.027      ;
; 0.831  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 1.029      ;
; 0.832  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 1.030      ;
; 0.832  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 1.030      ;
; 0.835  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.067      ; 1.046      ;
; 0.836  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.055      ; 1.035      ;
; 0.838  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 1.036      ;
; 0.838  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.055      ; 1.037      ;
; 0.839  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.054      ; 1.037      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                                                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.300 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.067      ; 0.511      ;
; 0.313 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.511      ;
; 0.324 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.067      ; 0.535      ;
; 0.358 ; RegisterX:inst5|data[6]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.556      ;
; 0.420 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 0.948      ;
; 0.433 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 0.961      ;
; 0.463 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.661      ;
; 0.473 ; sendcmd:inst3|RegisterX:inst|data[3]  ; sendcmd:inst3|RegisterX:inst|data[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.671      ;
; 0.494 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.067      ; 0.705      ;
; 0.496 ; sendcmd:inst3|RegisterX:inst|data[2]  ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.694      ;
; 0.503 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.701      ;
; 0.505 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.705      ;
; 0.509 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.037      ;
; 0.513 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.041      ;
; 0.517 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.715      ;
; 0.520 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.718      ;
; 0.522 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.050      ;
; 0.522 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.720      ;
; 0.525 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.723      ;
; 0.525 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.053      ;
; 0.528 ; sendcmd:inst3|RegisterX:inst|data[18] ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; sendcmd:inst3|RegisterX:inst|data[12] ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; sendcmd:inst3|RegisterX:inst|data[16] ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; sendcmd:inst3|RegisterX:inst|data[27] ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; sendcmd:inst3|RegisterX:inst|data[29] ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.727      ;
; 0.530 ; sendcmd:inst3|RegisterX:inst|data[20] ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; sendcmd:inst3|RegisterX:inst|data[24] ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; sendcmd:inst3|RegisterX:inst|data[25] ; sendcmd:inst3|RegisterX:inst|data[24] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.728      ;
; 0.531 ; sendcmd:inst3|RegisterX:inst|data[11] ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.729      ;
; 0.531 ; sendcmd:inst3|RegisterX:inst|data[19] ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.729      ;
; 0.531 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; sendcmd:inst3|RegisterX:inst|data[5]  ; sendcmd:inst3|RegisterX:inst|data[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; sendcmd:inst3|RegisterX:inst|data[6]  ; sendcmd:inst3|RegisterX:inst|data[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; sendcmd:inst3|RegisterX:inst|data[7]  ; sendcmd:inst3|RegisterX:inst|data[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; sendcmd:inst3|RegisterX:inst|data[17] ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.730      ;
; 0.533 ; sendcmd:inst3|RegisterX:inst|data[13] ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.731      ;
; 0.533 ; sendcmd:inst3|RegisterX:inst|data[15] ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.731      ;
; 0.533 ; sendcmd:inst3|RegisterX:inst|data[28] ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.731      ;
; 0.534 ; sendcmd:inst3|RegisterX:inst|data[14] ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; sendcmd:inst3|RegisterX:inst|data[21] ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; sendcmd:inst3|RegisterX:inst|data[22] ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; sendcmd:inst3|RegisterX:inst|data[10] ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.733      ;
; 0.535 ; sendcmd:inst3|RegisterX:inst|data[26] ; sendcmd:inst3|RegisterX:inst|data[25] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.733      ;
; 0.602 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.130      ;
; 0.608 ; RegisterX:inst5|data[1]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.806      ;
; 0.614 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.142      ;
; 0.631 ; sendcmd:inst3|RegisterX:inst|data[4]  ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.829      ;
; 0.632 ; sendcmd:inst3|RegisterX:inst|data[1]  ; sendcmd:inst3|RegisterX:inst|data[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.830      ;
; 0.644 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.842      ;
; 0.647 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.845      ;
; 0.657 ; sendcmd:inst3|RegisterX:inst|data[9]  ; sendcmd:inst3|RegisterX:inst|data[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.855      ;
; 0.664 ; sendcmd:inst3|RegisterX:inst|data[8]  ; sendcmd:inst3|RegisterX:inst|data[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.862      ;
; 0.711 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.909      ;
; 0.714 ; sendcmd:inst3|RegisterX:inst|data[30] ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.912      ;
; 0.737 ; sendcmd:inst3|RegisterX:inst|data[23] ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.935      ;
; 0.743 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.067      ; 0.954      ;
; 0.747 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.946      ;
; 0.752 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.950      ;
; 0.756 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.955      ;
; 0.759 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.957      ;
; 0.761 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.959      ;
; 0.764 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.963      ;
; 0.767 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.966      ;
; 0.774 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 0.972      ;
; 0.780 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.067      ; 0.991      ;
; 0.784 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.386      ; 1.314      ;
; 0.815 ; RegisterX:inst5|data[6]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.013      ;
; 0.836 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.034      ;
; 0.846 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; -0.263     ; 0.727      ;
; 0.848 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.046      ;
; 0.848 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.046      ;
; 0.852 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.384      ; 1.380      ;
; 0.852 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.386      ; 1.382      ;
; 0.853 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.051      ;
; 0.854 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.052      ;
; 0.856 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.054      ;
; 0.857 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.055      ;
; 0.858 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.067      ; 1.069      ;
; 0.860 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.058      ;
; 0.863 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.061      ;
; 0.863 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.061      ;
; 0.864 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.062      ;
; 0.864 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.062      ;
; 0.865 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.063      ;
; 0.865 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.063      ;
; 0.866 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.064      ;
; 0.893 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.091      ;
; 0.895 ; RegisterX:inst5|data[1]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.386      ; 1.425      ;
; 0.900 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.098      ;
; 0.902 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.100      ;
; 0.931 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.129      ;
; 0.932 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.054      ; 1.130      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|inst8                   ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[4] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[5] ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|inst8                   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[24] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[25] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[26] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[27] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[28] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[29] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[2]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[30] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[3]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[4]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[5]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[6]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[7]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[8]  ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[10] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[11] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[12] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[13] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[14] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[15] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[16] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[17] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[18] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[19] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[20] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[21] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[22] ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[9]  ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; 0.300  ; 0.516        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.577 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.970 ; 4.962 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 6.453 ; 6.433 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 4.604 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.485 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.853 ; 4.845 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 5.680 ; 5.619 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 4.510 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -0.414 ; -1.419        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -0.178 ; -4.297        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -0.070 ; -0.070        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.180  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                                              ; -3.000 ; -23.238       ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -1.000 ; -45.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.414 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.367      ;
; -0.366 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.319      ;
; -0.347 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.300      ;
; -0.299 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.252      ;
; -0.278 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.231      ;
; -0.229 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.182      ;
; -0.210 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.163      ;
; -0.204 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.232     ; 0.959      ;
; -0.161 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.303      ;
; -0.161 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.114      ;
; -0.157 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.299      ;
; -0.156 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.232     ; 0.911      ;
; -0.147 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.289      ;
; -0.146 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.099      ;
; -0.142 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.095      ;
; -0.142 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 1.094      ;
; -0.134 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.232     ; 0.889      ;
; -0.132 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.085      ;
; -0.109 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.251      ;
; -0.094 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.236      ;
; -0.094 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.047      ;
; -0.093 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.235      ;
; -0.093 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.046      ;
; -0.090 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.232      ;
; -0.089 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.232     ; 0.844      ;
; -0.080 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.222      ;
; -0.079 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.032      ;
; -0.079 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.221      ;
; -0.078 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.031      ;
; -0.075 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 1.027      ;
; -0.075 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 1.027      ;
; -0.075 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.028      ;
; -0.069 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.232     ; 0.824      ;
; -0.065 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.018      ;
; -0.064 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 1.017      ;
; -0.042 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.184      ;
; -0.041 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.183      ;
; -0.027 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.979      ;
; -0.027 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.980      ;
; -0.027 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.979      ;
; -0.026 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.168      ;
; -0.025 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.167      ;
; -0.025 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.167      ;
; -0.022 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.164      ;
; -0.021 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.163      ;
; -0.021 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.232     ; 0.776      ;
; -0.021 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.163      ;
; -0.012 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.154      ;
; -0.012 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.154      ;
; -0.011 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.963      ;
; -0.011 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.964      ;
; -0.011 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.153      ;
; -0.010 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.963      ;
; -0.008 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.960      ;
; -0.007 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.959      ;
; -0.006 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.959      ;
; 0.003  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.950      ;
; 0.003  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.950      ;
; 0.003  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.949      ;
; 0.026  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.116      ;
; 0.027  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.115      ;
; 0.028  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.114      ;
; 0.040  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.912      ;
; 0.041  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.911      ;
; 0.042  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.100      ;
; 0.043  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.099      ;
; 0.043  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.910      ;
; 0.043  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.099      ;
; 0.046  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.096      ;
; 0.047  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.095      ;
; 0.047  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.095      ;
; 0.049  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.895      ;
; 0.053  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.891      ;
; 0.056  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.086      ;
; 0.056  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.896      ;
; 0.056  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.086      ;
; 0.057  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.895      ;
; 0.057  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.085      ;
; 0.058  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.895      ;
; 0.058  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.895      ;
; 0.060  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.892      ;
; 0.061  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.891      ;
; 0.061  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.891      ;
; 0.062  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.882      ;
; 0.062  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.891      ;
; 0.070  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.882      ;
; 0.071  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.882      ;
; 0.071  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.881      ;
; 0.072  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.881      ;
; 0.094  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.048      ;
; 0.096  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.046      ;
; 0.096  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.046      ;
; 0.101  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.843      ;
; 0.108  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.844      ;
; 0.109  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.843      ;
; 0.110  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.842      ;
; 0.111  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.154      ; 1.030      ;
; 0.111  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.034     ; 0.842      ;
; 0.111  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.155      ; 1.031      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.178 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.130      ;
; -0.177 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.129      ;
; -0.175 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.127      ;
; -0.175 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.127      ;
; -0.175 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.127      ;
; -0.174 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.126      ;
; -0.173 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.125      ;
; -0.172 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.124      ;
; -0.172 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.124      ;
; -0.171 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.123      ;
; -0.170 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.122      ;
; -0.170 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.122      ;
; -0.170 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.122      ;
; -0.169 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.121      ;
; -0.168 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.120      ;
; -0.167 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.119      ;
; -0.167 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.119      ;
; -0.167 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.119      ;
; -0.166 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.118      ;
; -0.164 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.116      ;
; -0.164 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.164 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.117      ;
; -0.163 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.115      ;
; -0.162 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.114      ;
; -0.162 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.114      ;
; -0.161 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.113      ;
; -0.161 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.113      ;
; -0.159 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.111      ;
; -0.103 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.055      ;
; -0.102 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.054      ;
; -0.101 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.053      ;
; -0.101 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.053      ;
; -0.101 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.053      ;
; -0.101 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.053      ;
; -0.100 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.052      ;
; -0.100 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.052      ;
; -0.100 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.052      ;
; -0.099 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.051      ;
; -0.099 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.051      ;
; -0.099 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.051      ;
; -0.099 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.051      ;
; -0.099 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.051      ;
; -0.097 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.049      ;
; -0.096 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.048      ;
; -0.093 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.045      ;
; -0.092 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.044      ;
; -0.092 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.044      ;
; -0.091 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.043      ;
; -0.091 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.043      ;
; -0.090 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.042      ;
; -0.089 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.041      ;
; -0.089 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.041      ;
; -0.087 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.039      ;
; -0.087 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.039      ;
; -0.087 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.039      ;
; -0.086 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.038      ;
; -0.084 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.036      ;
; -0.083 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.035      ;
; -0.080 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.032      ;
; -0.079 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.031      ;
; -0.079 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.031      ;
; -0.078 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.030      ;
; -0.078 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.030      ;
; -0.076 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.035     ; 1.028      ;
; -0.072 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.232     ; 0.827      ;
; -0.070 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.023      ;
; -0.070 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.023      ;
; -0.070 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.023      ;
; -0.070 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.023      ;
; -0.070 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.023      ;
; -0.070 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.023      ;
; -0.055 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.008      ;
; -0.055 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.008      ;
; -0.055 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.008      ;
; -0.055 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.008      ;
; -0.055 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.008      ;
; -0.055 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.008      ;
; -0.055 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.232     ; 0.810      ;
; -0.055 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.232     ; 0.810      ;
; -0.055 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.232     ; 0.810      ;
; -0.055 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.232     ; 0.810      ;
; -0.051 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.004      ;
; -0.051 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.004      ;
; -0.049 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.002      ;
; -0.049 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.002      ;
; -0.047 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.000      ;
; -0.047 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 1.000      ;
; -0.046 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 1.000        ; -0.034     ; 0.999      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.070 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50      ; 0.000        ; 1.406      ; 1.555      ;
; 0.247  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.563      ;
; 0.260  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.576      ;
; 0.287  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.414      ;
; 0.287  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.414      ;
; 0.288  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.415      ;
; 0.288  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.415      ;
; 0.288  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.415      ;
; 0.289  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.416      ;
; 0.294  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.413      ;
; 0.294  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.413      ;
; 0.294  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.413      ;
; 0.295  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.296  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.415      ;
; 0.307  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.426      ;
; 0.310  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.626      ;
; 0.312  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.628      ;
; 0.313  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.629      ;
; 0.323  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.639      ;
; 0.323  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.640      ;
; 0.326  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.642      ;
; 0.375  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.691      ;
; 0.376  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.692      ;
; 0.378  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.695      ;
; 0.378  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.694      ;
; 0.379  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.695      ;
; 0.386  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.703      ;
; 0.389  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.705      ;
; 0.389  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.706      ;
; 0.389  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.706      ;
; 0.392  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.708      ;
; 0.436  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.563      ;
; 0.437  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.564      ;
; 0.441  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.758      ;
; 0.441  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.757      ;
; 0.442  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.758      ;
; 0.443  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.562      ;
; 0.444  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.761      ;
; 0.444  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.761      ;
; 0.444  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.760      ;
; 0.445  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.564      ;
; 0.445  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.572      ;
; 0.446  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.573      ;
; 0.447  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.574      ;
; 0.448  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.575      ;
; 0.449  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.576      ;
; 0.451  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.036      ; 0.571      ;
; 0.452  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.571      ;
; 0.452  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.769      ;
; 0.452  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.769      ;
; 0.453  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.572      ;
; 0.454  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.771      ;
; 0.455  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.574      ;
; 0.455  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.772      ;
; 0.455  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.772      ;
; 0.456  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.575      ;
; 0.456  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.773      ;
; 0.457  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.576      ;
; 0.499  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.626      ;
; 0.500  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.627      ;
; 0.503  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.630      ;
; 0.506  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.036      ; 0.626      ;
; 0.506  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.625      ;
; 0.507  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.626      ;
; 0.507  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.824      ;
; 0.507  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.824      ;
; 0.507  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.626      ;
; 0.507  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.232      ; 0.823      ;
; 0.508  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.627      ;
; 0.509  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.036      ; 0.629      ;
; 0.510  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.629      ;
; 0.510  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.827      ;
; 0.510  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.827      ;
; 0.510  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.629      ;
; 0.511  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.638      ;
; 0.511  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.630      ;
; 0.511  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.828      ;
; 0.512  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.639      ;
; 0.514  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.043      ; 0.641      ;
; 0.517  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.835      ;
; 0.518  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.835      ;
; 0.519  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.638      ;
; 0.519  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.233      ; 0.836      ;
; 0.520  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50                                                                                                              ; clk_50      ; 0.000        ; 0.035      ; 0.639      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                                                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.043      ; 0.307      ;
; 0.189 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.307      ;
; 0.191 ; sendcmd:inst3|RegisterX:inst9|data[5] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.043      ; 0.318      ;
; 0.215 ; RegisterX:inst5|data[6]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.333      ;
; 0.253 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.569      ;
; 0.261 ; sendcmd:inst3|RegisterX:inst|data[3]  ; sendcmd:inst3|RegisterX:inst|data[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.379      ;
; 0.266 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.582      ;
; 0.278 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.396      ;
; 0.293 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.043      ; 0.420      ;
; 0.296 ; sendcmd:inst3|RegisterX:inst|data[2]  ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.414      ;
; 0.300 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.425      ;
; 0.310 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.428      ;
; 0.311 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[1]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.429      ;
; 0.313 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.431      ;
; 0.313 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.431      ;
; 0.316 ; sendcmd:inst3|RegisterX:inst|data[6]  ; sendcmd:inst3|RegisterX:inst|data[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sendcmd:inst3|RegisterX:inst|data[7]  ; sendcmd:inst3|RegisterX:inst|data[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sendcmd:inst3|RegisterX:inst|data[11] ; sendcmd:inst3|RegisterX:inst|data[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sendcmd:inst3|RegisterX:inst|data[17] ; sendcmd:inst3|RegisterX:inst|data[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sendcmd:inst3|RegisterX:inst|data[18] ; sendcmd:inst3|RegisterX:inst|data[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sendcmd:inst3|RegisterX:inst9|data[3] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.632      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[5]  ; sendcmd:inst3|RegisterX:inst|data[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[12] ; sendcmd:inst3|RegisterX:inst|data[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[13] ; sendcmd:inst3|RegisterX:inst|data[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[14] ; sendcmd:inst3|RegisterX:inst|data[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[15] ; sendcmd:inst3|RegisterX:inst|data[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[16] ; sendcmd:inst3|RegisterX:inst|data[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[19] ; sendcmd:inst3|RegisterX:inst|data[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[21] ; sendcmd:inst3|RegisterX:inst|data[20] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[22] ; sendcmd:inst3|RegisterX:inst|data[21] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[24] ; sendcmd:inst3|RegisterX:inst|data[23] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[25] ; sendcmd:inst3|RegisterX:inst|data[24] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[27] ; sendcmd:inst3|RegisterX:inst|data[26] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[28] ; sendcmd:inst3|RegisterX:inst|data[27] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; sendcmd:inst3|RegisterX:inst|data[29] ; sendcmd:inst3|RegisterX:inst|data[28] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.435      ;
; 0.318 ; sendcmd:inst3|RegisterX:inst|data[20] ; sendcmd:inst3|RegisterX:inst|data[19] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; sendcmd:inst3|RegisterX:inst|data[26] ; sendcmd:inst3|RegisterX:inst|data[25] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.634      ;
; 0.320 ; sendcmd:inst3|RegisterX:inst|data[10] ; sendcmd:inst3|RegisterX:inst|data[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.439      ;
; 0.329 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.645      ;
; 0.330 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.646      ;
; 0.363 ; sendcmd:inst3|RegisterX:inst|data[1]  ; sendcmd:inst3|RegisterX:inst|data[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.481      ;
; 0.364 ; sendcmd:inst3|RegisterX:inst|data[4]  ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.482      ;
; 0.374 ; RegisterX:inst5|data[1]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.492      ;
; 0.375 ; sendcmd:inst3|RegisterX:inst|data[9]  ; sendcmd:inst3|RegisterX:inst|data[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.494      ;
; 0.377 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.495      ;
; 0.377 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.495      ;
; 0.381 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.697      ;
; 0.383 ; sendcmd:inst3|RegisterX:inst|data[8]  ; sendcmd:inst3|RegisterX:inst|data[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.502      ;
; 0.393 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.709      ;
; 0.403 ; sendcmd:inst3|RegisterX:inst|data[30] ; sendcmd:inst3|RegisterX:inst|data[29] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.522      ;
; 0.418 ; sendcmd:inst3|RegisterX:inst|data[23] ; sendcmd:inst3|RegisterX:inst|data[22] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.536      ;
; 0.436 ; RegisterX:inst5|data[3]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.554      ;
; 0.444 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.562      ;
; 0.449 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.568      ;
; 0.451 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|RegisterX:inst9|data[5] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.043      ; 0.578      ;
; 0.456 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.233      ; 0.773      ;
; 0.458 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[1] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; sendcmd:inst3|RegisterX:inst9|data[2] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[2] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.580      ;
; 0.462 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.580      ;
; 0.463 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.581      ;
; 0.463 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[2]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.581      ;
; 0.466 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.584      ;
; 0.466 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[3]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.584      ;
; 0.475 ; RegisterX:inst5|data[5]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.593      ;
; 0.484 ; sendcmd:inst3|RegisterX:inst9|data[4] ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.043      ; 0.611      ;
; 0.487 ; RegisterX:inst5|data[6]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.605      ;
; 0.499 ; RegisterX:inst5|data[6]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.233      ; 0.816      ;
; 0.503 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[0] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; -0.154     ; 0.433      ;
; 0.512 ; sendcmd:inst3|RegisterX:inst9|data[1] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.631      ;
; 0.516 ; RegisterX:inst5|data[0]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.634      ;
; 0.518 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.636      ;
; 0.519 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.637      ;
; 0.519 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.637      ;
; 0.519 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.637      ;
; 0.520 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.638      ;
; 0.521 ; RegisterX:inst5|data[4]               ; sendcmd:inst3|RegisterX:inst|data[30] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.639      ;
; 0.521 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.232      ; 0.837      ;
; 0.524 ; sendcmd:inst3|RegisterX:inst9|data[0] ; sendcmd:inst3|RegisterX:inst9|data[3] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.643      ;
; 0.525 ; RegisterX:inst5|data[4]               ; RegisterX:inst5|data[6]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.643      ;
; 0.527 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[0]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.645      ;
; 0.528 ; sendcmd:inst3|inst8                   ; sendcmd:inst3|RegisterX:inst9|data[4] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.043      ; 0.655      ;
; 0.528 ; RegisterX:inst5|data[2]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.646      ;
; 0.529 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.647      ;
; 0.529 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.647      ;
; 0.532 ; RegisterX:inst5|data[0]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.650      ;
; 0.532 ; RegisterX:inst5|data[1]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.650      ;
; 0.535 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[4]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.653      ;
; 0.538 ; RegisterX:inst5|data[3]               ; RegisterX:inst5|data[5]               ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.034      ; 0.656      ;
; 0.555 ; RegisterX:inst5|data[2]               ; sendcmd:inst3|inst8                   ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.233      ; 0.872      ;
; 0.556 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.675      ;
; 0.556 ; RegisterX:inst5|data[5]               ; sendcmd:inst3|RegisterX:inst|data[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 0.000        ; 0.035      ; 0.675      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                           ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|inst8                   ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[4] ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[5] ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|inst8                   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[0] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[1] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[2] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst9|data[3] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[10] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[11] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[12] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[13] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[14] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[15] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[16] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[17] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[18] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[19] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[20] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[21] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[22] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[2]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[30] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[3]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[8]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[9]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[24] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[25] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[26] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[27] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[28] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[29] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[4]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[5]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[6]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[7]  ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[0]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[1]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[2]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[3]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[4]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[5]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; RegisterX:inst5|data[6]               ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[0]  ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[1]  ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; Rise       ; sendcmd:inst3|RegisterX:inst|data[23] ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 2.942 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 3.203 ; 3.238 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.153 ; 4.181 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 3.125 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 2.884 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 3.129 ; 3.162 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 3.646 ; 3.606 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 3.059 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                     ; -1.492  ; -0.070 ; N/A      ; N/A     ; -3.000              ;
;  clk_50                                                                                                              ; -1.492  ; -0.070 ; N/A      ; N/A     ; -3.000              ;
;  myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -1.120  ; 0.180  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                      ; -59.051 ; -0.07  ; 0.0      ; 0.0     ; -68.238             ;
;  clk_50                                                                                                              ; -15.406 ; -0.070 ; N/A      ; N/A     ; -23.238             ;
;  myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; -43.645 ; 0.000  ; N/A      ; N/A     ; -45.000             ;
+----------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 4.766 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 5.263 ; 5.291 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 6.931 ; 6.930 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 4.904 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 2.884 ;       ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CMD/OUT    ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 3.129 ; 3.162 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; DAT3/SSnot ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 3.646 ; 3.606 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; CLK_SD     ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;       ; 3.059 ; Fall       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
+------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led9          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_SD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WPnot         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMD/OUT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAT0/IN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAT3/SSnot    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CMD/OUT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DAT0/IN                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DAT3/SSnot              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led8          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led9          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; CLK_SD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; WPnot         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; CMD/OUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DAT0/IN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DAT3/SSnot    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led8          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led9          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CLK_SD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; WPnot         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CMD/OUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DAT0/IN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DAT3/SSnot    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                                                                              ; clk_50                                                                                                              ; 189      ; 0        ; 0        ; 0        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50                                                                                                              ; 1        ; 1        ; 0        ; 0        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 401      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_50                                                                                                              ; clk_50                                                                                                              ; 189      ; 0        ; 0        ; 0        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50                                                                                                              ; 1        ; 1        ; 0        ; 0        ;
; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; 401      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Aug 05 00:42:02 2024
Info: Command: quartus_sta sdcard -c sdcard
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdcard.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.492             -15.406 clk_50 
    Info (332119):    -1.120             -43.645 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332146): Worst-case hold slack is -0.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.060              -0.060 clk_50 
    Info (332119):     0.345               0.000 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.000 clk_50 
    Info (332119):    -1.000             -45.000 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.189             -11.402 clk_50 
    Info (332119):    -0.934             -35.316 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332146): Worst-case hold slack is -0.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.057              -0.057 clk_50 
    Info (332119):     0.300               0.000 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.000 clk_50 
    Info (332119):    -1.000             -45.000 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.414              -1.419 clk_50 
    Info (332119):    -0.178              -4.297 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332146): Worst-case hold slack is -0.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.070              -0.070 clk_50 
    Info (332119):     0.180               0.000 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.238 clk_50 
    Info (332119):    -1.000             -45.000 myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4618 megabytes
    Info: Processing ended: Mon Aug 05 00:42:03 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


