Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/FPGA/Bai_KT_2/Test10_isim_beh.exe -prj C:/FPGA/Bai_KT_2/Test10_beh.prj work.Test10 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/FPGA/Bai_KT_2/Sandan10.v" into library work
Analyzing Verilog file "C:/FPGA/Bai_KT_2/Test10.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Sangdan10
Compiling module Test10
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/FPGA/Bai_KT_2/Test10_isim_beh.exe
Fuse Memory Usage: 27976 KB
Fuse CPU Usage: 265 ms
