
MPU6050_F429.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008088  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08008238  08008238  00009238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085f0  080085f0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080085f0  080085f0  000095f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085f8  080085f8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085f8  080085f8  000095f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085fc  080085fc  000095fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008600  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d4  2**0
                  CONTENTS
 10 .bss          00000974  200001d8  200001d8  0000a1d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000b4c  20000b4c  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012e84  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002786  00000000  00000000  0001d088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb0  00000000  00000000  0001f810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c28  00000000  00000000  000207c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e94  00000000  00000000  000213e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013dbb  00000000  00000000  0004727c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df493  00000000  00000000  0005b037  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013a4ca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005380  00000000  00000000  0013a510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0013f890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008220 	.word	0x08008220

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	08008220 	.word	0x08008220

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ebc:	f000 fd5c 	bl	8001978 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec0:	f000 f814 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec4:	f000 f962 	bl	800118c <MX_GPIO_Init>
  MX_ETH_Init();
 8000ec8:	f000 f87a 	bl	8000fc0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000ecc:	f000 f906 	bl	80010dc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ed0:	f000 f92e 	bl	8001130 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000ed4:	f000 f8c2 	bl	800105c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  sensorTest_init();
 8000ed8:	f000 fa0c 	bl	80012f4 <sensorTest_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sensorTest_print_acc_values();
 8000edc:	f000 fa16 	bl	800130c <sensorTest_print_acc_values>
	  HAL_Delay(100);
 8000ee0:	2064      	movs	r0, #100	@ 0x64
 8000ee2:	f000 fdbb 	bl	8001a5c <HAL_Delay>
	  sensorTest_print_acc_values();
 8000ee6:	bf00      	nop
 8000ee8:	e7f8      	b.n	8000edc <main+0x24>
	...

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b094      	sub	sp, #80	@ 0x50
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	2230      	movs	r2, #48	@ 0x30
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f005 f8c7 	bl	800608e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f10:	2300      	movs	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <SystemClock_Config+0xcc>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f18:	4a27      	ldr	r2, [pc, #156]	@ (8000fb8 <SystemClock_Config+0xcc>)
 8000f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f20:	4b25      	ldr	r3, [pc, #148]	@ (8000fb8 <SystemClock_Config+0xcc>)
 8000f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <SystemClock_Config+0xd0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a21      	ldr	r2, [pc, #132]	@ (8000fbc <SystemClock_Config+0xd0>)
 8000f36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fbc <SystemClock_Config+0xd0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f4c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f52:	2302      	movs	r3, #2
 8000f54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f56:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f60:	23a8      	movs	r3, #168	@ 0xa8
 8000f62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f64:	2302      	movs	r3, #2
 8000f66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f68:	2307      	movs	r3, #7
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	4618      	mov	r0, r3
 8000f72:	f002 fd19 	bl	80039a8 <HAL_RCC_OscConfig>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f7c:	f000 f9b4 	bl	80012e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f80:	230f      	movs	r3, #15
 8000f82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f84:	2302      	movs	r3, #2
 8000f86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f8c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2105      	movs	r1, #5
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f002 ff7a 	bl	8003e98 <HAL_RCC_ClockConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000faa:	f000 f99d 	bl	80012e8 <Error_Handler>
  }
}
 8000fae:	bf00      	nop
 8000fb0:	3750      	adds	r7, #80	@ 0x50
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40007000 	.word	0x40007000

08000fc0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001044 <MX_ETH_Init+0x84>)
 8000fc6:	4a20      	ldr	r2, [pc, #128]	@ (8001048 <MX_ETH_Init+0x88>)
 8000fc8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000fca:	4b20      	ldr	r3, [pc, #128]	@ (800104c <MX_ETH_Init+0x8c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000fd0:	4b1e      	ldr	r3, [pc, #120]	@ (800104c <MX_ETH_Init+0x8c>)
 8000fd2:	2280      	movs	r2, #128	@ 0x80
 8000fd4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <MX_ETH_Init+0x8c>)
 8000fd8:	22e1      	movs	r2, #225	@ 0xe1
 8000fda:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800104c <MX_ETH_Init+0x8c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800104c <MX_ETH_Init+0x8c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000fe8:	4b18      	ldr	r3, [pc, #96]	@ (800104c <MX_ETH_Init+0x8c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000fee:	4b15      	ldr	r3, [pc, #84]	@ (8001044 <MX_ETH_Init+0x84>)
 8000ff0:	4a16      	ldr	r2, [pc, #88]	@ (800104c <MX_ETH_Init+0x8c>)
 8000ff2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ff4:	4b13      	ldr	r3, [pc, #76]	@ (8001044 <MX_ETH_Init+0x84>)
 8000ff6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ffa:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000ffc:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <MX_ETH_Init+0x84>)
 8000ffe:	4a14      	ldr	r2, [pc, #80]	@ (8001050 <MX_ETH_Init+0x90>)
 8001000:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001002:	4b10      	ldr	r3, [pc, #64]	@ (8001044 <MX_ETH_Init+0x84>)
 8001004:	4a13      	ldr	r2, [pc, #76]	@ (8001054 <MX_ETH_Init+0x94>)
 8001006:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001008:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <MX_ETH_Init+0x84>)
 800100a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800100e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <MX_ETH_Init+0x84>)
 8001012:	f000 fe2d 	bl	8001c70 <HAL_ETH_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800101c:	f000 f964 	bl	80012e8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001020:	2238      	movs	r2, #56	@ 0x38
 8001022:	2100      	movs	r1, #0
 8001024:	480c      	ldr	r0, [pc, #48]	@ (8001058 <MX_ETH_Init+0x98>)
 8001026:	f005 f832 	bl	800608e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800102a:	4b0b      	ldr	r3, [pc, #44]	@ (8001058 <MX_ETH_Init+0x98>)
 800102c:	2221      	movs	r2, #33	@ 0x21
 800102e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001030:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <MX_ETH_Init+0x98>)
 8001032:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001036:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <MX_ETH_Init+0x98>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	2000036c 	.word	0x2000036c
 8001048:	40028000 	.word	0x40028000
 800104c:	2000099c 	.word	0x2000099c
 8001050:	200002cc 	.word	0x200002cc
 8001054:	2000022c 	.word	0x2000022c
 8001058:	200001f4 	.word	0x200001f4

0800105c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001060:	4b1b      	ldr	r3, [pc, #108]	@ (80010d0 <MX_I2C1_Init+0x74>)
 8001062:	4a1c      	ldr	r2, [pc, #112]	@ (80010d4 <MX_I2C1_Init+0x78>)
 8001064:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001066:	4b1a      	ldr	r3, [pc, #104]	@ (80010d0 <MX_I2C1_Init+0x74>)
 8001068:	4a1b      	ldr	r2, [pc, #108]	@ (80010d8 <MX_I2C1_Init+0x7c>)
 800106a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800106c:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <MX_I2C1_Init+0x74>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001072:	4b17      	ldr	r3, [pc, #92]	@ (80010d0 <MX_I2C1_Init+0x74>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001078:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <MX_I2C1_Init+0x74>)
 800107a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800107e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001080:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <MX_I2C1_Init+0x74>)
 8001082:	2200      	movs	r2, #0
 8001084:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001086:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <MX_I2C1_Init+0x74>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_I2C1_Init+0x74>)
 800108e:	2200      	movs	r2, #0
 8001090:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_I2C1_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001098:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <MX_I2C1_Init+0x74>)
 800109a:	f001 fad7 	bl	800264c <HAL_I2C_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a4:	f000 f920 	bl	80012e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010a8:	2100      	movs	r1, #0
 80010aa:	4809      	ldr	r0, [pc, #36]	@ (80010d0 <MX_I2C1_Init+0x74>)
 80010ac:	f002 faf2 	bl	8003694 <HAL_I2CEx_ConfigAnalogFilter>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80010b6:	f000 f917 	bl	80012e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010ba:	2100      	movs	r1, #0
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_I2C1_Init+0x74>)
 80010be:	f002 fb25 	bl	800370c <HAL_I2CEx_ConfigDigitalFilter>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80010c8:	f000 f90e 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	2000041c 	.word	0x2000041c
 80010d4:	40005400 	.word	0x40005400
 80010d8:	000186a0 	.word	0x000186a0

080010dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	@ (800112c <MX_USART3_UART_Init+0x50>)
 80010e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010e6:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 80010e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 8001102:	220c      	movs	r2, #12
 8001104:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001106:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 800110e:	2200      	movs	r2, #0
 8001110:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001112:	4805      	ldr	r0, [pc, #20]	@ (8001128 <MX_USART3_UART_Init+0x4c>)
 8001114:	f003 f8e0 	bl	80042d8 <HAL_UART_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800111e:	f000 f8e3 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000470 	.word	0x20000470
 800112c:	40004800 	.word	0x40004800

08001130 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001134:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001136:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800113a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800113c:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800113e:	2204      	movs	r2, #4
 8001140:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001144:	2202      	movs	r2, #2
 8001146:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800114a:	2200      	movs	r2, #0
 800114c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001150:	2202      	movs	r2, #2
 8001152:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001156:	2201      	movs	r2, #1
 8001158:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001162:	2200      	movs	r2, #0
 8001164:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001168:	2201      	movs	r2, #1
 800116a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800116e:	2200      	movs	r2, #0
 8001170:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001174:	f002 fb09 	bl	800378a <HAL_PCD_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800117e:	f000 f8b3 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200004b8 	.word	0x200004b8

0800118c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
 80011a6:	4b4c      	ldr	r3, [pc, #304]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a4b      	ldr	r2, [pc, #300]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b49      	ldr	r3, [pc, #292]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	61bb      	str	r3, [r7, #24]
 80011bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	4b45      	ldr	r3, [pc, #276]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a44      	ldr	r2, [pc, #272]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b42      	ldr	r3, [pc, #264]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
 80011de:	4b3e      	ldr	r3, [pc, #248]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a3d      	ldr	r2, [pc, #244]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b3b      	ldr	r3, [pc, #236]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	4b37      	ldr	r3, [pc, #220]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a36      	ldr	r2, [pc, #216]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001200:	f043 0302 	orr.w	r3, r3, #2
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b34      	ldr	r3, [pc, #208]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	4b30      	ldr	r3, [pc, #192]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a2f      	ldr	r2, [pc, #188]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b2d      	ldr	r3, [pc, #180]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0308 	and.w	r3, r3, #8
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	4b29      	ldr	r3, [pc, #164]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a28      	ldr	r2, [pc, #160]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001238:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b26      	ldr	r3, [pc, #152]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001250:	4822      	ldr	r0, [pc, #136]	@ (80012dc <MX_GPIO_Init+0x150>)
 8001252:	f001 f9e1 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2140      	movs	r1, #64	@ 0x40
 800125a:	4821      	ldr	r0, [pc, #132]	@ (80012e0 <MX_GPIO_Init+0x154>)
 800125c:	f001 f9dc 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001260:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001266:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800126a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001270:	f107 031c 	add.w	r3, r7, #28
 8001274:	4619      	mov	r1, r3
 8001276:	481b      	ldr	r0, [pc, #108]	@ (80012e4 <MX_GPIO_Init+0x158>)
 8001278:	f001 f822 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800127c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001280:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001282:	2301      	movs	r3, #1
 8001284:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	4619      	mov	r1, r3
 8001294:	4811      	ldr	r0, [pc, #68]	@ (80012dc <MX_GPIO_Init+0x150>)
 8001296:	f001 f813 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800129a:	2340      	movs	r3, #64	@ 0x40
 800129c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	2301      	movs	r3, #1
 80012a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a6:	2300      	movs	r3, #0
 80012a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80012aa:	f107 031c 	add.w	r3, r7, #28
 80012ae:	4619      	mov	r1, r3
 80012b0:	480b      	ldr	r0, [pc, #44]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80012b2:	f001 f805 	bl	80022c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80012b6:	2380      	movs	r3, #128	@ 0x80
 80012b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_GPIO_Init+0x154>)
 80012ca:	f000 fff9 	bl	80022c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012ce:	bf00      	nop
 80012d0:	3730      	adds	r7, #48	@ 0x30
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40021800 	.word	0x40021800
 80012e4:	40020800 	.word	0x40020800

080012e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ec:	b672      	cpsid	i
}
 80012ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f0:	bf00      	nop
 80012f2:	e7fd      	b.n	80012f0 <Error_Handler+0x8>

080012f4 <sensorTest_init>:

static SensorData_t sensorData;

extern UART_HandleTypeDef huart3;

void sensorTest_init(void){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	MPU6050_initialize(&sensorData, FS_1000, AFS_4G);
 80012f8:	2201      	movs	r2, #1
 80012fa:	2102      	movs	r1, #2
 80012fc:	4802      	ldr	r0, [pc, #8]	@ (8001308 <sensorTest_init+0x14>)
 80012fe:	f003 fef6 	bl	80050ee <MPU6050_initialize>
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200009a8 	.word	0x200009a8

0800130c <sensorTest_print_acc_values>:

void sensorTest_print_acc_values(void){
 800130c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130e:	b09f      	sub	sp, #124	@ 0x7c
 8001310:	af04      	add	r7, sp, #16
	char buffer[100];
	int32_t len;

	MPU6050_read_data(&sensorData);
 8001312:	4811      	ldr	r0, [pc, #68]	@ (8001358 <sensorTest_print_acc_values+0x4c>)
 8001314:	f003 ffee 	bl	80052f4 <MPU6050_read_data>

	len = sprintf(buffer,"Acc: X:%f Y:%f Z:%f\n",sensorData.acc.X,sensorData.acc.Y,sensorData.acc.Y);
 8001318:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <sensorTest_print_acc_values+0x4c>)
 800131a:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <sensorTest_print_acc_values+0x4c>)
 8001320:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001324:	490c      	ldr	r1, [pc, #48]	@ (8001358 <sensorTest_print_acc_values+0x4c>)
 8001326:	e9d1 0106 	ldrd	r0, r1, [r1, #24]
 800132a:	463e      	mov	r6, r7
 800132c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001330:	e9cd 2300 	strd	r2, r3, [sp]
 8001334:	4622      	mov	r2, r4
 8001336:	462b      	mov	r3, r5
 8001338:	4908      	ldr	r1, [pc, #32]	@ (800135c <sensorTest_print_acc_values+0x50>)
 800133a:	4630      	mov	r0, r6
 800133c:	f004 fe44 	bl	8005fc8 <siprintf>
 8001340:	6678      	str	r0, [r7, #100]	@ 0x64
	HAL_UART_Transmit(&huart3, (uint8_t*)&buffer, len, 100);
 8001342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001344:	b29a      	uxth	r2, r3
 8001346:	4639      	mov	r1, r7
 8001348:	2364      	movs	r3, #100	@ 0x64
 800134a:	4805      	ldr	r0, [pc, #20]	@ (8001360 <sensorTest_print_acc_values+0x54>)
 800134c:	f003 f814 	bl	8004378 <HAL_UART_Transmit>
}
 8001350:	bf00      	nop
 8001352:	376c      	adds	r7, #108	@ 0x6c
 8001354:	46bd      	mov	sp, r7
 8001356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001358:	200009a8 	.word	0x200009a8
 800135c:	08008238 	.word	0x08008238
 8001360:	20000470 	.word	0x20000470

08001364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001378:	6453      	str	r3, [r2, #68]	@ 0x44
 800137a:	4b0d      	ldr	r3, [pc, #52]	@ (80013b0 <HAL_MspInit+0x4c>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	603b      	str	r3, [r7, #0]
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <HAL_MspInit+0x4c>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	4a08      	ldr	r2, [pc, #32]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001394:	6413      	str	r3, [r2, #64]	@ 0x40
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_MspInit+0x4c>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08e      	sub	sp, #56	@ 0x38
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a55      	ldr	r2, [pc, #340]	@ (8001528 <HAL_ETH_MspInit+0x174>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	f040 80a4 	bne.w	8001520 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80013d8:	2300      	movs	r3, #0
 80013da:	623b      	str	r3, [r7, #32]
 80013dc:	4b53      	ldr	r3, [pc, #332]	@ (800152c <HAL_ETH_MspInit+0x178>)
 80013de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e0:	4a52      	ldr	r2, [pc, #328]	@ (800152c <HAL_ETH_MspInit+0x178>)
 80013e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e8:	4b50      	ldr	r3, [pc, #320]	@ (800152c <HAL_ETH_MspInit+0x178>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f0:	623b      	str	r3, [r7, #32]
 80013f2:	6a3b      	ldr	r3, [r7, #32]
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
 80013f8:	4b4c      	ldr	r3, [pc, #304]	@ (800152c <HAL_ETH_MspInit+0x178>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	4a4b      	ldr	r2, [pc, #300]	@ (800152c <HAL_ETH_MspInit+0x178>)
 80013fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001402:	6313      	str	r3, [r2, #48]	@ 0x30
 8001404:	4b49      	ldr	r3, [pc, #292]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001408:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800140c:	61fb      	str	r3, [r7, #28]
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
 8001414:	4b45      	ldr	r3, [pc, #276]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001418:	4a44      	ldr	r2, [pc, #272]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800141a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800141e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001420:	4b42      	ldr	r3, [pc, #264]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001424:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	4b3e      	ldr	r3, [pc, #248]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001434:	4a3d      	ldr	r2, [pc, #244]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001436:	f043 0304 	orr.w	r3, r3, #4
 800143a:	6313      	str	r3, [r2, #48]	@ 0x30
 800143c:	4b3b      	ldr	r3, [pc, #236]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800143e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001448:	2300      	movs	r3, #0
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	4b37      	ldr	r3, [pc, #220]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800144e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001450:	4a36      	ldr	r2, [pc, #216]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	6313      	str	r3, [r2, #48]	@ 0x30
 8001458:	4b34      	ldr	r3, [pc, #208]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	4b30      	ldr	r3, [pc, #192]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800146a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146c:	4a2f      	ldr	r2, [pc, #188]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800146e:	f043 0302 	orr.w	r3, r3, #2
 8001472:	6313      	str	r3, [r2, #48]	@ 0x30
 8001474:	4b2d      	ldr	r3, [pc, #180]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001480:	2300      	movs	r3, #0
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	4b29      	ldr	r3, [pc, #164]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001488:	4a28      	ldr	r2, [pc, #160]	@ (800152c <HAL_ETH_MspInit+0x178>)
 800148a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800148e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001490:	4b26      	ldr	r3, [pc, #152]	@ (800152c <HAL_ETH_MspInit+0x178>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800149c:	2332      	movs	r3, #50	@ 0x32
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a0:	2302      	movs	r3, #2
 80014a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a8:	2303      	movs	r3, #3
 80014aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014ac:	230b      	movs	r3, #11
 80014ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014b4:	4619      	mov	r1, r3
 80014b6:	481e      	ldr	r0, [pc, #120]	@ (8001530 <HAL_ETH_MspInit+0x17c>)
 80014b8:	f000 ff02 	bl	80022c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80014bc:	2386      	movs	r3, #134	@ 0x86
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c0:	2302      	movs	r3, #2
 80014c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c8:	2303      	movs	r3, #3
 80014ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014cc:	230b      	movs	r3, #11
 80014ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d4:	4619      	mov	r1, r3
 80014d6:	4817      	ldr	r0, [pc, #92]	@ (8001534 <HAL_ETH_MspInit+0x180>)
 80014d8:	f000 fef2 	bl	80022c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80014dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e2:	2302      	movs	r3, #2
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014ee:	230b      	movs	r3, #11
 80014f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80014f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f6:	4619      	mov	r1, r3
 80014f8:	480f      	ldr	r0, [pc, #60]	@ (8001538 <HAL_ETH_MspInit+0x184>)
 80014fa:	f000 fee1 	bl	80022c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80014fe:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001502:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150c:	2303      	movs	r3, #3
 800150e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001510:	230b      	movs	r3, #11
 8001512:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001514:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001518:	4619      	mov	r1, r3
 800151a:	4808      	ldr	r0, [pc, #32]	@ (800153c <HAL_ETH_MspInit+0x188>)
 800151c:	f000 fed0 	bl	80022c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001520:	bf00      	nop
 8001522:	3738      	adds	r7, #56	@ 0x38
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40028000 	.word	0x40028000
 800152c:	40023800 	.word	0x40023800
 8001530:	40020800 	.word	0x40020800
 8001534:	40020000 	.word	0x40020000
 8001538:	40020400 	.word	0x40020400
 800153c:	40021800 	.word	0x40021800

08001540 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	@ 0x28
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a19      	ldr	r2, [pc, #100]	@ (80015c4 <HAL_I2C_MspInit+0x84>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d12c      	bne.n	80015bc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <HAL_I2C_MspInit+0x88>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a17      	ldr	r2, [pc, #92]	@ (80015c8 <HAL_I2C_MspInit+0x88>)
 800156c:	f043 0302 	orr.w	r3, r3, #2
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_I2C_MspInit+0x88>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800157e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001584:	2312      	movs	r3, #18
 8001586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158c:	2303      	movs	r3, #3
 800158e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001590:	2304      	movs	r3, #4
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	480c      	ldr	r0, [pc, #48]	@ (80015cc <HAL_I2C_MspInit+0x8c>)
 800159c:	f000 fe90 	bl	80022c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <HAL_I2C_MspInit+0x88>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	4a07      	ldr	r2, [pc, #28]	@ (80015c8 <HAL_I2C_MspInit+0x88>)
 80015aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b0:	4b05      	ldr	r3, [pc, #20]	@ (80015c8 <HAL_I2C_MspInit+0x88>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015bc:	bf00      	nop
 80015be:	3728      	adds	r7, #40	@ 0x28
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40005400 	.word	0x40005400
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020400 	.word	0x40020400

080015d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	@ 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	@ (8001654 <HAL_UART_MspInit+0x84>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d12c      	bne.n	800164c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b18      	ldr	r3, [pc, #96]	@ (8001658 <HAL_UART_MspInit+0x88>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <HAL_UART_MspInit+0x88>)
 80015fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001600:	6413      	str	r3, [r2, #64]	@ 0x40
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <HAL_UART_MspInit+0x88>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <HAL_UART_MspInit+0x88>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a10      	ldr	r2, [pc, #64]	@ (8001658 <HAL_UART_MspInit+0x88>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <HAL_UART_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800162a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800162e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	2302      	movs	r3, #2
 8001632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001638:	2303      	movs	r3, #3
 800163a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800163c:	2307      	movs	r3, #7
 800163e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4619      	mov	r1, r3
 8001646:	4805      	ldr	r0, [pc, #20]	@ (800165c <HAL_UART_MspInit+0x8c>)
 8001648:	f000 fe3a 	bl	80022c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800164c:	bf00      	nop
 800164e:	3728      	adds	r7, #40	@ 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40004800 	.word	0x40004800
 8001658:	40023800 	.word	0x40023800
 800165c:	40020c00 	.word	0x40020c00

08001660 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	@ 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001680:	d13f      	bne.n	8001702 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <HAL_PCD_MspInit+0xac>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a20      	ldr	r2, [pc, #128]	@ (800170c <HAL_PCD_MspInit+0xac>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <HAL_PCD_MspInit+0xac>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800169e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80016a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016b0:	230a      	movs	r3, #10
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4619      	mov	r1, r3
 80016ba:	4815      	ldr	r0, [pc, #84]	@ (8001710 <HAL_PCD_MspInit+0xb0>)
 80016bc:	f000 fe00 	bl	80022c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80016c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4619      	mov	r1, r3
 80016d4:	480e      	ldr	r0, [pc, #56]	@ (8001710 <HAL_PCD_MspInit+0xb0>)
 80016d6:	f000 fdf3 	bl	80022c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <HAL_PCD_MspInit+0xac>)
 80016dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016de:	4a0b      	ldr	r2, [pc, #44]	@ (800170c <HAL_PCD_MspInit+0xac>)
 80016e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016e4:	6353      	str	r3, [r2, #52]	@ 0x34
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b08      	ldr	r3, [pc, #32]	@ (800170c <HAL_PCD_MspInit+0xac>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ee:	4a07      	ldr	r2, [pc, #28]	@ (800170c <HAL_PCD_MspInit+0xac>)
 80016f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f6:	4b05      	ldr	r3, [pc, #20]	@ (800170c <HAL_PCD_MspInit+0xac>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001702:	bf00      	nop
 8001704:	3728      	adds	r7, #40	@ 0x28
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800
 8001710:	40020000 	.word	0x40020000

08001714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <NMI_Handler+0x4>

0800171c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <HardFault_Handler+0x4>

08001724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <MemManage_Handler+0x4>

0800172c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <BusFault_Handler+0x4>

08001734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <UsageFault_Handler+0x4>

0800173c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800176a:	f000 f957 	bl	8001a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}

08001772 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0
  return 1;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <_kill>:

int _kill(int pid, int sig)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
 800178a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800178c:	f004 fcd2 	bl	8006134 <__errno>
 8001790:	4603      	mov	r3, r0
 8001792:	2216      	movs	r2, #22
 8001794:	601a      	str	r2, [r3, #0]
  return -1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_exit>:

void _exit (int status)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017aa:	f04f 31ff 	mov.w	r1, #4294967295
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ffe7 	bl	8001782 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <_exit+0x12>

080017b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	e00a      	b.n	80017e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ca:	f3af 8000 	nop.w
 80017ce:	4601      	mov	r1, r0
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	b2ca      	uxtb	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3301      	adds	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dbf0      	blt.n	80017ca <_read+0x12>
  }

  return len;
 80017e8:	687b      	ldr	r3, [r7, #4]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	60f8      	str	r0, [r7, #12]
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	e009      	b.n	8001818 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	1c5a      	adds	r2, r3, #1
 8001808:	60ba      	str	r2, [r7, #8]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	3301      	adds	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	429a      	cmp	r2, r3
 800181e:	dbf1      	blt.n	8001804 <_write+0x12>
  }
  return len;
 8001820:	687b      	ldr	r3, [r7, #4]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <_close>:

int _close(int file)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001832:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001852:	605a      	str	r2, [r3, #4]
  return 0;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_isatty>:

int _isatty(int file)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800186a:	2301      	movs	r3, #1
}
 800186c:	4618      	mov	r0, r3
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800189c:	4a14      	ldr	r2, [pc, #80]	@ (80018f0 <_sbrk+0x5c>)
 800189e:	4b15      	ldr	r3, [pc, #84]	@ (80018f4 <_sbrk+0x60>)
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018a8:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <_sbrk+0x64>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d102      	bne.n	80018b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b0:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <_sbrk+0x64>)
 80018b2:	4a12      	ldr	r2, [pc, #72]	@ (80018fc <_sbrk+0x68>)
 80018b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018b6:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <_sbrk+0x64>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4413      	add	r3, r2
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d207      	bcs.n	80018d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c4:	f004 fc36 	bl	8006134 <__errno>
 80018c8:	4603      	mov	r3, r0
 80018ca:	220c      	movs	r2, #12
 80018cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
 80018d2:	e009      	b.n	80018e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d4:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <_sbrk+0x64>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018da:	4b07      	ldr	r3, [pc, #28]	@ (80018f8 <_sbrk+0x64>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4413      	add	r3, r2
 80018e2:	4a05      	ldr	r2, [pc, #20]	@ (80018f8 <_sbrk+0x64>)
 80018e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018e6:	68fb      	ldr	r3, [r7, #12]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20030000 	.word	0x20030000
 80018f4:	00000400 	.word	0x00000400
 80018f8:	200009f8 	.word	0x200009f8
 80018fc:	20000b50 	.word	0x20000b50

08001900 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001904:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <SystemInit+0x20>)
 8001906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800190a:	4a05      	ldr	r2, [pc, #20]	@ (8001920 <SystemInit+0x20>)
 800190c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001910:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001924:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800195c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001928:	f7ff ffea 	bl	8001900 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800192c:	480c      	ldr	r0, [pc, #48]	@ (8001960 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800192e:	490d      	ldr	r1, [pc, #52]	@ (8001964 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001930:	4a0d      	ldr	r2, [pc, #52]	@ (8001968 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001934:	e002      	b.n	800193c <LoopCopyDataInit>

08001936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193a:	3304      	adds	r3, #4

0800193c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800193c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800193e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001940:	d3f9      	bcc.n	8001936 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001942:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001944:	4c0a      	ldr	r4, [pc, #40]	@ (8001970 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001948:	e001      	b.n	800194e <LoopFillZerobss>

0800194a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800194c:	3204      	adds	r2, #4

0800194e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800194e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001950:	d3fb      	bcc.n	800194a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001952:	f004 fbf5 	bl	8006140 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001956:	f7ff faaf 	bl	8000eb8 <main>
  bx  lr    
 800195a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800195c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001964:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001968:	08008600 	.word	0x08008600
  ldr r2, =_sbss
 800196c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001970:	20000b4c 	.word	0x20000b4c

08001974 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001974:	e7fe      	b.n	8001974 <ADC_IRQHandler>
	...

08001978 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800197c:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <HAL_Init+0x40>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a0d      	ldr	r2, [pc, #52]	@ (80019b8 <HAL_Init+0x40>)
 8001982:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001986:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <HAL_Init+0x40>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <HAL_Init+0x40>)
 800198e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001992:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <HAL_Init+0x40>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a07      	ldr	r2, [pc, #28]	@ (80019b8 <HAL_Init+0x40>)
 800199a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800199e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a0:	2003      	movs	r0, #3
 80019a2:	f000 f931 	bl	8001c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019a6:	2000      	movs	r0, #0
 80019a8:	f000 f808 	bl	80019bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ac:	f7ff fcda 	bl	8001364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023c00 	.word	0x40023c00

080019bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_InitTick+0x54>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_InitTick+0x58>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 f93b 	bl	8001c56 <HAL_SYSTICK_Config>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00e      	b.n	8001a08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b0f      	cmp	r3, #15
 80019ee:	d80a      	bhi.n	8001a06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f0:	2200      	movs	r2, #0
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f000 f911 	bl	8001c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019fc:	4a06      	ldr	r2, [pc, #24]	@ (8001a18 <HAL_InitTick+0x5c>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e000      	b.n	8001a08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000000 	.word	0x20000000
 8001a14:	20000008 	.word	0x20000008
 8001a18:	20000004 	.word	0x20000004

08001a1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a20:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_IncTick+0x24>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <HAL_IncTick+0x24>)
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	200009fc 	.word	0x200009fc

08001a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return uwTick;
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <HAL_GetTick+0x14>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	200009fc 	.word	0x200009fc

08001a5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff ffee 	bl	8001a44 <HAL_GetTick>
 8001a68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a74:	d005      	beq.n	8001a82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a76:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa0 <HAL_Delay+0x44>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4413      	add	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a82:	bf00      	nop
 8001a84:	f7ff ffde 	bl	8001a44 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d8f7      	bhi.n	8001a84 <HAL_Delay+0x28>
  {
  }
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008

08001aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad6:	4a04      	ldr	r2, [pc, #16]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	60d3      	str	r3, [r2, #12]
}
 8001adc:	bf00      	nop
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <__NVIC_GetPriorityGrouping+0x18>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	0a1b      	lsrs	r3, r3, #8
 8001af6:	f003 0307 	and.w	r3, r3, #7
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	6039      	str	r1, [r7, #0]
 8001b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	db0a      	blt.n	8001b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	490c      	ldr	r1, [pc, #48]	@ (8001b54 <__NVIC_SetPriority+0x4c>)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	0112      	lsls	r2, r2, #4
 8001b28:	b2d2      	uxtb	r2, r2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b30:	e00a      	b.n	8001b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	4908      	ldr	r1, [pc, #32]	@ (8001b58 <__NVIC_SetPriority+0x50>)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	3b04      	subs	r3, #4
 8001b40:	0112      	lsls	r2, r2, #4
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	440b      	add	r3, r1
 8001b46:	761a      	strb	r2, [r3, #24]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000e100 	.word	0xe000e100
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b089      	sub	sp, #36	@ 0x24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f1c3 0307 	rsb	r3, r3, #7
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	bf28      	it	cs
 8001b7a:	2304      	movcs	r3, #4
 8001b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3304      	adds	r3, #4
 8001b82:	2b06      	cmp	r3, #6
 8001b84:	d902      	bls.n	8001b8c <NVIC_EncodePriority+0x30>
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3b03      	subs	r3, #3
 8001b8a:	e000      	b.n	8001b8e <NVIC_EncodePriority+0x32>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b90:	f04f 32ff 	mov.w	r2, #4294967295
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9a:	43da      	mvns	r2, r3
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	43d9      	mvns	r1, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb4:	4313      	orrs	r3, r2
         );
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3724      	adds	r7, #36	@ 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
	...

08001bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd4:	d301      	bcc.n	8001bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00f      	b.n	8001bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bda:	4a0a      	ldr	r2, [pc, #40]	@ (8001c04 <SysTick_Config+0x40>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be2:	210f      	movs	r1, #15
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295
 8001be8:	f7ff ff8e 	bl	8001b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <SysTick_Config+0x40>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <SysTick_Config+0x40>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff47 	bl	8001aa4 <__NVIC_SetPriorityGrouping>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4603      	mov	r3, r0
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c30:	f7ff ff5c 	bl	8001aec <__NVIC_GetPriorityGrouping>
 8001c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	6978      	ldr	r0, [r7, #20]
 8001c3c:	f7ff ff8e 	bl	8001b5c <NVIC_EncodePriority>
 8001c40:	4602      	mov	r2, r0
 8001c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff5d 	bl	8001b08 <__NVIC_SetPriority>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7ff ffb0 	bl	8001bc4 <SysTick_Config>
 8001c64:	4603      	mov	r3, r0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e06c      	b.n	8001d5c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d106      	bne.n	8001c9a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2223      	movs	r2, #35	@ 0x23
 8001c90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff fb8d 	bl	80013b4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	4b31      	ldr	r3, [pc, #196]	@ (8001d64 <HAL_ETH_Init+0xf4>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	4a30      	ldr	r2, [pc, #192]	@ (8001d64 <HAL_ETH_Init+0xf4>)
 8001ca4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001caa:	4b2e      	ldr	r3, [pc, #184]	@ (8001d64 <HAL_ETH_Init+0xf4>)
 8001cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8001d68 <HAL_ETH_Init+0xf8>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4a2b      	ldr	r2, [pc, #172]	@ (8001d68 <HAL_ETH_Init+0xf8>)
 8001cbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001cc0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001cc2:	4b29      	ldr	r3, [pc, #164]	@ (8001d68 <HAL_ETH_Init+0xf8>)
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	4927      	ldr	r1, [pc, #156]	@ (8001d68 <HAL_ETH_Init+0xf8>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001cd0:	4b25      	ldr	r3, [pc, #148]	@ (8001d68 <HAL_ETH_Init+0xf8>)
 8001cd2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6812      	ldr	r2, [r2, #0]
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cec:	f7ff feaa 	bl	8001a44 <HAL_GetTick>
 8001cf0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cf2:	e011      	b.n	8001d18 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001cf4:	f7ff fea6 	bl	8001a44 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d02:	d909      	bls.n	8001d18 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2204      	movs	r2, #4
 8001d08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	22e0      	movs	r2, #224	@ 0xe0
 8001d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e021      	b.n	8001d5c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1e4      	bne.n	8001cf4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 f958 	bl	8001fe0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f9ff 	bl	8002134 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 fa55 	bl	80021e6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	461a      	mov	r2, r3
 8001d42:	2100      	movs	r1, #0
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f9bd 	bl	80020c4 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2210      	movs	r2, #16
 8001d56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40013800 	.word	0x40013800

08001d6c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	4b51      	ldr	r3, [pc, #324]	@ (8001ec8 <ETH_SetMACConfig+0x15c>)
 8001d82:	4013      	ands	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	7c1b      	ldrb	r3, [r3, #16]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <ETH_SetMACConfig+0x28>
 8001d8e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001d92:	e000      	b.n	8001d96 <ETH_SetMACConfig+0x2a>
 8001d94:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	7c5b      	ldrb	r3, [r3, #17]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d102      	bne.n	8001da4 <ETH_SetMACConfig+0x38>
 8001d9e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001da2:	e000      	b.n	8001da6 <ETH_SetMACConfig+0x3a>
 8001da4:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001da6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001dac:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	7fdb      	ldrb	r3, [r3, #31]
 8001db2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001db4:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001dba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	7f92      	ldrb	r2, [r2, #30]
 8001dc0:	2a00      	cmp	r2, #0
 8001dc2:	d102      	bne.n	8001dca <ETH_SetMACConfig+0x5e>
 8001dc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dc8:	e000      	b.n	8001dcc <ETH_SetMACConfig+0x60>
 8001dca:	2200      	movs	r2, #0
                        macconf->Speed |
 8001dcc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	7f1b      	ldrb	r3, [r3, #28]
 8001dd2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001dd4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001dda:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	791b      	ldrb	r3, [r3, #4]
 8001de0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001de2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001dea:	2a00      	cmp	r2, #0
 8001dec:	d102      	bne.n	8001df4 <ETH_SetMACConfig+0x88>
 8001dee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001df2:	e000      	b.n	8001df6 <ETH_SetMACConfig+0x8a>
 8001df4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001df6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	7bdb      	ldrb	r3, [r3, #15]
 8001dfc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001dfe:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e04:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001e0c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e26:	2001      	movs	r0, #1
 8001e28:	f7ff fe18 	bl	8001a5c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001e42:	4013      	ands	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e4a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001e52:	2a00      	cmp	r2, #0
 8001e54:	d101      	bne.n	8001e5a <ETH_SetMACConfig+0xee>
 8001e56:	2280      	movs	r2, #128	@ 0x80
 8001e58:	e000      	b.n	8001e5c <ETH_SetMACConfig+0xf0>
 8001e5a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e5c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e62:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001e6a:	2a01      	cmp	r2, #1
 8001e6c:	d101      	bne.n	8001e72 <ETH_SetMACConfig+0x106>
 8001e6e:	2208      	movs	r2, #8
 8001e70:	e000      	b.n	8001e74 <ETH_SetMACConfig+0x108>
 8001e72:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001e74:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001e7c:	2a01      	cmp	r2, #1
 8001e7e:	d101      	bne.n	8001e84 <ETH_SetMACConfig+0x118>
 8001e80:	2204      	movs	r2, #4
 8001e82:	e000      	b.n	8001e86 <ETH_SetMACConfig+0x11a>
 8001e84:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e86:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001e8e:	2a01      	cmp	r2, #1
 8001e90:	d101      	bne.n	8001e96 <ETH_SetMACConfig+0x12a>
 8001e92:	2202      	movs	r2, #2
 8001e94:	e000      	b.n	8001e98 <ETH_SetMACConfig+0x12c>
 8001e96:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	f7ff fdd3 	bl	8001a5c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	619a      	str	r2, [r3, #24]
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	ff20810f 	.word	0xff20810f

08001ecc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8001fdc <ETH_SetDMAConfig+0x110>)
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	7b1b      	ldrb	r3, [r3, #12]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d102      	bne.n	8001ef8 <ETH_SetDMAConfig+0x2c>
 8001ef2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ef6:	e000      	b.n	8001efa <ETH_SetDMAConfig+0x2e>
 8001ef8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	7b5b      	ldrb	r3, [r3, #13]
 8001efe:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f00:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	7f52      	ldrb	r2, [r2, #29]
 8001f06:	2a00      	cmp	r2, #0
 8001f08:	d102      	bne.n	8001f10 <ETH_SetDMAConfig+0x44>
 8001f0a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f0e:	e000      	b.n	8001f12 <ETH_SetDMAConfig+0x46>
 8001f10:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001f12:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	7b9b      	ldrb	r3, [r3, #14]
 8001f18:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f1a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001f20:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	7f1b      	ldrb	r3, [r3, #28]
 8001f26:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001f28:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	7f9b      	ldrb	r3, [r3, #30]
 8001f2e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f30:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f36:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f3e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f40:	4313      	orrs	r3, r2
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f50:	461a      	mov	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f62:	2001      	movs	r0, #1
 8001f64:	f7ff fd7a 	bl	8001a5c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f70:	461a      	mov	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	791b      	ldrb	r3, [r3, #4]
 8001f7a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f80:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001f86:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f8c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f94:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001f96:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f9e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001fa4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	6812      	ldr	r2, [r2, #0]
 8001faa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fb2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f7ff fd4b 	bl	8001a5c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fce:	461a      	mov	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	f8de3f23 	.word	0xf8de3f23

08001fe0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b0a6      	sub	sp, #152	@ 0x98
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001ffe:	2301      	movs	r3, #1
 8002000:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002004:	2300      	movs	r3, #0
 8002006:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800200a:	2301      	movs	r3, #1
 800200c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800201c:	2300      	movs	r3, #0
 800201e:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002020:	2300      	movs	r3, #0
 8002022:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002026:	2300      	movs	r3, #0
 8002028:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800202a:	2300      	movs	r3, #0
 800202c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002030:	2300      	movs	r3, #0
 8002032:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002036:	2300      	movs	r3, #0
 8002038:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002042:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002046:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002048:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800204c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800204e:	2300      	movs	r3, #0
 8002050:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002054:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002058:	4619      	mov	r1, r3
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff fe86 	bl	8001d6c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002060:	2301      	movs	r3, #1
 8002062:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002064:	2301      	movs	r3, #1
 8002066:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002068:	2301      	movs	r3, #1
 800206a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800206e:	2301      	movs	r3, #1
 8002070:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002076:	2300      	movs	r3, #0
 8002078:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800207c:	2300      	movs	r3, #0
 800207e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002082:	2300      	movs	r3, #0
 8002084:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002086:	2301      	movs	r3, #1
 8002088:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800208c:	2301      	movs	r3, #1
 800208e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002090:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002094:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002096:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800209a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800209c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020a0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80020a2:	2301      	movs	r3, #1
 80020a4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80020b0:	f107 0308 	add.w	r3, r7, #8
 80020b4:	4619      	mov	r1, r3
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f7ff ff08 	bl	8001ecc <ETH_SetDMAConfig>
}
 80020bc:	bf00      	nop
 80020be:	3798      	adds	r7, #152	@ 0x98
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3305      	adds	r3, #5
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	021b      	lsls	r3, r3, #8
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	3204      	adds	r2, #4
 80020dc:	7812      	ldrb	r2, [r2, #0]
 80020de:	4313      	orrs	r3, r2
 80020e0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80020e2:	68ba      	ldr	r2, [r7, #8]
 80020e4:	4b11      	ldr	r3, [pc, #68]	@ (800212c <ETH_MACAddressConfig+0x68>)
 80020e6:	4413      	add	r3, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3303      	adds	r3, #3
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	061a      	lsls	r2, r3, #24
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3302      	adds	r3, #2
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	041b      	lsls	r3, r3, #16
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3301      	adds	r3, #1
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	021b      	lsls	r3, r3, #8
 8002108:	4313      	orrs	r3, r2
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	7812      	ldrb	r2, [r2, #0]
 800210e:	4313      	orrs	r3, r2
 8002110:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <ETH_MACAddressConfig+0x6c>)
 8002116:	4413      	add	r3, r2
 8002118:	461a      	mov	r2, r3
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	6013      	str	r3, [r2, #0]
}
 800211e:	bf00      	nop
 8002120:	371c      	adds	r7, #28
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40028040 	.word	0x40028040
 8002130:	40028044 	.word	0x40028044

08002134 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800213c:	2300      	movs	r3, #0
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	e03e      	b.n	80021c0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68d9      	ldr	r1, [r3, #12]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	4613      	mov	r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4413      	add	r3, r2
 800214e:	00db      	lsls	r3, r3, #3
 8002150:	440b      	add	r3, r1
 8002152:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2200      	movs	r2, #0
 800215e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2200      	movs	r2, #0
 800216a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800216c:	68b9      	ldr	r1, [r7, #8]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	3206      	adds	r2, #6
 8002174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d80c      	bhi.n	80021a4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68d9      	ldr	r1, [r3, #12]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	1c5a      	adds	r2, r3, #1
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	440b      	add	r3, r1
 800219c:	461a      	mov	r2, r3
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	e004      	b.n	80021ae <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	461a      	mov	r2, r3
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	3301      	adds	r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b03      	cmp	r3, #3
 80021c4:	d9bd      	bls.n	8002142 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021d8:	611a      	str	r2, [r3, #16]
}
 80021da:	bf00      	nop
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b085      	sub	sp, #20
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	e046      	b.n	8002282 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6919      	ldr	r1, [r3, #16]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	440b      	add	r3, r1
 8002204:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	2200      	movs	r2, #0
 8002210:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	2200      	movs	r2, #0
 8002216:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2200      	movs	r2, #0
 800221c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2200      	movs	r2, #0
 8002222:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2200      	movs	r2, #0
 8002228:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002230:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 8002238:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	3212      	adds	r2, #18
 800224e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d80c      	bhi.n	8002272 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6919      	ldr	r1, [r3, #16]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1c5a      	adds	r2, r3, #1
 8002260:	4613      	mov	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	440b      	add	r3, r1
 800226a:	461a      	mov	r2, r3
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	60da      	str	r2, [r3, #12]
 8002270:	e004      	b.n	800227c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	461a      	mov	r2, r3
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	3301      	adds	r3, #1
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2b03      	cmp	r3, #3
 8002286:	d9b5      	bls.n	80021f4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022b2:	60da      	str	r2, [r3, #12]
}
 80022b4:	bf00      	nop
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b089      	sub	sp, #36	@ 0x24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022d6:	2300      	movs	r3, #0
 80022d8:	61fb      	str	r3, [r7, #28]
 80022da:	e177      	b.n	80025cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022dc:	2201      	movs	r2, #1
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	4013      	ands	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	f040 8166 	bne.w	80025c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	2b01      	cmp	r3, #1
 8002304:	d005      	beq.n	8002312 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800230e:	2b02      	cmp	r3, #2
 8002310:	d130      	bne.n	8002374 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	2203      	movs	r2, #3
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43db      	mvns	r3, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4013      	ands	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002348:	2201      	movs	r2, #1
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	091b      	lsrs	r3, r3, #4
 800235e:	f003 0201 	and.w	r2, r3, #1
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	4313      	orrs	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 0303 	and.w	r3, r3, #3
 800237c:	2b03      	cmp	r3, #3
 800237e:	d017      	beq.n	80023b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	2203      	movs	r2, #3
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d123      	bne.n	8002404 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	08da      	lsrs	r2, r3, #3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3208      	adds	r2, #8
 80023c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	220f      	movs	r2, #15
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	43db      	mvns	r3, r3
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	4013      	ands	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	691a      	ldr	r2, [r3, #16]
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	08da      	lsrs	r2, r3, #3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3208      	adds	r2, #8
 80023fe:	69b9      	ldr	r1, [r7, #24]
 8002400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	2203      	movs	r2, #3
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43db      	mvns	r3, r3
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4013      	ands	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 0203 	and.w	r2, r3, #3
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4313      	orrs	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 80c0 	beq.w	80025c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002446:	2300      	movs	r3, #0
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	4b66      	ldr	r3, [pc, #408]	@ (80025e4 <HAL_GPIO_Init+0x324>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	4a65      	ldr	r2, [pc, #404]	@ (80025e4 <HAL_GPIO_Init+0x324>)
 8002450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002454:	6453      	str	r3, [r2, #68]	@ 0x44
 8002456:	4b63      	ldr	r3, [pc, #396]	@ (80025e4 <HAL_GPIO_Init+0x324>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002462:	4a61      	ldr	r2, [pc, #388]	@ (80025e8 <HAL_GPIO_Init+0x328>)
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	089b      	lsrs	r3, r3, #2
 8002468:	3302      	adds	r3, #2
 800246a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	f003 0303 	and.w	r3, r3, #3
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	220f      	movs	r2, #15
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	43db      	mvns	r3, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4013      	ands	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a58      	ldr	r2, [pc, #352]	@ (80025ec <HAL_GPIO_Init+0x32c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d037      	beq.n	80024fe <HAL_GPIO_Init+0x23e>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a57      	ldr	r2, [pc, #348]	@ (80025f0 <HAL_GPIO_Init+0x330>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d031      	beq.n	80024fa <HAL_GPIO_Init+0x23a>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a56      	ldr	r2, [pc, #344]	@ (80025f4 <HAL_GPIO_Init+0x334>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d02b      	beq.n	80024f6 <HAL_GPIO_Init+0x236>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a55      	ldr	r2, [pc, #340]	@ (80025f8 <HAL_GPIO_Init+0x338>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d025      	beq.n	80024f2 <HAL_GPIO_Init+0x232>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a54      	ldr	r2, [pc, #336]	@ (80025fc <HAL_GPIO_Init+0x33c>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d01f      	beq.n	80024ee <HAL_GPIO_Init+0x22e>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a53      	ldr	r2, [pc, #332]	@ (8002600 <HAL_GPIO_Init+0x340>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d019      	beq.n	80024ea <HAL_GPIO_Init+0x22a>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a52      	ldr	r2, [pc, #328]	@ (8002604 <HAL_GPIO_Init+0x344>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <HAL_GPIO_Init+0x226>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a51      	ldr	r2, [pc, #324]	@ (8002608 <HAL_GPIO_Init+0x348>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d00d      	beq.n	80024e2 <HAL_GPIO_Init+0x222>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a50      	ldr	r2, [pc, #320]	@ (800260c <HAL_GPIO_Init+0x34c>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d007      	beq.n	80024de <HAL_GPIO_Init+0x21e>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002610 <HAL_GPIO_Init+0x350>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d101      	bne.n	80024da <HAL_GPIO_Init+0x21a>
 80024d6:	2309      	movs	r3, #9
 80024d8:	e012      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024da:	230a      	movs	r3, #10
 80024dc:	e010      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024de:	2308      	movs	r3, #8
 80024e0:	e00e      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024e2:	2307      	movs	r3, #7
 80024e4:	e00c      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024e6:	2306      	movs	r3, #6
 80024e8:	e00a      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024ea:	2305      	movs	r3, #5
 80024ec:	e008      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024ee:	2304      	movs	r3, #4
 80024f0:	e006      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024f2:	2303      	movs	r3, #3
 80024f4:	e004      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024f6:	2302      	movs	r3, #2
 80024f8:	e002      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <HAL_GPIO_Init+0x240>
 80024fe:	2300      	movs	r3, #0
 8002500:	69fa      	ldr	r2, [r7, #28]
 8002502:	f002 0203 	and.w	r2, r2, #3
 8002506:	0092      	lsls	r2, r2, #2
 8002508:	4093      	lsls	r3, r2
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002510:	4935      	ldr	r1, [pc, #212]	@ (80025e8 <HAL_GPIO_Init+0x328>)
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	089b      	lsrs	r3, r3, #2
 8002516:	3302      	adds	r3, #2
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800251e:	4b3d      	ldr	r3, [pc, #244]	@ (8002614 <HAL_GPIO_Init+0x354>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	43db      	mvns	r3, r3
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	4013      	ands	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002542:	4a34      	ldr	r2, [pc, #208]	@ (8002614 <HAL_GPIO_Init+0x354>)
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002548:	4b32      	ldr	r3, [pc, #200]	@ (8002614 <HAL_GPIO_Init+0x354>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	43db      	mvns	r3, r3
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	4013      	ands	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800256c:	4a29      	ldr	r2, [pc, #164]	@ (8002614 <HAL_GPIO_Init+0x354>)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002572:	4b28      	ldr	r3, [pc, #160]	@ (8002614 <HAL_GPIO_Init+0x354>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	43db      	mvns	r3, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4013      	ands	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	4313      	orrs	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002596:	4a1f      	ldr	r2, [pc, #124]	@ (8002614 <HAL_GPIO_Init+0x354>)
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800259c:	4b1d      	ldr	r3, [pc, #116]	@ (8002614 <HAL_GPIO_Init+0x354>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	43db      	mvns	r3, r3
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d003      	beq.n	80025c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025c0:	4a14      	ldr	r2, [pc, #80]	@ (8002614 <HAL_GPIO_Init+0x354>)
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	3301      	adds	r3, #1
 80025ca:	61fb      	str	r3, [r7, #28]
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	2b0f      	cmp	r3, #15
 80025d0:	f67f ae84 	bls.w	80022dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025d4:	bf00      	nop
 80025d6:	bf00      	nop
 80025d8:	3724      	adds	r7, #36	@ 0x24
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40013800 	.word	0x40013800
 80025ec:	40020000 	.word	0x40020000
 80025f0:	40020400 	.word	0x40020400
 80025f4:	40020800 	.word	0x40020800
 80025f8:	40020c00 	.word	0x40020c00
 80025fc:	40021000 	.word	0x40021000
 8002600:	40021400 	.word	0x40021400
 8002604:	40021800 	.word	0x40021800
 8002608:	40021c00 	.word	0x40021c00
 800260c:	40022000 	.word	0x40022000
 8002610:	40022400 	.word	0x40022400
 8002614:	40013c00 	.word	0x40013c00

08002618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	807b      	strh	r3, [r7, #2]
 8002624:	4613      	mov	r3, r2
 8002626:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002628:	787b      	ldrb	r3, [r7, #1]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800262e:	887a      	ldrh	r2, [r7, #2]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002634:	e003      	b.n	800263e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002636:	887b      	ldrh	r3, [r7, #2]
 8002638:	041a      	lsls	r2, r3, #16
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	619a      	str	r2, [r3, #24]
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e12b      	b.n	80028b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe ff64 	bl	8001540 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2224      	movs	r2, #36	@ 0x24
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0201 	bic.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800269e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026b0:	f001 fdea 	bl	8004288 <HAL_RCC_GetPCLK1Freq>
 80026b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	4a81      	ldr	r2, [pc, #516]	@ (80028c0 <HAL_I2C_Init+0x274>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d807      	bhi.n	80026d0 <HAL_I2C_Init+0x84>
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4a80      	ldr	r2, [pc, #512]	@ (80028c4 <HAL_I2C_Init+0x278>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	bf94      	ite	ls
 80026c8:	2301      	movls	r3, #1
 80026ca:	2300      	movhi	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	e006      	b.n	80026de <HAL_I2C_Init+0x92>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4a7d      	ldr	r2, [pc, #500]	@ (80028c8 <HAL_I2C_Init+0x27c>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	bf94      	ite	ls
 80026d8:	2301      	movls	r3, #1
 80026da:	2300      	movhi	r3, #0
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e0e7      	b.n	80028b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	4a78      	ldr	r2, [pc, #480]	@ (80028cc <HAL_I2C_Init+0x280>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	0c9b      	lsrs	r3, r3, #18
 80026f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	4a6a      	ldr	r2, [pc, #424]	@ (80028c0 <HAL_I2C_Init+0x274>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d802      	bhi.n	8002720 <HAL_I2C_Init+0xd4>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	3301      	adds	r3, #1
 800271e:	e009      	b.n	8002734 <HAL_I2C_Init+0xe8>
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002726:	fb02 f303 	mul.w	r3, r2, r3
 800272a:	4a69      	ldr	r2, [pc, #420]	@ (80028d0 <HAL_I2C_Init+0x284>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	099b      	lsrs	r3, r3, #6
 8002732:	3301      	adds	r3, #1
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	430b      	orrs	r3, r1
 800273a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002746:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	495c      	ldr	r1, [pc, #368]	@ (80028c0 <HAL_I2C_Init+0x274>)
 8002750:	428b      	cmp	r3, r1
 8002752:	d819      	bhi.n	8002788 <HAL_I2C_Init+0x13c>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	1e59      	subs	r1, r3, #1
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002762:	1c59      	adds	r1, r3, #1
 8002764:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002768:	400b      	ands	r3, r1
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00a      	beq.n	8002784 <HAL_I2C_Init+0x138>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1e59      	subs	r1, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	fbb1 f3f3 	udiv	r3, r1, r3
 800277c:	3301      	adds	r3, #1
 800277e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002782:	e051      	b.n	8002828 <HAL_I2C_Init+0x1dc>
 8002784:	2304      	movs	r3, #4
 8002786:	e04f      	b.n	8002828 <HAL_I2C_Init+0x1dc>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d111      	bne.n	80027b4 <HAL_I2C_Init+0x168>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1e58      	subs	r0, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	440b      	add	r3, r1
 800279e:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	bf0c      	ite	eq
 80027ac:	2301      	moveq	r3, #1
 80027ae:	2300      	movne	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	e012      	b.n	80027da <HAL_I2C_Init+0x18e>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	1e58      	subs	r0, r3, #1
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6859      	ldr	r1, [r3, #4]
 80027bc:	460b      	mov	r3, r1
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	0099      	lsls	r1, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ca:	3301      	adds	r3, #1
 80027cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf0c      	ite	eq
 80027d4:	2301      	moveq	r3, #1
 80027d6:	2300      	movne	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_I2C_Init+0x196>
 80027de:	2301      	movs	r3, #1
 80027e0:	e022      	b.n	8002828 <HAL_I2C_Init+0x1dc>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d10e      	bne.n	8002808 <HAL_I2C_Init+0x1bc>
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1e58      	subs	r0, r3, #1
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6859      	ldr	r1, [r3, #4]
 80027f2:	460b      	mov	r3, r1
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	440b      	add	r3, r1
 80027f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80027fc:	3301      	adds	r3, #1
 80027fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002806:	e00f      	b.n	8002828 <HAL_I2C_Init+0x1dc>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	1e58      	subs	r0, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6859      	ldr	r1, [r3, #4]
 8002810:	460b      	mov	r3, r1
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	0099      	lsls	r1, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	fbb0 f3f3 	udiv	r3, r0, r3
 800281e:	3301      	adds	r3, #1
 8002820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002824:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	6809      	ldr	r1, [r1, #0]
 800282c:	4313      	orrs	r3, r2
 800282e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69da      	ldr	r2, [r3, #28]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002856:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6911      	ldr	r1, [r2, #16]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68d2      	ldr	r2, [r2, #12]
 8002862:	4311      	orrs	r1, r2
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6812      	ldr	r2, [r2, #0]
 8002868:	430b      	orrs	r3, r1
 800286a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	695a      	ldr	r2, [r3, #20]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	000186a0 	.word	0x000186a0
 80028c4:	001e847f 	.word	0x001e847f
 80028c8:	003d08ff 	.word	0x003d08ff
 80028cc:	431bde83 	.word	0x431bde83
 80028d0:	10624dd3 	.word	0x10624dd3

080028d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b088      	sub	sp, #32
 80028d8:	af02      	add	r7, sp, #8
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	4608      	mov	r0, r1
 80028de:	4611      	mov	r1, r2
 80028e0:	461a      	mov	r2, r3
 80028e2:	4603      	mov	r3, r0
 80028e4:	817b      	strh	r3, [r7, #10]
 80028e6:	460b      	mov	r3, r1
 80028e8:	813b      	strh	r3, [r7, #8]
 80028ea:	4613      	mov	r3, r2
 80028ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028ee:	f7ff f8a9 	bl	8001a44 <HAL_GetTick>
 80028f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b20      	cmp	r3, #32
 80028fe:	f040 80d9 	bne.w	8002ab4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2319      	movs	r3, #25
 8002908:	2201      	movs	r2, #1
 800290a:	496d      	ldr	r1, [pc, #436]	@ (8002ac0 <HAL_I2C_Mem_Write+0x1ec>)
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 fc8b 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002918:	2302      	movs	r3, #2
 800291a:	e0cc      	b.n	8002ab6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_I2C_Mem_Write+0x56>
 8002926:	2302      	movs	r3, #2
 8002928:	e0c5      	b.n	8002ab6 <HAL_I2C_Mem_Write+0x1e2>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b01      	cmp	r3, #1
 800293e:	d007      	beq.n	8002950 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0201 	orr.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800295e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2221      	movs	r2, #33	@ 0x21
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2240      	movs	r2, #64	@ 0x40
 800296c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a3a      	ldr	r2, [r7, #32]
 800297a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002980:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4a4d      	ldr	r2, [pc, #308]	@ (8002ac4 <HAL_I2C_Mem_Write+0x1f0>)
 8002990:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002992:	88f8      	ldrh	r0, [r7, #6]
 8002994:	893a      	ldrh	r2, [r7, #8]
 8002996:	8979      	ldrh	r1, [r7, #10]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	9301      	str	r3, [sp, #4]
 800299c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	4603      	mov	r3, r0
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 fac2 	bl	8002f2c <I2C_RequestMemoryWrite>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d052      	beq.n	8002a54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e081      	b.n	8002ab6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 fd50 	bl	800345c <I2C_WaitOnTXEFlagUntilTimeout>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00d      	beq.n	80029de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d107      	bne.n	80029da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e06b      	b.n	8002ab6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e2:	781a      	ldrb	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f8:	3b01      	subs	r3, #1
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	3b01      	subs	r3, #1
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d11b      	bne.n	8002a54 <HAL_I2C_Mem_Write+0x180>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d017      	beq.n	8002a54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a28:	781a      	ldrb	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1aa      	bne.n	80029b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 fd43 	bl	80034ec <I2C_WaitOnBTFFlagUntilTimeout>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00d      	beq.n	8002a88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d107      	bne.n	8002a84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e016      	b.n	8002ab6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e000      	b.n	8002ab6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ab4:	2302      	movs	r3, #2
  }
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	00100002 	.word	0x00100002
 8002ac4:	ffff0000 	.word	0xffff0000

08002ac8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b08c      	sub	sp, #48	@ 0x30
 8002acc:	af02      	add	r7, sp, #8
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	4608      	mov	r0, r1
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	817b      	strh	r3, [r7, #10]
 8002ada:	460b      	mov	r3, r1
 8002adc:	813b      	strh	r3, [r7, #8]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ae2:	f7fe ffaf 	bl	8001a44 <HAL_GetTick>
 8002ae6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b20      	cmp	r3, #32
 8002af2:	f040 8214 	bne.w	8002f1e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	2319      	movs	r3, #25
 8002afc:	2201      	movs	r2, #1
 8002afe:	497b      	ldr	r1, [pc, #492]	@ (8002cec <HAL_I2C_Mem_Read+0x224>)
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 fb91 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e207      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d101      	bne.n	8002b1e <HAL_I2C_Mem_Read+0x56>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e200      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d007      	beq.n	8002b44 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2222      	movs	r2, #34	@ 0x22
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2240      	movs	r2, #64	@ 0x40
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002b74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4a5b      	ldr	r2, [pc, #364]	@ (8002cf0 <HAL_I2C_Mem_Read+0x228>)
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b86:	88f8      	ldrh	r0, [r7, #6]
 8002b88:	893a      	ldrh	r2, [r7, #8]
 8002b8a:	8979      	ldrh	r1, [r7, #10]
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8e:	9301      	str	r3, [sp, #4]
 8002b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	4603      	mov	r3, r0
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 fa5e 	bl	8003058 <I2C_RequestMemoryRead>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e1bc      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d113      	bne.n	8002bd6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bae:	2300      	movs	r3, #0
 8002bb0:	623b      	str	r3, [r7, #32]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	695b      	ldr	r3, [r3, #20]
 8002bb8:	623b      	str	r3, [r7, #32]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	623b      	str	r3, [r7, #32]
 8002bc2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	e190      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d11b      	bne.n	8002c16 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61fb      	str	r3, [r7, #28]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	61fb      	str	r3, [r7, #28]
 8002c02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	e170      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d11b      	bne.n	8002c56 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61bb      	str	r3, [r7, #24]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	61bb      	str	r3, [r7, #24]
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	e150      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c56:	2300      	movs	r3, #0
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	617b      	str	r3, [r7, #20]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002c6c:	e144      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c72:	2b03      	cmp	r3, #3
 8002c74:	f200 80f1 	bhi.w	8002e5a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d123      	bne.n	8002cc8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c82:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 fc79 	bl	800357c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e145      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691a      	ldr	r2, [r3, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002cc6:	e117      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d14e      	bne.n	8002d6e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	4906      	ldr	r1, [pc, #24]	@ (8002cf4 <HAL_I2C_Mem_Read+0x22c>)
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 faa4 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d008      	beq.n	8002cf8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e11a      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
 8002cea:	bf00      	nop
 8002cec:	00100002 	.word	0x00100002
 8002cf0:	ffff0000 	.word	0xffff0000
 8002cf4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	691a      	ldr	r2, [r3, #16]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d44:	b2d2      	uxtb	r2, r2
 8002d46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d6c:	e0c4      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d74:	2200      	movs	r2, #0
 8002d76:	496c      	ldr	r1, [pc, #432]	@ (8002f28 <HAL_I2C_Mem_Read+0x460>)
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 fa55 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0cb      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691a      	ldr	r2, [r3, #16]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db4:	3b01      	subs	r3, #1
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	4955      	ldr	r1, [pc, #340]	@ (8002f28 <HAL_I2C_Mem_Read+0x460>)
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f000 fa27 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e09d      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	691a      	ldr	r2, [r3, #16]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e06:	1c5a      	adds	r2, r3, #1
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e10:	3b01      	subs	r3, #1
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	691a      	ldr	r2, [r3, #16]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e58:	e04e      	b.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e5c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 fb8c 	bl	800357c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e058      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	b2d2      	uxtb	r2, r2
 8002e7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	2b04      	cmp	r3, #4
 8002eac:	d124      	bne.n	8002ef8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d107      	bne.n	8002ec6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ec4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f47f aeb6 	bne.w	8002c6e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2220      	movs	r2, #32
 8002f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e000      	b.n	8002f20 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002f1e:	2302      	movs	r3, #2
  }
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3728      	adds	r7, #40	@ 0x28
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	00010004 	.word	0x00010004

08002f2c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af02      	add	r7, sp, #8
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	4608      	mov	r0, r1
 8002f36:	4611      	mov	r1, r2
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	817b      	strh	r3, [r7, #10]
 8002f3e:	460b      	mov	r3, r1
 8002f40:	813b      	strh	r3, [r7, #8]
 8002f42:	4613      	mov	r3, r2
 8002f44:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 f960 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00d      	beq.n	8002f8a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f7c:	d103      	bne.n	8002f86 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f84:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e05f      	b.n	800304a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f8a:	897b      	ldrh	r3, [r7, #10]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	461a      	mov	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	6a3a      	ldr	r2, [r7, #32]
 8002f9e:	492d      	ldr	r1, [pc, #180]	@ (8003054 <I2C_RequestMemoryWrite+0x128>)
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 f9bb 	bl	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e04c      	b.n	800304a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	617b      	str	r3, [r7, #20]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	617b      	str	r3, [r7, #20]
 8002fc4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fc8:	6a39      	ldr	r1, [r7, #32]
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 fa46 	bl	800345c <I2C_WaitOnTXEFlagUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00d      	beq.n	8002ff2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d107      	bne.n	8002fee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e02b      	b.n	800304a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ff2:	88fb      	ldrh	r3, [r7, #6]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d105      	bne.n	8003004 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ff8:	893b      	ldrh	r3, [r7, #8]
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	611a      	str	r2, [r3, #16]
 8003002:	e021      	b.n	8003048 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003004:	893b      	ldrh	r3, [r7, #8]
 8003006:	0a1b      	lsrs	r3, r3, #8
 8003008:	b29b      	uxth	r3, r3
 800300a:	b2da      	uxtb	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003014:	6a39      	ldr	r1, [r7, #32]
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 fa20 	bl	800345c <I2C_WaitOnTXEFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00d      	beq.n	800303e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	2b04      	cmp	r3, #4
 8003028:	d107      	bne.n	800303a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003038:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e005      	b.n	800304a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800303e:	893b      	ldrh	r3, [r7, #8]
 8003040:	b2da      	uxtb	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	00010002 	.word	0x00010002

08003058 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af02      	add	r7, sp, #8
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	4608      	mov	r0, r1
 8003062:	4611      	mov	r1, r2
 8003064:	461a      	mov	r2, r3
 8003066:	4603      	mov	r3, r0
 8003068:	817b      	strh	r3, [r7, #10]
 800306a:	460b      	mov	r3, r1
 800306c:	813b      	strh	r3, [r7, #8]
 800306e:	4613      	mov	r3, r2
 8003070:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003080:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003090:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	2200      	movs	r2, #0
 800309a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 f8c2 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00d      	beq.n	80030c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030b8:	d103      	bne.n	80030c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e0aa      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030c6:	897b      	ldrh	r3, [r7, #10]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d8:	6a3a      	ldr	r2, [r7, #32]
 80030da:	4952      	ldr	r1, [pc, #328]	@ (8003224 <I2C_RequestMemoryRead+0x1cc>)
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f000 f91d 	bl	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e097      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ec:	2300      	movs	r3, #0
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003104:	6a39      	ldr	r1, [r7, #32]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f9a8 	bl	800345c <I2C_WaitOnTXEFlagUntilTimeout>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00d      	beq.n	800312e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	2b04      	cmp	r3, #4
 8003118:	d107      	bne.n	800312a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003128:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e076      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d105      	bne.n	8003140 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003134:	893b      	ldrh	r3, [r7, #8]
 8003136:	b2da      	uxtb	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	611a      	str	r2, [r3, #16]
 800313e:	e021      	b.n	8003184 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003140:	893b      	ldrh	r3, [r7, #8]
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	b29b      	uxth	r3, r3
 8003146:	b2da      	uxtb	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800314e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003150:	6a39      	ldr	r1, [r7, #32]
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f982 	bl	800345c <I2C_WaitOnTXEFlagUntilTimeout>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00d      	beq.n	800317a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003162:	2b04      	cmp	r3, #4
 8003164:	d107      	bne.n	8003176 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003174:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e050      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800317a:	893b      	ldrh	r3, [r7, #8]
 800317c:	b2da      	uxtb	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003186:	6a39      	ldr	r1, [r7, #32]
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 f967 	bl	800345c <I2C_WaitOnTXEFlagUntilTimeout>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00d      	beq.n	80031b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	2b04      	cmp	r3, #4
 800319a:	d107      	bne.n	80031ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e035      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	6a3b      	ldr	r3, [r7, #32]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f000 f82b 	bl	8003228 <I2C_WaitOnFlagUntilTimeout>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00d      	beq.n	80031f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031e6:	d103      	bne.n	80031f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e013      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80031f4:	897b      	ldrh	r3, [r7, #10]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	b2da      	uxtb	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003206:	6a3a      	ldr	r2, [r7, #32]
 8003208:	4906      	ldr	r1, [pc, #24]	@ (8003224 <I2C_RequestMemoryRead+0x1cc>)
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 f886 	bl	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3718      	adds	r7, #24
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	00010002 	.word	0x00010002

08003228 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	603b      	str	r3, [r7, #0]
 8003234:	4613      	mov	r3, r2
 8003236:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003238:	e048      	b.n	80032cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003240:	d044      	beq.n	80032cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003242:	f7fe fbff 	bl	8001a44 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	429a      	cmp	r2, r3
 8003250:	d302      	bcc.n	8003258 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d139      	bne.n	80032cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	0c1b      	lsrs	r3, r3, #16
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b01      	cmp	r3, #1
 8003260:	d10d      	bne.n	800327e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	43da      	mvns	r2, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4013      	ands	r3, r2
 800326e:	b29b      	uxth	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	bf0c      	ite	eq
 8003274:	2301      	moveq	r3, #1
 8003276:	2300      	movne	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	e00c      	b.n	8003298 <I2C_WaitOnFlagUntilTimeout+0x70>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	43da      	mvns	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4013      	ands	r3, r2
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	bf0c      	ite	eq
 8003290:	2301      	moveq	r3, #1
 8003292:	2300      	movne	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	461a      	mov	r2, r3
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	429a      	cmp	r2, r3
 800329c:	d116      	bne.n	80032cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b8:	f043 0220 	orr.w	r2, r3, #32
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e023      	b.n	8003314 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	0c1b      	lsrs	r3, r3, #16
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d10d      	bne.n	80032f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	43da      	mvns	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	4013      	ands	r3, r2
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf0c      	ite	eq
 80032e8:	2301      	moveq	r3, #1
 80032ea:	2300      	movne	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	461a      	mov	r2, r3
 80032f0:	e00c      	b.n	800330c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	43da      	mvns	r2, r3
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	4013      	ands	r3, r2
 80032fe:	b29b      	uxth	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	461a      	mov	r2, r3
 800330c:	79fb      	ldrb	r3, [r7, #7]
 800330e:	429a      	cmp	r2, r3
 8003310:	d093      	beq.n	800323a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	607a      	str	r2, [r7, #4]
 8003328:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800332a:	e071      	b.n	8003410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800333a:	d123      	bne.n	8003384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800334a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003354:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	f043 0204 	orr.w	r2, r3, #4
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e067      	b.n	8003454 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800338a:	d041      	beq.n	8003410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338c:	f7fe fb5a 	bl	8001a44 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	429a      	cmp	r2, r3
 800339a:	d302      	bcc.n	80033a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d136      	bne.n	8003410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	0c1b      	lsrs	r3, r3, #16
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d10c      	bne.n	80033c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	43da      	mvns	r2, r3
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	4013      	ands	r3, r2
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	bf14      	ite	ne
 80033be:	2301      	movne	r3, #1
 80033c0:	2300      	moveq	r3, #0
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	e00b      	b.n	80033de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	43da      	mvns	r2, r3
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	4013      	ands	r3, r2
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	bf14      	ite	ne
 80033d8:	2301      	movne	r3, #1
 80033da:	2300      	moveq	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d016      	beq.n	8003410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fc:	f043 0220 	orr.w	r2, r3, #32
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e021      	b.n	8003454 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	0c1b      	lsrs	r3, r3, #16
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b01      	cmp	r3, #1
 8003418:	d10c      	bne.n	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	43da      	mvns	r2, r3
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	4013      	ands	r3, r2
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	bf14      	ite	ne
 800342c:	2301      	movne	r3, #1
 800342e:	2300      	moveq	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	e00b      	b.n	800344c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	43da      	mvns	r2, r3
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	4013      	ands	r3, r2
 8003440:	b29b      	uxth	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	bf14      	ite	ne
 8003446:	2301      	movne	r3, #1
 8003448:	2300      	moveq	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	f47f af6d 	bne.w	800332c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003468:	e034      	b.n	80034d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 f8e3 	bl	8003636 <I2C_IsAcknowledgeFailed>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e034      	b.n	80034e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d028      	beq.n	80034d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003482:	f7fe fadf 	bl	8001a44 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	68ba      	ldr	r2, [r7, #8]
 800348e:	429a      	cmp	r2, r3
 8003490:	d302      	bcc.n	8003498 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d11d      	bne.n	80034d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034a2:	2b80      	cmp	r3, #128	@ 0x80
 80034a4:	d016      	beq.n	80034d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	f043 0220 	orr.w	r2, r3, #32
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e007      	b.n	80034e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034de:	2b80      	cmp	r3, #128	@ 0x80
 80034e0:	d1c3      	bne.n	800346a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034f8:	e034      	b.n	8003564 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f89b 	bl	8003636 <I2C_IsAcknowledgeFailed>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e034      	b.n	8003574 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003510:	d028      	beq.n	8003564 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003512:	f7fe fa97 	bl	8001a44 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	429a      	cmp	r2, r3
 8003520:	d302      	bcc.n	8003528 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d11d      	bne.n	8003564 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	f003 0304 	and.w	r3, r3, #4
 8003532:	2b04      	cmp	r3, #4
 8003534:	d016      	beq.n	8003564 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2220      	movs	r2, #32
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	f043 0220 	orr.w	r2, r3, #32
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e007      	b.n	8003574 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	f003 0304 	and.w	r3, r3, #4
 800356e:	2b04      	cmp	r3, #4
 8003570:	d1c3      	bne.n	80034fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003588:	e049      	b.n	800361e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f003 0310 	and.w	r3, r3, #16
 8003594:	2b10      	cmp	r3, #16
 8003596:	d119      	bne.n	80035cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f06f 0210 	mvn.w	r2, #16
 80035a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2220      	movs	r2, #32
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e030      	b.n	800362e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035cc:	f7fe fa3a 	bl	8001a44 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	68ba      	ldr	r2, [r7, #8]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d302      	bcc.n	80035e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d11d      	bne.n	800361e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ec:	2b40      	cmp	r3, #64	@ 0x40
 80035ee:	d016      	beq.n	800361e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2220      	movs	r2, #32
 80035fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360a:	f043 0220 	orr.w	r2, r3, #32
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e007      	b.n	800362e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003628:	2b40      	cmp	r3, #64	@ 0x40
 800362a:	d1ae      	bne.n	800358a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003648:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800364c:	d11b      	bne.n	8003686 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003656:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2220      	movs	r2, #32
 8003662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003672:	f043 0204 	orr.w	r2, r3, #4
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b20      	cmp	r3, #32
 80036a8:	d129      	bne.n	80036fe <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2224      	movs	r2, #36	@ 0x24
 80036ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 0201 	bic.w	r2, r2, #1
 80036c0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0210 	bic.w	r2, r2, #16
 80036d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f042 0201 	orr.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2220      	movs	r2, #32
 80036f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80036fa:	2300      	movs	r3, #0
 80036fc:	e000      	b.n	8003700 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80036fe:	2302      	movs	r3, #2
  }
}
 8003700:	4618      	mov	r0, r3
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003716:	2300      	movs	r3, #0
 8003718:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b20      	cmp	r3, #32
 8003724:	d12a      	bne.n	800377c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2224      	movs	r2, #36	@ 0x24
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 0201 	bic.w	r2, r2, #1
 800373c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003744:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003746:	89fb      	ldrh	r3, [r7, #14]
 8003748:	f023 030f 	bic.w	r3, r3, #15
 800374c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	b29a      	uxth	r2, r3
 8003752:	89fb      	ldrh	r3, [r7, #14]
 8003754:	4313      	orrs	r3, r2
 8003756:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	89fa      	ldrh	r2, [r7, #14]
 800375e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003778:	2300      	movs	r3, #0
 800377a:	e000      	b.n	800377e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800377c:	2302      	movs	r3, #2
  }
}
 800377e:	4618      	mov	r0, r3
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	b086      	sub	sp, #24
 800378e:	af02      	add	r7, sp, #8
 8003790:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e101      	b.n	80039a0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7fd ff52 	bl	8001660 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2203      	movs	r2, #3
 80037c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037ca:	d102      	bne.n	80037d2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f001 f9ee 	bl	8004bb8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6818      	ldr	r0, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	7c1a      	ldrb	r2, [r3, #16]
 80037e4:	f88d 2000 	strb.w	r2, [sp]
 80037e8:	3304      	adds	r3, #4
 80037ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037ec:	f001 f980 	bl	8004af0 <USB_CoreInit>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d005      	beq.n	8003802 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2202      	movs	r2, #2
 80037fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e0ce      	b.n	80039a0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2100      	movs	r1, #0
 8003808:	4618      	mov	r0, r3
 800380a:	f001 f9e6 	bl	8004bda <USB_SetCurrentMode>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d005      	beq.n	8003820 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e0bf      	b.n	80039a0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003820:	2300      	movs	r3, #0
 8003822:	73fb      	strb	r3, [r7, #15]
 8003824:	e04a      	b.n	80038bc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003826:	7bfa      	ldrb	r2, [r7, #15]
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	00db      	lsls	r3, r3, #3
 800382e:	4413      	add	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	440b      	add	r3, r1
 8003834:	3315      	adds	r3, #21
 8003836:	2201      	movs	r2, #1
 8003838:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800383a:	7bfa      	ldrb	r2, [r7, #15]
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4413      	add	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	3314      	adds	r3, #20
 800384a:	7bfa      	ldrb	r2, [r7, #15]
 800384c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800384e:	7bfa      	ldrb	r2, [r7, #15]
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	b298      	uxth	r0, r3
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	4413      	add	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	440b      	add	r3, r1
 8003860:	332e      	adds	r3, #46	@ 0x2e
 8003862:	4602      	mov	r2, r0
 8003864:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003866:	7bfa      	ldrb	r2, [r7, #15]
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	4613      	mov	r3, r2
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	4413      	add	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	3318      	adds	r3, #24
 8003876:	2200      	movs	r2, #0
 8003878:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800387a:	7bfa      	ldrb	r2, [r7, #15]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4413      	add	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	440b      	add	r3, r1
 8003888:	331c      	adds	r3, #28
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800388e:	7bfa      	ldrb	r2, [r7, #15]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	4413      	add	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	3320      	adds	r3, #32
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80038a2:	7bfa      	ldrb	r2, [r7, #15]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4413      	add	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	3324      	adds	r3, #36	@ 0x24
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	3301      	adds	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	791b      	ldrb	r3, [r3, #4]
 80038c0:	7bfa      	ldrb	r2, [r7, #15]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d3af      	bcc.n	8003826 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038c6:	2300      	movs	r3, #0
 80038c8:	73fb      	strb	r3, [r7, #15]
 80038ca:	e044      	b.n	8003956 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80038cc:	7bfa      	ldrb	r2, [r7, #15]
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4613      	mov	r3, r2
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80038de:	2200      	movs	r2, #0
 80038e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80038e2:	7bfa      	ldrb	r2, [r7, #15]
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80038f4:	7bfa      	ldrb	r2, [r7, #15]
 80038f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80038f8:	7bfa      	ldrb	r2, [r7, #15]
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4613      	mov	r3, r2
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800390a:	2200      	movs	r2, #0
 800390c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800390e:	7bfa      	ldrb	r2, [r7, #15]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	4413      	add	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003924:	7bfa      	ldrb	r2, [r7, #15]
 8003926:	6879      	ldr	r1, [r7, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	4413      	add	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	440b      	add	r3, r1
 8003932:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003936:	2200      	movs	r2, #0
 8003938:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800393a:	7bfa      	ldrb	r2, [r7, #15]
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	4613      	mov	r3, r2
 8003940:	00db      	lsls	r3, r3, #3
 8003942:	4413      	add	r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	440b      	add	r3, r1
 8003948:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003950:	7bfb      	ldrb	r3, [r7, #15]
 8003952:	3301      	adds	r3, #1
 8003954:	73fb      	strb	r3, [r7, #15]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	791b      	ldrb	r3, [r3, #4]
 800395a:	7bfa      	ldrb	r2, [r7, #15]
 800395c:	429a      	cmp	r2, r3
 800395e:	d3b5      	bcc.n	80038cc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6818      	ldr	r0, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	7c1a      	ldrb	r2, [r3, #16]
 8003968:	f88d 2000 	strb.w	r2, [sp]
 800396c:	3304      	adds	r3, #4
 800396e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003970:	f001 f980 	bl	8004c74 <USB_DevInit>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d005      	beq.n	8003986 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e00c      	b.n	80039a0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f001 fb48 	bl	800502e <USB_DevDisconnect>

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e267      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d075      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039c6:	4b88      	ldr	r3, [pc, #544]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 030c 	and.w	r3, r3, #12
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d00c      	beq.n	80039ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039d2:	4b85      	ldr	r3, [pc, #532]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039da:	2b08      	cmp	r3, #8
 80039dc:	d112      	bne.n	8003a04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039de:	4b82      	ldr	r3, [pc, #520]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039ea:	d10b      	bne.n	8003a04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ec:	4b7e      	ldr	r3, [pc, #504]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d05b      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x108>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d157      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e242      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a0c:	d106      	bne.n	8003a1c <HAL_RCC_OscConfig+0x74>
 8003a0e:	4b76      	ldr	r3, [pc, #472]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a75      	ldr	r2, [pc, #468]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a18:	6013      	str	r3, [r2, #0]
 8003a1a:	e01d      	b.n	8003a58 <HAL_RCC_OscConfig+0xb0>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a24:	d10c      	bne.n	8003a40 <HAL_RCC_OscConfig+0x98>
 8003a26:	4b70      	ldr	r3, [pc, #448]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a6f      	ldr	r2, [pc, #444]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a30:	6013      	str	r3, [r2, #0]
 8003a32:	4b6d      	ldr	r3, [pc, #436]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a6c      	ldr	r2, [pc, #432]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a3c:	6013      	str	r3, [r2, #0]
 8003a3e:	e00b      	b.n	8003a58 <HAL_RCC_OscConfig+0xb0>
 8003a40:	4b69      	ldr	r3, [pc, #420]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a68      	ldr	r2, [pc, #416]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a4a:	6013      	str	r3, [r2, #0]
 8003a4c:	4b66      	ldr	r3, [pc, #408]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a65      	ldr	r2, [pc, #404]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d013      	beq.n	8003a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a60:	f7fd fff0 	bl	8001a44 <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a68:	f7fd ffec 	bl	8001a44 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b64      	cmp	r3, #100	@ 0x64
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e207      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7a:	4b5b      	ldr	r3, [pc, #364]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCC_OscConfig+0xc0>
 8003a86:	e014      	b.n	8003ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a88:	f7fd ffdc 	bl	8001a44 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a90:	f7fd ffd8 	bl	8001a44 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b64      	cmp	r3, #100	@ 0x64
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e1f3      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aa2:	4b51      	ldr	r3, [pc, #324]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f0      	bne.n	8003a90 <HAL_RCC_OscConfig+0xe8>
 8003aae:	e000      	b.n	8003ab2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d063      	beq.n	8003b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003abe:	4b4a      	ldr	r3, [pc, #296]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 030c 	and.w	r3, r3, #12
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00b      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aca:	4b47      	ldr	r3, [pc, #284]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d11c      	bne.n	8003b10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ad6:	4b44      	ldr	r3, [pc, #272]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d116      	bne.n	8003b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae2:	4b41      	ldr	r3, [pc, #260]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d005      	beq.n	8003afa <HAL_RCC_OscConfig+0x152>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d001      	beq.n	8003afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e1c7      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afa:	4b3b      	ldr	r3, [pc, #236]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	4937      	ldr	r1, [pc, #220]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b0e:	e03a      	b.n	8003b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d020      	beq.n	8003b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b18:	4b34      	ldr	r3, [pc, #208]	@ (8003bec <HAL_RCC_OscConfig+0x244>)
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1e:	f7fd ff91 	bl	8001a44 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b26:	f7fd ff8d 	bl	8001a44 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e1a8      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b38:	4b2b      	ldr	r3, [pc, #172]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0f0      	beq.n	8003b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b44:	4b28      	ldr	r3, [pc, #160]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	4925      	ldr	r1, [pc, #148]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	600b      	str	r3, [r1, #0]
 8003b58:	e015      	b.n	8003b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b5a:	4b24      	ldr	r3, [pc, #144]	@ (8003bec <HAL_RCC_OscConfig+0x244>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b60:	f7fd ff70 	bl	8001a44 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b68:	f7fd ff6c 	bl	8001a44 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e187      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f0      	bne.n	8003b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d036      	beq.n	8003c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d016      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b9a:	4b15      	ldr	r3, [pc, #84]	@ (8003bf0 <HAL_RCC_OscConfig+0x248>)
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba0:	f7fd ff50 	bl	8001a44 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ba8:	f7fd ff4c 	bl	8001a44 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e167      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bba:	4b0b      	ldr	r3, [pc, #44]	@ (8003be8 <HAL_RCC_OscConfig+0x240>)
 8003bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0f0      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x200>
 8003bc6:	e01b      	b.n	8003c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bc8:	4b09      	ldr	r3, [pc, #36]	@ (8003bf0 <HAL_RCC_OscConfig+0x248>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bce:	f7fd ff39 	bl	8001a44 <HAL_GetTick>
 8003bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd4:	e00e      	b.n	8003bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bd6:	f7fd ff35 	bl	8001a44 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d907      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e150      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
 8003be8:	40023800 	.word	0x40023800
 8003bec:	42470000 	.word	0x42470000
 8003bf0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf4:	4b88      	ldr	r3, [pc, #544]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1ea      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 8097 	beq.w	8003d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c12:	4b81      	ldr	r3, [pc, #516]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10f      	bne.n	8003c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	4b7d      	ldr	r3, [pc, #500]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c26:	4a7c      	ldr	r2, [pc, #496]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c36:	60bb      	str	r3, [r7, #8]
 8003c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3e:	4b77      	ldr	r3, [pc, #476]	@ (8003e1c <HAL_RCC_OscConfig+0x474>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d118      	bne.n	8003c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c4a:	4b74      	ldr	r3, [pc, #464]	@ (8003e1c <HAL_RCC_OscConfig+0x474>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a73      	ldr	r2, [pc, #460]	@ (8003e1c <HAL_RCC_OscConfig+0x474>)
 8003c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c56:	f7fd fef5 	bl	8001a44 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5e:	f7fd fef1 	bl	8001a44 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e10c      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c70:	4b6a      	ldr	r3, [pc, #424]	@ (8003e1c <HAL_RCC_OscConfig+0x474>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d106      	bne.n	8003c92 <HAL_RCC_OscConfig+0x2ea>
 8003c84:	4b64      	ldr	r3, [pc, #400]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c88:	4a63      	ldr	r2, [pc, #396]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c90:	e01c      	b.n	8003ccc <HAL_RCC_OscConfig+0x324>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b05      	cmp	r3, #5
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x30c>
 8003c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9e:	4a5e      	ldr	r2, [pc, #376]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	f043 0304 	orr.w	r3, r3, #4
 8003ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003caa:	4a5b      	ldr	r2, [pc, #364]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003cac:	f043 0301 	orr.w	r3, r3, #1
 8003cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cb2:	e00b      	b.n	8003ccc <HAL_RCC_OscConfig+0x324>
 8003cb4:	4b58      	ldr	r3, [pc, #352]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb8:	4a57      	ldr	r2, [pc, #348]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003cba:	f023 0301 	bic.w	r3, r3, #1
 8003cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cc0:	4b55      	ldr	r3, [pc, #340]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc4:	4a54      	ldr	r2, [pc, #336]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003cc6:	f023 0304 	bic.w	r3, r3, #4
 8003cca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d015      	beq.n	8003d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd4:	f7fd feb6 	bl	8001a44 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cda:	e00a      	b.n	8003cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cdc:	f7fd feb2 	bl	8001a44 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e0cb      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf2:	4b49      	ldr	r3, [pc, #292]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0ee      	beq.n	8003cdc <HAL_RCC_OscConfig+0x334>
 8003cfe:	e014      	b.n	8003d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d00:	f7fd fea0 	bl	8001a44 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d06:	e00a      	b.n	8003d1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d08:	f7fd fe9c 	bl	8001a44 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e0b5      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1ee      	bne.n	8003d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d2a:	7dfb      	ldrb	r3, [r7, #23]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d105      	bne.n	8003d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d30:	4b39      	ldr	r3, [pc, #228]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d34:	4a38      	ldr	r2, [pc, #224]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 80a1 	beq.w	8003e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d46:	4b34      	ldr	r3, [pc, #208]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 030c 	and.w	r3, r3, #12
 8003d4e:	2b08      	cmp	r3, #8
 8003d50:	d05c      	beq.n	8003e0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d141      	bne.n	8003dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d5a:	4b31      	ldr	r3, [pc, #196]	@ (8003e20 <HAL_RCC_OscConfig+0x478>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d60:	f7fd fe70 	bl	8001a44 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d68:	f7fd fe6c 	bl	8001a44 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e087      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7a:	4b27      	ldr	r3, [pc, #156]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f0      	bne.n	8003d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	69da      	ldr	r2, [r3, #28]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d94:	019b      	lsls	r3, r3, #6
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9c:	085b      	lsrs	r3, r3, #1
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	041b      	lsls	r3, r3, #16
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da8:	061b      	lsls	r3, r3, #24
 8003daa:	491b      	ldr	r1, [pc, #108]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003db0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e20 <HAL_RCC_OscConfig+0x478>)
 8003db2:	2201      	movs	r2, #1
 8003db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db6:	f7fd fe45 	bl	8001a44 <HAL_GetTick>
 8003dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dbc:	e008      	b.n	8003dd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dbe:	f7fd fe41 	bl	8001a44 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e05c      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd0:	4b11      	ldr	r3, [pc, #68]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCC_OscConfig+0x416>
 8003ddc:	e054      	b.n	8003e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dde:	4b10      	ldr	r3, [pc, #64]	@ (8003e20 <HAL_RCC_OscConfig+0x478>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de4:	f7fd fe2e 	bl	8001a44 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dec:	f7fd fe2a 	bl	8001a44 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e045      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfe:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <HAL_RCC_OscConfig+0x470>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f0      	bne.n	8003dec <HAL_RCC_OscConfig+0x444>
 8003e0a:	e03d      	b.n	8003e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d107      	bne.n	8003e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e038      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
 8003e18:	40023800 	.word	0x40023800
 8003e1c:	40007000 	.word	0x40007000
 8003e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e24:	4b1b      	ldr	r3, [pc, #108]	@ (8003e94 <HAL_RCC_OscConfig+0x4ec>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d028      	beq.n	8003e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d121      	bne.n	8003e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d11a      	bne.n	8003e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e54:	4013      	ands	r3, r2
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d111      	bne.n	8003e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6a:	085b      	lsrs	r3, r3, #1
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d001      	beq.n	8003e88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e000      	b.n	8003e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3718      	adds	r7, #24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40023800 	.word	0x40023800

08003e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0cc      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003eac:	4b68      	ldr	r3, [pc, #416]	@ (8004050 <HAL_RCC_ClockConfig+0x1b8>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d90c      	bls.n	8003ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eba:	4b65      	ldr	r3, [pc, #404]	@ (8004050 <HAL_RCC_ClockConfig+0x1b8>)
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec2:	4b63      	ldr	r3, [pc, #396]	@ (8004050 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e0b8      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d020      	beq.n	8003f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eec:	4b59      	ldr	r3, [pc, #356]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	4a58      	ldr	r2, [pc, #352]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ef6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d005      	beq.n	8003f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f04:	4b53      	ldr	r3, [pc, #332]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	4a52      	ldr	r2, [pc, #328]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f10:	4b50      	ldr	r3, [pc, #320]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	494d      	ldr	r1, [pc, #308]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d044      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d107      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f36:	4b47      	ldr	r3, [pc, #284]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d119      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e07f      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d003      	beq.n	8003f56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f52:	2b03      	cmp	r3, #3
 8003f54:	d107      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f56:	4b3f      	ldr	r3, [pc, #252]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d109      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e06f      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f66:	4b3b      	ldr	r3, [pc, #236]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e067      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f76:	4b37      	ldr	r3, [pc, #220]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f023 0203 	bic.w	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	4934      	ldr	r1, [pc, #208]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f88:	f7fd fd5c 	bl	8001a44 <HAL_GetTick>
 8003f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f90:	f7fd fd58 	bl	8001a44 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e04f      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 020c 	and.w	r2, r3, #12
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d1eb      	bne.n	8003f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b25      	ldr	r3, [pc, #148]	@ (8004050 <HAL_RCC_ClockConfig+0x1b8>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d20c      	bcs.n	8003fe0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b22      	ldr	r3, [pc, #136]	@ (8004050 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc8:	683a      	ldr	r2, [r7, #0]
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fce:	4b20      	ldr	r3, [pc, #128]	@ (8004050 <HAL_RCC_ClockConfig+0x1b8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d001      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e032      	b.n	8004046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0304 	and.w	r3, r3, #4
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d008      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fec:	4b19      	ldr	r3, [pc, #100]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	4916      	ldr	r1, [pc, #88]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d009      	beq.n	800401e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800400a:	4b12      	ldr	r3, [pc, #72]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	490e      	ldr	r1, [pc, #56]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 800401a:	4313      	orrs	r3, r2
 800401c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800401e:	f000 f821 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 8004022:	4602      	mov	r2, r0
 8004024:	4b0b      	ldr	r3, [pc, #44]	@ (8004054 <HAL_RCC_ClockConfig+0x1bc>)
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	091b      	lsrs	r3, r3, #4
 800402a:	f003 030f 	and.w	r3, r3, #15
 800402e:	490a      	ldr	r1, [pc, #40]	@ (8004058 <HAL_RCC_ClockConfig+0x1c0>)
 8004030:	5ccb      	ldrb	r3, [r1, r3]
 8004032:	fa22 f303 	lsr.w	r3, r2, r3
 8004036:	4a09      	ldr	r2, [pc, #36]	@ (800405c <HAL_RCC_ClockConfig+0x1c4>)
 8004038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800403a:	4b09      	ldr	r3, [pc, #36]	@ (8004060 <HAL_RCC_ClockConfig+0x1c8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f7fd fcbc 	bl	80019bc <HAL_InitTick>

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40023c00 	.word	0x40023c00
 8004054:	40023800 	.word	0x40023800
 8004058:	08008268 	.word	0x08008268
 800405c:	20000000 	.word	0x20000000
 8004060:	20000004 	.word	0x20000004

08004064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004068:	b094      	sub	sp, #80	@ 0x50
 800406a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004070:	2300      	movs	r3, #0
 8004072:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004074:	2300      	movs	r3, #0
 8004076:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004078:	2300      	movs	r3, #0
 800407a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800407c:	4b79      	ldr	r3, [pc, #484]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x200>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 030c 	and.w	r3, r3, #12
 8004084:	2b08      	cmp	r3, #8
 8004086:	d00d      	beq.n	80040a4 <HAL_RCC_GetSysClockFreq+0x40>
 8004088:	2b08      	cmp	r3, #8
 800408a:	f200 80e1 	bhi.w	8004250 <HAL_RCC_GetSysClockFreq+0x1ec>
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <HAL_RCC_GetSysClockFreq+0x34>
 8004092:	2b04      	cmp	r3, #4
 8004094:	d003      	beq.n	800409e <HAL_RCC_GetSysClockFreq+0x3a>
 8004096:	e0db      	b.n	8004250 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004098:	4b73      	ldr	r3, [pc, #460]	@ (8004268 <HAL_RCC_GetSysClockFreq+0x204>)
 800409a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800409c:	e0db      	b.n	8004256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800409e:	4b73      	ldr	r3, [pc, #460]	@ (800426c <HAL_RCC_GetSysClockFreq+0x208>)
 80040a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040a2:	e0d8      	b.n	8004256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040a4:	4b6f      	ldr	r3, [pc, #444]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040ae:	4b6d      	ldr	r3, [pc, #436]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x200>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d063      	beq.n	8004182 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x200>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	099b      	lsrs	r3, r3, #6
 80040c0:	2200      	movs	r2, #0
 80040c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80040c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80040ce:	2300      	movs	r3, #0
 80040d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80040d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040d6:	4622      	mov	r2, r4
 80040d8:	462b      	mov	r3, r5
 80040da:	f04f 0000 	mov.w	r0, #0
 80040de:	f04f 0100 	mov.w	r1, #0
 80040e2:	0159      	lsls	r1, r3, #5
 80040e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040e8:	0150      	lsls	r0, r2, #5
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	4621      	mov	r1, r4
 80040f0:	1a51      	subs	r1, r2, r1
 80040f2:	6139      	str	r1, [r7, #16]
 80040f4:	4629      	mov	r1, r5
 80040f6:	eb63 0301 	sbc.w	r3, r3, r1
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	f04f 0200 	mov.w	r2, #0
 8004100:	f04f 0300 	mov.w	r3, #0
 8004104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004108:	4659      	mov	r1, fp
 800410a:	018b      	lsls	r3, r1, #6
 800410c:	4651      	mov	r1, sl
 800410e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004112:	4651      	mov	r1, sl
 8004114:	018a      	lsls	r2, r1, #6
 8004116:	4651      	mov	r1, sl
 8004118:	ebb2 0801 	subs.w	r8, r2, r1
 800411c:	4659      	mov	r1, fp
 800411e:	eb63 0901 	sbc.w	r9, r3, r1
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800412e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004136:	4690      	mov	r8, r2
 8004138:	4699      	mov	r9, r3
 800413a:	4623      	mov	r3, r4
 800413c:	eb18 0303 	adds.w	r3, r8, r3
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	462b      	mov	r3, r5
 8004144:	eb49 0303 	adc.w	r3, r9, r3
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004156:	4629      	mov	r1, r5
 8004158:	024b      	lsls	r3, r1, #9
 800415a:	4621      	mov	r1, r4
 800415c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004160:	4621      	mov	r1, r4
 8004162:	024a      	lsls	r2, r1, #9
 8004164:	4610      	mov	r0, r2
 8004166:	4619      	mov	r1, r3
 8004168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800416a:	2200      	movs	r2, #0
 800416c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800416e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004170:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004174:	f7fc fd28 	bl	8000bc8 <__aeabi_uldivmod>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4613      	mov	r3, r2
 800417e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004180:	e058      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004182:	4b38      	ldr	r3, [pc, #224]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x200>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	099b      	lsrs	r3, r3, #6
 8004188:	2200      	movs	r2, #0
 800418a:	4618      	mov	r0, r3
 800418c:	4611      	mov	r1, r2
 800418e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004192:	623b      	str	r3, [r7, #32]
 8004194:	2300      	movs	r3, #0
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24
 8004198:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800419c:	4642      	mov	r2, r8
 800419e:	464b      	mov	r3, r9
 80041a0:	f04f 0000 	mov.w	r0, #0
 80041a4:	f04f 0100 	mov.w	r1, #0
 80041a8:	0159      	lsls	r1, r3, #5
 80041aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ae:	0150      	lsls	r0, r2, #5
 80041b0:	4602      	mov	r2, r0
 80041b2:	460b      	mov	r3, r1
 80041b4:	4641      	mov	r1, r8
 80041b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80041ba:	4649      	mov	r1, r9
 80041bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041d4:	ebb2 040a 	subs.w	r4, r2, sl
 80041d8:	eb63 050b 	sbc.w	r5, r3, fp
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	00eb      	lsls	r3, r5, #3
 80041e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ea:	00e2      	lsls	r2, r4, #3
 80041ec:	4614      	mov	r4, r2
 80041ee:	461d      	mov	r5, r3
 80041f0:	4643      	mov	r3, r8
 80041f2:	18e3      	adds	r3, r4, r3
 80041f4:	603b      	str	r3, [r7, #0]
 80041f6:	464b      	mov	r3, r9
 80041f8:	eb45 0303 	adc.w	r3, r5, r3
 80041fc:	607b      	str	r3, [r7, #4]
 80041fe:	f04f 0200 	mov.w	r2, #0
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800420a:	4629      	mov	r1, r5
 800420c:	028b      	lsls	r3, r1, #10
 800420e:	4621      	mov	r1, r4
 8004210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004214:	4621      	mov	r1, r4
 8004216:	028a      	lsls	r2, r1, #10
 8004218:	4610      	mov	r0, r2
 800421a:	4619      	mov	r1, r3
 800421c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800421e:	2200      	movs	r2, #0
 8004220:	61bb      	str	r3, [r7, #24]
 8004222:	61fa      	str	r2, [r7, #28]
 8004224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004228:	f7fc fcce 	bl	8000bc8 <__aeabi_uldivmod>
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	4613      	mov	r3, r2
 8004232:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004234:	4b0b      	ldr	r3, [pc, #44]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x200>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	0c1b      	lsrs	r3, r3, #16
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	3301      	adds	r3, #1
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004244:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004248:	fbb2 f3f3 	udiv	r3, r2, r3
 800424c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800424e:	e002      	b.n	8004256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004250:	4b05      	ldr	r3, [pc, #20]	@ (8004268 <HAL_RCC_GetSysClockFreq+0x204>)
 8004252:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004258:	4618      	mov	r0, r3
 800425a:	3750      	adds	r7, #80	@ 0x50
 800425c:	46bd      	mov	sp, r7
 800425e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004262:	bf00      	nop
 8004264:	40023800 	.word	0x40023800
 8004268:	00f42400 	.word	0x00f42400
 800426c:	007a1200 	.word	0x007a1200

08004270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004270:	b480      	push	{r7}
 8004272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004274:	4b03      	ldr	r3, [pc, #12]	@ (8004284 <HAL_RCC_GetHCLKFreq+0x14>)
 8004276:	681b      	ldr	r3, [r3, #0]
}
 8004278:	4618      	mov	r0, r3
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	20000000 	.word	0x20000000

08004288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800428c:	f7ff fff0 	bl	8004270 <HAL_RCC_GetHCLKFreq>
 8004290:	4602      	mov	r2, r0
 8004292:	4b05      	ldr	r3, [pc, #20]	@ (80042a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	0a9b      	lsrs	r3, r3, #10
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	4903      	ldr	r1, [pc, #12]	@ (80042ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800429e:	5ccb      	ldrb	r3, [r1, r3]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40023800 	.word	0x40023800
 80042ac:	08008278 	.word	0x08008278

080042b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042b4:	f7ff ffdc 	bl	8004270 <HAL_RCC_GetHCLKFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	0b5b      	lsrs	r3, r3, #13
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	4903      	ldr	r1, [pc, #12]	@ (80042d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042c6:	5ccb      	ldrb	r3, [r1, r3]
 80042c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40023800 	.word	0x40023800
 80042d4:	08008278 	.word	0x08008278

080042d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e042      	b.n	8004370 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d106      	bne.n	8004304 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fd f966 	bl	80015d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2224      	movs	r2, #36	@ 0x24
 8004308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800431a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f973 	bl	8004608 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691a      	ldr	r2, [r3, #16]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004330:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	695a      	ldr	r2, [r3, #20]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004340:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004350:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2220      	movs	r2, #32
 8004364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3708      	adds	r7, #8
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	@ 0x28
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	603b      	str	r3, [r7, #0]
 8004384:	4613      	mov	r3, r2
 8004386:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b20      	cmp	r3, #32
 8004396:	d175      	bne.n	8004484 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_UART_Transmit+0x2c>
 800439e:	88fb      	ldrh	r3, [r7, #6]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e06e      	b.n	8004486 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2221      	movs	r2, #33	@ 0x21
 80043b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043b6:	f7fd fb45 	bl	8001a44 <HAL_GetTick>
 80043ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	88fa      	ldrh	r2, [r7, #6]
 80043c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	88fa      	ldrh	r2, [r7, #6]
 80043c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d0:	d108      	bne.n	80043e4 <HAL_UART_Transmit+0x6c>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d104      	bne.n	80043e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	61bb      	str	r3, [r7, #24]
 80043e2:	e003      	b.n	80043ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043ec:	e02e      	b.n	800444c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2200      	movs	r2, #0
 80043f6:	2180      	movs	r1, #128	@ 0x80
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 f848 	bl	800448e <UART_WaitOnFlagUntilTimeout>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d005      	beq.n	8004410 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e03a      	b.n	8004486 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10b      	bne.n	800442e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	461a      	mov	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004424:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	3302      	adds	r3, #2
 800442a:	61bb      	str	r3, [r7, #24]
 800442c:	e007      	b.n	800443e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	781a      	ldrb	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	3301      	adds	r3, #1
 800443c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004442:	b29b      	uxth	r3, r3
 8004444:	3b01      	subs	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004450:	b29b      	uxth	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1cb      	bne.n	80043ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2200      	movs	r2, #0
 800445e:	2140      	movs	r1, #64	@ 0x40
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 f814 	bl	800448e <UART_WaitOnFlagUntilTimeout>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e006      	b.n	8004486 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004480:	2300      	movs	r3, #0
 8004482:	e000      	b.n	8004486 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004484:	2302      	movs	r3, #2
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	3720      	adds	r7, #32
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b086      	sub	sp, #24
 8004492:	af00      	add	r7, sp, #0
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	4613      	mov	r3, r2
 800449c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800449e:	e03b      	b.n	8004518 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a6:	d037      	beq.n	8004518 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044a8:	f7fd facc 	bl	8001a44 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	6a3a      	ldr	r2, [r7, #32]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d302      	bcc.n	80044be <UART_WaitOnFlagUntilTimeout+0x30>
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e03a      	b.n	8004538 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d023      	beq.n	8004518 <UART_WaitOnFlagUntilTimeout+0x8a>
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b80      	cmp	r3, #128	@ 0x80
 80044d4:	d020      	beq.n	8004518 <UART_WaitOnFlagUntilTimeout+0x8a>
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	2b40      	cmp	r3, #64	@ 0x40
 80044da:	d01d      	beq.n	8004518 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	d116      	bne.n	8004518 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	617b      	str	r3, [r7, #20]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	617b      	str	r3, [r7, #20]
 80044fe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 f81d 	bl	8004540 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2208      	movs	r2, #8
 800450a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e00f      	b.n	8004538 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	4013      	ands	r3, r2
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	429a      	cmp	r2, r3
 8004526:	bf0c      	ite	eq
 8004528:	2301      	moveq	r3, #1
 800452a:	2300      	movne	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	461a      	mov	r2, r3
 8004530:	79fb      	ldrb	r3, [r7, #7]
 8004532:	429a      	cmp	r2, r3
 8004534:	d0b4      	beq.n	80044a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3718      	adds	r7, #24
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004540:	b480      	push	{r7}
 8004542:	b095      	sub	sp, #84	@ 0x54
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	330c      	adds	r3, #12
 800454e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004552:	e853 3f00 	ldrex	r3, [r3]
 8004556:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800455e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	330c      	adds	r3, #12
 8004566:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004568:	643a      	str	r2, [r7, #64]	@ 0x40
 800456a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800456e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004570:	e841 2300 	strex	r3, r2, [r1]
 8004574:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1e5      	bne.n	8004548 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3314      	adds	r3, #20
 8004582:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004584:	6a3b      	ldr	r3, [r7, #32]
 8004586:	e853 3f00 	ldrex	r3, [r3]
 800458a:	61fb      	str	r3, [r7, #28]
   return(result);
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3314      	adds	r3, #20
 800459a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800459c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800459e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045a4:	e841 2300 	strex	r3, r2, [r1]
 80045a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1e5      	bne.n	800457c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d119      	bne.n	80045ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	330c      	adds	r3, #12
 80045be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	e853 3f00 	ldrex	r3, [r3]
 80045c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f023 0310 	bic.w	r3, r3, #16
 80045ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	330c      	adds	r3, #12
 80045d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045d8:	61ba      	str	r2, [r7, #24]
 80045da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045dc:	6979      	ldr	r1, [r7, #20]
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	e841 2300 	strex	r3, r2, [r1]
 80045e4:	613b      	str	r3, [r7, #16]
   return(result);
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e5      	bne.n	80045b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80045fa:	bf00      	nop
 80045fc:	3754      	adds	r7, #84	@ 0x54
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
	...

08004608 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800460c:	b0c0      	sub	sp, #256	@ 0x100
 800460e:	af00      	add	r7, sp, #0
 8004610:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004624:	68d9      	ldr	r1, [r3, #12]
 8004626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	ea40 0301 	orr.w	r3, r0, r1
 8004630:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	431a      	orrs	r2, r3
 8004640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	431a      	orrs	r2, r3
 8004648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004660:	f021 010c 	bic.w	r1, r1, #12
 8004664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800466e:	430b      	orrs	r3, r1
 8004670:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800467e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004682:	6999      	ldr	r1, [r3, #24]
 8004684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	ea40 0301 	orr.w	r3, r0, r1
 800468e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	4b8f      	ldr	r3, [pc, #572]	@ (80048d4 <UART_SetConfig+0x2cc>)
 8004698:	429a      	cmp	r2, r3
 800469a:	d005      	beq.n	80046a8 <UART_SetConfig+0xa0>
 800469c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	4b8d      	ldr	r3, [pc, #564]	@ (80048d8 <UART_SetConfig+0x2d0>)
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d104      	bne.n	80046b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046a8:	f7ff fe02 	bl	80042b0 <HAL_RCC_GetPCLK2Freq>
 80046ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80046b0:	e003      	b.n	80046ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046b2:	f7ff fde9 	bl	8004288 <HAL_RCC_GetPCLK1Freq>
 80046b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046c4:	f040 810c 	bne.w	80048e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046cc:	2200      	movs	r2, #0
 80046ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80046d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80046d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80046da:	4622      	mov	r2, r4
 80046dc:	462b      	mov	r3, r5
 80046de:	1891      	adds	r1, r2, r2
 80046e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80046e2:	415b      	adcs	r3, r3
 80046e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80046ea:	4621      	mov	r1, r4
 80046ec:	eb12 0801 	adds.w	r8, r2, r1
 80046f0:	4629      	mov	r1, r5
 80046f2:	eb43 0901 	adc.w	r9, r3, r1
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004702:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004706:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800470a:	4690      	mov	r8, r2
 800470c:	4699      	mov	r9, r3
 800470e:	4623      	mov	r3, r4
 8004710:	eb18 0303 	adds.w	r3, r8, r3
 8004714:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004718:	462b      	mov	r3, r5
 800471a:	eb49 0303 	adc.w	r3, r9, r3
 800471e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800472e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004732:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004736:	460b      	mov	r3, r1
 8004738:	18db      	adds	r3, r3, r3
 800473a:	653b      	str	r3, [r7, #80]	@ 0x50
 800473c:	4613      	mov	r3, r2
 800473e:	eb42 0303 	adc.w	r3, r2, r3
 8004742:	657b      	str	r3, [r7, #84]	@ 0x54
 8004744:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004748:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800474c:	f7fc fa3c 	bl	8000bc8 <__aeabi_uldivmod>
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4b61      	ldr	r3, [pc, #388]	@ (80048dc <UART_SetConfig+0x2d4>)
 8004756:	fba3 2302 	umull	r2, r3, r3, r2
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	011c      	lsls	r4, r3, #4
 800475e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004762:	2200      	movs	r2, #0
 8004764:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004768:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800476c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004770:	4642      	mov	r2, r8
 8004772:	464b      	mov	r3, r9
 8004774:	1891      	adds	r1, r2, r2
 8004776:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004778:	415b      	adcs	r3, r3
 800477a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800477c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004780:	4641      	mov	r1, r8
 8004782:	eb12 0a01 	adds.w	sl, r2, r1
 8004786:	4649      	mov	r1, r9
 8004788:	eb43 0b01 	adc.w	fp, r3, r1
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004798:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800479c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047a0:	4692      	mov	sl, r2
 80047a2:	469b      	mov	fp, r3
 80047a4:	4643      	mov	r3, r8
 80047a6:	eb1a 0303 	adds.w	r3, sl, r3
 80047aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047ae:	464b      	mov	r3, r9
 80047b0:	eb4b 0303 	adc.w	r3, fp, r3
 80047b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80047b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80047c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80047cc:	460b      	mov	r3, r1
 80047ce:	18db      	adds	r3, r3, r3
 80047d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80047d2:	4613      	mov	r3, r2
 80047d4:	eb42 0303 	adc.w	r3, r2, r3
 80047d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80047de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80047e2:	f7fc f9f1 	bl	8000bc8 <__aeabi_uldivmod>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4611      	mov	r1, r2
 80047ec:	4b3b      	ldr	r3, [pc, #236]	@ (80048dc <UART_SetConfig+0x2d4>)
 80047ee:	fba3 2301 	umull	r2, r3, r3, r1
 80047f2:	095b      	lsrs	r3, r3, #5
 80047f4:	2264      	movs	r2, #100	@ 0x64
 80047f6:	fb02 f303 	mul.w	r3, r2, r3
 80047fa:	1acb      	subs	r3, r1, r3
 80047fc:	00db      	lsls	r3, r3, #3
 80047fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004802:	4b36      	ldr	r3, [pc, #216]	@ (80048dc <UART_SetConfig+0x2d4>)
 8004804:	fba3 2302 	umull	r2, r3, r3, r2
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004810:	441c      	add	r4, r3
 8004812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004816:	2200      	movs	r2, #0
 8004818:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800481c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004820:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004824:	4642      	mov	r2, r8
 8004826:	464b      	mov	r3, r9
 8004828:	1891      	adds	r1, r2, r2
 800482a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800482c:	415b      	adcs	r3, r3
 800482e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004830:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004834:	4641      	mov	r1, r8
 8004836:	1851      	adds	r1, r2, r1
 8004838:	6339      	str	r1, [r7, #48]	@ 0x30
 800483a:	4649      	mov	r1, r9
 800483c:	414b      	adcs	r3, r1
 800483e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800484c:	4659      	mov	r1, fp
 800484e:	00cb      	lsls	r3, r1, #3
 8004850:	4651      	mov	r1, sl
 8004852:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004856:	4651      	mov	r1, sl
 8004858:	00ca      	lsls	r2, r1, #3
 800485a:	4610      	mov	r0, r2
 800485c:	4619      	mov	r1, r3
 800485e:	4603      	mov	r3, r0
 8004860:	4642      	mov	r2, r8
 8004862:	189b      	adds	r3, r3, r2
 8004864:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004868:	464b      	mov	r3, r9
 800486a:	460a      	mov	r2, r1
 800486c:	eb42 0303 	adc.w	r3, r2, r3
 8004870:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004880:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004884:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004888:	460b      	mov	r3, r1
 800488a:	18db      	adds	r3, r3, r3
 800488c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800488e:	4613      	mov	r3, r2
 8004890:	eb42 0303 	adc.w	r3, r2, r3
 8004894:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004896:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800489a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800489e:	f7fc f993 	bl	8000bc8 <__aeabi_uldivmod>
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	4b0d      	ldr	r3, [pc, #52]	@ (80048dc <UART_SetConfig+0x2d4>)
 80048a8:	fba3 1302 	umull	r1, r3, r3, r2
 80048ac:	095b      	lsrs	r3, r3, #5
 80048ae:	2164      	movs	r1, #100	@ 0x64
 80048b0:	fb01 f303 	mul.w	r3, r1, r3
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	3332      	adds	r3, #50	@ 0x32
 80048ba:	4a08      	ldr	r2, [pc, #32]	@ (80048dc <UART_SetConfig+0x2d4>)
 80048bc:	fba2 2303 	umull	r2, r3, r2, r3
 80048c0:	095b      	lsrs	r3, r3, #5
 80048c2:	f003 0207 	and.w	r2, r3, #7
 80048c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4422      	add	r2, r4
 80048ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80048d0:	e106      	b.n	8004ae0 <UART_SetConfig+0x4d8>
 80048d2:	bf00      	nop
 80048d4:	40011000 	.word	0x40011000
 80048d8:	40011400 	.word	0x40011400
 80048dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048e4:	2200      	movs	r2, #0
 80048e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80048ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80048ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80048f2:	4642      	mov	r2, r8
 80048f4:	464b      	mov	r3, r9
 80048f6:	1891      	adds	r1, r2, r2
 80048f8:	6239      	str	r1, [r7, #32]
 80048fa:	415b      	adcs	r3, r3
 80048fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80048fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004902:	4641      	mov	r1, r8
 8004904:	1854      	adds	r4, r2, r1
 8004906:	4649      	mov	r1, r9
 8004908:	eb43 0501 	adc.w	r5, r3, r1
 800490c:	f04f 0200 	mov.w	r2, #0
 8004910:	f04f 0300 	mov.w	r3, #0
 8004914:	00eb      	lsls	r3, r5, #3
 8004916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800491a:	00e2      	lsls	r2, r4, #3
 800491c:	4614      	mov	r4, r2
 800491e:	461d      	mov	r5, r3
 8004920:	4643      	mov	r3, r8
 8004922:	18e3      	adds	r3, r4, r3
 8004924:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004928:	464b      	mov	r3, r9
 800492a:	eb45 0303 	adc.w	r3, r5, r3
 800492e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800493e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004942:	f04f 0200 	mov.w	r2, #0
 8004946:	f04f 0300 	mov.w	r3, #0
 800494a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800494e:	4629      	mov	r1, r5
 8004950:	008b      	lsls	r3, r1, #2
 8004952:	4621      	mov	r1, r4
 8004954:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004958:	4621      	mov	r1, r4
 800495a:	008a      	lsls	r2, r1, #2
 800495c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004960:	f7fc f932 	bl	8000bc8 <__aeabi_uldivmod>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	4b60      	ldr	r3, [pc, #384]	@ (8004aec <UART_SetConfig+0x4e4>)
 800496a:	fba3 2302 	umull	r2, r3, r3, r2
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	011c      	lsls	r4, r3, #4
 8004972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004976:	2200      	movs	r2, #0
 8004978:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800497c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004980:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004984:	4642      	mov	r2, r8
 8004986:	464b      	mov	r3, r9
 8004988:	1891      	adds	r1, r2, r2
 800498a:	61b9      	str	r1, [r7, #24]
 800498c:	415b      	adcs	r3, r3
 800498e:	61fb      	str	r3, [r7, #28]
 8004990:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004994:	4641      	mov	r1, r8
 8004996:	1851      	adds	r1, r2, r1
 8004998:	6139      	str	r1, [r7, #16]
 800499a:	4649      	mov	r1, r9
 800499c:	414b      	adcs	r3, r1
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	f04f 0300 	mov.w	r3, #0
 80049a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049ac:	4659      	mov	r1, fp
 80049ae:	00cb      	lsls	r3, r1, #3
 80049b0:	4651      	mov	r1, sl
 80049b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049b6:	4651      	mov	r1, sl
 80049b8:	00ca      	lsls	r2, r1, #3
 80049ba:	4610      	mov	r0, r2
 80049bc:	4619      	mov	r1, r3
 80049be:	4603      	mov	r3, r0
 80049c0:	4642      	mov	r2, r8
 80049c2:	189b      	adds	r3, r3, r2
 80049c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049c8:	464b      	mov	r3, r9
 80049ca:	460a      	mov	r2, r1
 80049cc:	eb42 0303 	adc.w	r3, r2, r3
 80049d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80049de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80049e0:	f04f 0200 	mov.w	r2, #0
 80049e4:	f04f 0300 	mov.w	r3, #0
 80049e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80049ec:	4649      	mov	r1, r9
 80049ee:	008b      	lsls	r3, r1, #2
 80049f0:	4641      	mov	r1, r8
 80049f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049f6:	4641      	mov	r1, r8
 80049f8:	008a      	lsls	r2, r1, #2
 80049fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80049fe:	f7fc f8e3 	bl	8000bc8 <__aeabi_uldivmod>
 8004a02:	4602      	mov	r2, r0
 8004a04:	460b      	mov	r3, r1
 8004a06:	4611      	mov	r1, r2
 8004a08:	4b38      	ldr	r3, [pc, #224]	@ (8004aec <UART_SetConfig+0x4e4>)
 8004a0a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	2264      	movs	r2, #100	@ 0x64
 8004a12:	fb02 f303 	mul.w	r3, r2, r3
 8004a16:	1acb      	subs	r3, r1, r3
 8004a18:	011b      	lsls	r3, r3, #4
 8004a1a:	3332      	adds	r3, #50	@ 0x32
 8004a1c:	4a33      	ldr	r2, [pc, #204]	@ (8004aec <UART_SetConfig+0x4e4>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a28:	441c      	add	r4, r3
 8004a2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a2e:	2200      	movs	r2, #0
 8004a30:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a32:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004a38:	4642      	mov	r2, r8
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	1891      	adds	r1, r2, r2
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	415b      	adcs	r3, r3
 8004a42:	60fb      	str	r3, [r7, #12]
 8004a44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a48:	4641      	mov	r1, r8
 8004a4a:	1851      	adds	r1, r2, r1
 8004a4c:	6039      	str	r1, [r7, #0]
 8004a4e:	4649      	mov	r1, r9
 8004a50:	414b      	adcs	r3, r1
 8004a52:	607b      	str	r3, [r7, #4]
 8004a54:	f04f 0200 	mov.w	r2, #0
 8004a58:	f04f 0300 	mov.w	r3, #0
 8004a5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a60:	4659      	mov	r1, fp
 8004a62:	00cb      	lsls	r3, r1, #3
 8004a64:	4651      	mov	r1, sl
 8004a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a6a:	4651      	mov	r1, sl
 8004a6c:	00ca      	lsls	r2, r1, #3
 8004a6e:	4610      	mov	r0, r2
 8004a70:	4619      	mov	r1, r3
 8004a72:	4603      	mov	r3, r0
 8004a74:	4642      	mov	r2, r8
 8004a76:	189b      	adds	r3, r3, r2
 8004a78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a7a:	464b      	mov	r3, r9
 8004a7c:	460a      	mov	r2, r1
 8004a7e:	eb42 0303 	adc.w	r3, r2, r3
 8004a82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	008b      	lsls	r3, r1, #2
 8004aa0:	4641      	mov	r1, r8
 8004aa2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004aa6:	4641      	mov	r1, r8
 8004aa8:	008a      	lsls	r2, r1, #2
 8004aaa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004aae:	f7fc f88b 	bl	8000bc8 <__aeabi_uldivmod>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8004aec <UART_SetConfig+0x4e4>)
 8004ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8004abc:	095b      	lsrs	r3, r3, #5
 8004abe:	2164      	movs	r1, #100	@ 0x64
 8004ac0:	fb01 f303 	mul.w	r3, r1, r3
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	3332      	adds	r3, #50	@ 0x32
 8004aca:	4a08      	ldr	r2, [pc, #32]	@ (8004aec <UART_SetConfig+0x4e4>)
 8004acc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad0:	095b      	lsrs	r3, r3, #5
 8004ad2:	f003 020f 	and.w	r2, r3, #15
 8004ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4422      	add	r2, r4
 8004ade:	609a      	str	r2, [r3, #8]
}
 8004ae0:	bf00      	nop
 8004ae2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004aec:	51eb851f 	.word	0x51eb851f

08004af0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004af0:	b084      	sub	sp, #16
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b084      	sub	sp, #16
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
 8004afa:	f107 001c 	add.w	r0, r7, #28
 8004afe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004b02:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d123      	bne.n	8004b52 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004b1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004b32:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d105      	bne.n	8004b46 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 faa0 	bl	800508c <USB_CoreReset>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	73fb      	strb	r3, [r7, #15]
 8004b50:	e01b      	b.n	8004b8a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fa94 	bl	800508c <USB_CoreReset>
 8004b64:	4603      	mov	r3, r0
 8004b66:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004b68:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d106      	bne.n	8004b7e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b74:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004b7c:	e005      	b.n	8004b8a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004b8a:	7fbb      	ldrb	r3, [r7, #30]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d10b      	bne.n	8004ba8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f043 0206 	orr.w	r2, r3, #6
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f043 0220 	orr.w	r2, r3, #32
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bb4:	b004      	add	sp, #16
 8004bb6:	4770      	bx	lr

08004bb8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f023 0201 	bic.w	r2, r3, #1
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b084      	sub	sp, #16
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
 8004be2:	460b      	mov	r3, r1
 8004be4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004bf6:	78fb      	ldrb	r3, [r7, #3]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d115      	bne.n	8004c28 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004c08:	200a      	movs	r0, #10
 8004c0a:	f7fc ff27 	bl	8001a5c <HAL_Delay>
      ms += 10U;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	330a      	adds	r3, #10
 8004c12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 fa2b 	bl	8005070 <USB_GetMode>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d01e      	beq.n	8004c5e <USB_SetCurrentMode+0x84>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c24:	d9f0      	bls.n	8004c08 <USB_SetCurrentMode+0x2e>
 8004c26:	e01a      	b.n	8004c5e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004c28:	78fb      	ldrb	r3, [r7, #3]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d115      	bne.n	8004c5a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004c3a:	200a      	movs	r0, #10
 8004c3c:	f7fc ff0e 	bl	8001a5c <HAL_Delay>
      ms += 10U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	330a      	adds	r3, #10
 8004c44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 fa12 	bl	8005070 <USB_GetMode>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d005      	beq.n	8004c5e <USB_SetCurrentMode+0x84>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c56:	d9f0      	bls.n	8004c3a <USB_SetCurrentMode+0x60>
 8004c58:	e001      	b.n	8004c5e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e005      	b.n	8004c6a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2bc8      	cmp	r3, #200	@ 0xc8
 8004c62:	d101      	bne.n	8004c68 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e000      	b.n	8004c6a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c74:	b084      	sub	sp, #16
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b086      	sub	sp, #24
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004c82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004c86:	2300      	movs	r3, #0
 8004c88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004c8e:	2300      	movs	r3, #0
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	e009      	b.n	8004ca8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	3340      	adds	r3, #64	@ 0x40
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4413      	add	r3, r2
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	613b      	str	r3, [r7, #16]
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	2b0e      	cmp	r3, #14
 8004cac:	d9f2      	bls.n	8004c94 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004cae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d11c      	bne.n	8004cf0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cc4:	f043 0302 	orr.w	r3, r3, #2
 8004cc8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cda:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	639a      	str	r2, [r3, #56]	@ 0x38
 8004cee:	e00b      	b.n	8004d08 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d00:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004d0e:	461a      	mov	r2, r3
 8004d10:	2300      	movs	r3, #0
 8004d12:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d14:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d10d      	bne.n	8004d38 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d104      	bne.n	8004d2e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004d24:	2100      	movs	r1, #0
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f968 	bl	8004ffc <USB_SetDevSpeed>
 8004d2c:	e008      	b.n	8004d40 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004d2e:	2101      	movs	r1, #1
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f963 	bl	8004ffc <USB_SetDevSpeed>
 8004d36:	e003      	b.n	8004d40 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d38:	2103      	movs	r1, #3
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f95e 	bl	8004ffc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d40:	2110      	movs	r1, #16
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f8fa 	bl	8004f3c <USB_FlushTxFifo>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f924 	bl	8004fa0 <USB_FlushRxFifo>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d68:	461a      	mov	r2, r3
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d74:	461a      	mov	r2, r3
 8004d76:	2300      	movs	r3, #0
 8004d78:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d80:	461a      	mov	r2, r3
 8004d82:	2300      	movs	r3, #0
 8004d84:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d86:	2300      	movs	r3, #0
 8004d88:	613b      	str	r3, [r7, #16]
 8004d8a:	e043      	b.n	8004e14 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	015a      	lsls	r2, r3, #5
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4413      	add	r3, r2
 8004d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004da2:	d118      	bne.n	8004dd6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10a      	bne.n	8004dc0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	015a      	lsls	r2, r3, #5
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004db6:	461a      	mov	r2, r3
 8004db8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	e013      	b.n	8004de8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dcc:	461a      	mov	r2, r3
 8004dce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	e008      	b.n	8004de8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	015a      	lsls	r2, r3, #5
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4413      	add	r3, r2
 8004dde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004de2:	461a      	mov	r2, r3
 8004de4:	2300      	movs	r3, #0
 8004de6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	015a      	lsls	r2, r3, #5
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4413      	add	r3, r2
 8004df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004df4:	461a      	mov	r2, r3
 8004df6:	2300      	movs	r3, #0
 8004df8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	015a      	lsls	r2, r3, #5
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4413      	add	r3, r2
 8004e02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e06:	461a      	mov	r2, r3
 8004e08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e0c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	3301      	adds	r3, #1
 8004e12:	613b      	str	r3, [r7, #16]
 8004e14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004e18:	461a      	mov	r2, r3
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d3b5      	bcc.n	8004d8c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e20:	2300      	movs	r3, #0
 8004e22:	613b      	str	r3, [r7, #16]
 8004e24:	e043      	b.n	8004eae <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	015a      	lsls	r2, r3, #5
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e3c:	d118      	bne.n	8004e70 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10a      	bne.n	8004e5a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e50:	461a      	mov	r2, r3
 8004e52:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004e56:	6013      	str	r3, [r2, #0]
 8004e58:	e013      	b.n	8004e82 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	015a      	lsls	r2, r3, #5
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4413      	add	r3, r2
 8004e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e66:	461a      	mov	r2, r3
 8004e68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	e008      	b.n	8004e82 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	2300      	movs	r3, #0
 8004e80:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	015a      	lsls	r2, r3, #5
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	4413      	add	r3, r2
 8004e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e8e:	461a      	mov	r2, r3
 8004e90:	2300      	movs	r3, #0
 8004e92:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	015a      	lsls	r2, r3, #5
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ea6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	3301      	adds	r3, #1
 8004eac:	613b      	str	r3, [r7, #16]
 8004eae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d3b5      	bcc.n	8004e26 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ec8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ecc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004eda:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004edc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d105      	bne.n	8004ef0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	f043 0210 	orr.w	r2, r3, #16
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	699a      	ldr	r2, [r3, #24]
 8004ef4:	4b10      	ldr	r3, [pc, #64]	@ (8004f38 <USB_DevInit+0x2c4>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004efc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d005      	beq.n	8004f10 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	f043 0208 	orr.w	r2, r3, #8
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f10:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d107      	bne.n	8004f28 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f20:	f043 0304 	orr.w	r3, r3, #4
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3718      	adds	r7, #24
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f34:	b004      	add	sp, #16
 8004f36:	4770      	bx	lr
 8004f38:	803c3800 	.word	0x803c3800

08004f3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f46:	2300      	movs	r3, #0
 8004f48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f56:	d901      	bls.n	8004f5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e01b      	b.n	8004f94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	691b      	ldr	r3, [r3, #16]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	daf2      	bge.n	8004f4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	019b      	lsls	r3, r3, #6
 8004f6c:	f043 0220 	orr.w	r2, r3, #32
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	3301      	adds	r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f80:	d901      	bls.n	8004f86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e006      	b.n	8004f94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0320 	and.w	r3, r3, #32
 8004f8e:	2b20      	cmp	r3, #32
 8004f90:	d0f0      	beq.n	8004f74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004fb8:	d901      	bls.n	8004fbe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e018      	b.n	8004ff0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	daf2      	bge.n	8004fac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2210      	movs	r2, #16
 8004fce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004fdc:	d901      	bls.n	8004fe2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e006      	b.n	8004ff0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	f003 0310 	and.w	r3, r3, #16
 8004fea:	2b10      	cmp	r3, #16
 8004fec:	d0f0      	beq.n	8004fd0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	460b      	mov	r3, r1
 8005006:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	78fb      	ldrb	r3, [r7, #3]
 8005016:	68f9      	ldr	r1, [r7, #12]
 8005018:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800501c:	4313      	orrs	r3, r2
 800501e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3714      	adds	r7, #20
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800502e:	b480      	push	{r7}
 8005030:	b085      	sub	sp, #20
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005048:	f023 0303 	bic.w	r3, r3, #3
 800504c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800505c:	f043 0302 	orr.w	r3, r3, #2
 8005060:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	f003 0301 	and.w	r3, r3, #1
}
 8005080:	4618      	mov	r0, r3
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	3301      	adds	r3, #1
 800509c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050a4:	d901      	bls.n	80050aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e01b      	b.n	80050e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	daf2      	bge.n	8005098 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	f043 0201 	orr.w	r2, r3, #1
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	3301      	adds	r3, #1
 80050c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050ce:	d901      	bls.n	80050d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e006      	b.n	80050e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d0f0      	beq.n	80050c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3714      	adds	r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <MPU6050_initialize>:
static sensor_status_e MPU6050_set_acc_range(SensorData_t *pSensor, afs_sel_e accRange);
static sensor_status_e MPU6050_set_gyro_range(SensorData_t *pSensor, fs_sel_e gyroRange);

extern I2C_HandleTypeDef hi2c1;

sensor_status_e MPU6050_initialize(SensorData_t *pSensor,fs_sel_e gyroConfig, afs_sel_e acc_config){
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b084      	sub	sp, #16
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	460b      	mov	r3, r1
 80050f8:	70fb      	strb	r3, [r7, #3]
 80050fa:	4613      	mov	r3, r2
 80050fc:	70bb      	strb	r3, [r7, #2]
	sensor_status_e retVal;

	retVal = MPU6050_set_gyro_range(pSensor, gyroConfig);
 80050fe:	78fb      	ldrb	r3, [r7, #3]
 8005100:	4619      	mov	r1, r3
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f870 	bl	80051e8 <MPU6050_set_gyro_range>
 8005108:	4603      	mov	r3, r0
 800510a:	73fb      	strb	r3, [r7, #15]

	if( SENSOR_OK == retVal){
 800510c:	7bfb      	ldrb	r3, [r7, #15]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10e      	bne.n	8005130 <MPU6050_initialize+0x42>
		retVal = MPU6050_set_acc_range(pSensor, acc_config);
 8005112:	78bb      	ldrb	r3, [r7, #2]
 8005114:	4619      	mov	r1, r3
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f810 	bl	800513c <MPU6050_set_acc_range>
 800511c:	4603      	mov	r3, r0
 800511e:	73fb      	strb	r3, [r7, #15]

		if( SENSOR_OK == retVal ){
 8005120:	7bfb      	ldrb	r3, [r7, #15]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d104      	bne.n	8005130 <MPU6050_initialize+0x42>
			retVal = MPU6050_set_sleep_mode(SLEEPMODE_OFF);
 8005126:	2000      	movs	r0, #0
 8005128:	f000 f8ba 	bl	80052a0 <MPU6050_set_sleep_mode>
 800512c:	4603      	mov	r3, r0
 800512e:	73fb      	strb	r3, [r7, #15]
		}
	}

	return retVal;
 8005130:	7bfb      	ldrb	r3, [r7, #15]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
	...

0800513c <MPU6050_set_acc_range>:

sensor_status_e MPU6050_set_acc_range(SensorData_t *pSensor, afs_sel_e accRange){
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	460b      	mov	r3, r1
 8005146:	70fb      	strb	r3, [r7, #3]
	sensor_status_e retVal;
	uint8_t configReg = sensor_read_register16(MPU6050_I2C_ADRESS_AD0, MPU_REG_ACCEL_CONFIG);
 8005148:	211c      	movs	r1, #28
 800514a:	20d0      	movs	r0, #208	@ 0xd0
 800514c:	f000 f9a6 	bl	800549c <sensor_read_register16>
 8005150:	4603      	mov	r3, r0
 8005152:	73bb      	strb	r3, [r7, #14]
	configReg |= ((uint32_t)accRange << MPU_REG_ACC_CONFIG_ACC_RANGE_BITS_POSITION);
 8005154:	78fb      	ldrb	r3, [r7, #3]
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	b2da      	uxtb	r2, r3
 800515a:	7bbb      	ldrb	r3, [r7, #14]
 800515c:	4313      	orrs	r3, r2
 800515e:	73bb      	strb	r3, [r7, #14]
	retVal = sensor_write_register8(MPU6050_I2C_ADRESS_AD0, MPU_REG_ACCEL_CONFIG, configReg);
 8005160:	7bbb      	ldrb	r3, [r7, #14]
 8005162:	461a      	mov	r2, r3
 8005164:	211c      	movs	r1, #28
 8005166:	20d0      	movs	r0, #208	@ 0xd0
 8005168:	f000 f9c6 	bl	80054f8 <sensor_write_register8>
 800516c:	4603      	mov	r3, r0
 800516e:	73fb      	strb	r3, [r7, #15]

	switch(accRange){
 8005170:	78fb      	ldrb	r3, [r7, #3]
 8005172:	2b03      	cmp	r3, #3
 8005174:	d826      	bhi.n	80051c4 <MPU6050_set_acc_range+0x88>
 8005176:	a201      	add	r2, pc, #4	@ (adr r2, 800517c <MPU6050_set_acc_range+0x40>)
 8005178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800517c:	0800518d 	.word	0x0800518d
 8005180:	0800519b 	.word	0x0800519b
 8005184:	080051a9 	.word	0x080051a9
 8005188:	080051b7 	.word	0x080051b7
	case AFS_2G:  pSensor->acc_co = 16384; break;
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	4b10      	ldr	r3, [pc, #64]	@ (80051d4 <MPU6050_set_acc_range+0x98>)
 8005194:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 8005198:	e017      	b.n	80051ca <MPU6050_set_acc_range+0x8e>
	case AFS_4G:  pSensor->acc_co = 8192; break;
 800519a:	6879      	ldr	r1, [r7, #4]
 800519c:	f04f 0200 	mov.w	r2, #0
 80051a0:	4b0d      	ldr	r3, [pc, #52]	@ (80051d8 <MPU6050_set_acc_range+0x9c>)
 80051a2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80051a6:	e010      	b.n	80051ca <MPU6050_set_acc_range+0x8e>
	case AFS_8G:  pSensor->acc_co = 4096; break;
 80051a8:	6879      	ldr	r1, [r7, #4]
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <MPU6050_set_acc_range+0xa0>)
 80051b0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80051b4:	e009      	b.n	80051ca <MPU6050_set_acc_range+0x8e>
	case AFS_16G: pSensor->acc_co = 2048; break;
 80051b6:	6879      	ldr	r1, [r7, #4]
 80051b8:	f04f 0200 	mov.w	r2, #0
 80051bc:	4b08      	ldr	r3, [pc, #32]	@ (80051e0 <MPU6050_set_acc_range+0xa4>)
 80051be:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80051c2:	e002      	b.n	80051ca <MPU6050_set_acc_range+0x8e>
	default: retVal = SENSOR_ERROR; break;
 80051c4:	2301      	movs	r3, #1
 80051c6:	73fb      	strb	r3, [r7, #15]
 80051c8:	bf00      	nop
	}

	return retVal;
 80051ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3710      	adds	r7, #16
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40d00000 	.word	0x40d00000
 80051d8:	40c00000 	.word	0x40c00000
 80051dc:	40b00000 	.word	0x40b00000
 80051e0:	40a00000 	.word	0x40a00000
 80051e4:	00000000 	.word	0x00000000

080051e8 <MPU6050_set_gyro_range>:

sensor_status_e MPU6050_set_gyro_range(SensorData_t *pSensor, fs_sel_e gyroRange){
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	460b      	mov	r3, r1
 80051f2:	70fb      	strb	r3, [r7, #3]
	sensor_status_e retVal;
	uint8_t configReg = sensor_read_register16(MPU6050_I2C_ADRESS_AD0, MPU_REG_GYRO_CONFIG);
 80051f4:	211b      	movs	r1, #27
 80051f6:	20d0      	movs	r0, #208	@ 0xd0
 80051f8:	f000 f950 	bl	800549c <sensor_read_register16>
 80051fc:	4603      	mov	r3, r0
 80051fe:	73bb      	strb	r3, [r7, #14]
	configReg |= ((uint32_t)gyroRange << MPU_REG_GYRO_CONFIG_GYRO_RANGE_BITS_POSITION);
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	00db      	lsls	r3, r3, #3
 8005204:	b2da      	uxtb	r2, r3
 8005206:	7bbb      	ldrb	r3, [r7, #14]
 8005208:	4313      	orrs	r3, r2
 800520a:	73bb      	strb	r3, [r7, #14]
	retVal = sensor_write_register8(MPU6050_I2C_ADRESS_AD0, MPU_REG_GYRO_CONFIG, configReg);
 800520c:	7bbb      	ldrb	r3, [r7, #14]
 800520e:	461a      	mov	r2, r3
 8005210:	211b      	movs	r1, #27
 8005212:	20d0      	movs	r0, #208	@ 0xd0
 8005214:	f000 f970 	bl	80054f8 <sensor_write_register8>
 8005218:	4603      	mov	r3, r0
 800521a:	73fb      	strb	r3, [r7, #15]

	switch(gyroRange){
 800521c:	78fb      	ldrb	r3, [r7, #3]
 800521e:	2b03      	cmp	r3, #3
 8005220:	d826      	bhi.n	8005270 <MPU6050_set_gyro_range+0x88>
 8005222:	a201      	add	r2, pc, #4	@ (adr r2, 8005228 <MPU6050_set_gyro_range+0x40>)
 8005224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005228:	08005239 	.word	0x08005239
 800522c:	08005247 	.word	0x08005247
 8005230:	08005255 	.word	0x08005255
 8005234:	08005263 	.word	0x08005263
	case FS_250:  pSensor->gyro_co = 131.0; break;
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	a311      	add	r3, pc, #68	@ (adr r3, 8005280 <MPU6050_set_gyro_range+0x98>)
 800523c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005240:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 8005244:	e017      	b.n	8005276 <MPU6050_set_gyro_range+0x8e>
	case FS_500:  pSensor->gyro_co = 65.5; break;
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	a30f      	add	r3, pc, #60	@ (adr r3, 8005288 <MPU6050_set_gyro_range+0xa0>)
 800524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 8005252:	e010      	b.n	8005276 <MPU6050_set_gyro_range+0x8e>
	case FS_1000: pSensor->gyro_co = 32.8; break;
 8005254:	6879      	ldr	r1, [r7, #4]
 8005256:	a30e      	add	r3, pc, #56	@ (adr r3, 8005290 <MPU6050_set_gyro_range+0xa8>)
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 8005260:	e009      	b.n	8005276 <MPU6050_set_gyro_range+0x8e>
	case FS_2000: pSensor->gyro_co = 16.4; break;
 8005262:	6879      	ldr	r1, [r7, #4]
 8005264:	a30c      	add	r3, pc, #48	@ (adr r3, 8005298 <MPU6050_set_gyro_range+0xb0>)
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800526e:	e002      	b.n	8005276 <MPU6050_set_gyro_range+0x8e>
	default: retVal = SENSOR_ERROR; break;
 8005270:	2301      	movs	r3, #1
 8005272:	73fb      	strb	r3, [r7, #15]
 8005274:	bf00      	nop
	}

	return retVal;
 8005276:	7bfb      	ldrb	r3, [r7, #15]
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	00000000 	.word	0x00000000
 8005284:	40606000 	.word	0x40606000
 8005288:	00000000 	.word	0x00000000
 800528c:	40506000 	.word	0x40506000
 8005290:	66666666 	.word	0x66666666
 8005294:	40406666 	.word	0x40406666
 8005298:	66666666 	.word	0x66666666
 800529c:	40306666 	.word	0x40306666

080052a0 <MPU6050_set_sleep_mode>:

sensor_status_e MPU6050_set_sleep_mode(sleepmode_e sleepMode){
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	71fb      	strb	r3, [r7, #7]
	sensor_status_e retVal;
	uint8_t powerReg = sensor_read_register8(MPU6050_I2C_ADRESS_AD0, MPU_REG_PWR_MGMT_1);
 80052aa:	216b      	movs	r1, #107	@ 0x6b
 80052ac:	20d0      	movs	r0, #208	@ 0xd0
 80052ae:	f000 f8cf 	bl	8005450 <sensor_read_register8>
 80052b2:	4603      	mov	r3, r0
 80052b4:	73fb      	strb	r3, [r7, #15]

	if(SLEEPMODE_ON == sleepMode){
 80052b6:	79fb      	ldrb	r3, [r7, #7]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d104      	bne.n	80052c6 <MPU6050_set_sleep_mode+0x26>
		SET_BIT(powerReg,1<<MPU_BIT_PWR_MGMT_1_SLEEP_MODE);
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
 80052be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052c2:	73fb      	strb	r3, [r7, #15]
 80052c4:	e003      	b.n	80052ce <MPU6050_set_sleep_mode+0x2e>
	}else{
		CLEAR_BIT(powerReg,1<<MPU_BIT_PWR_MGMT_1_SLEEP_MODE);
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
 80052c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052cc:	73fb      	strb	r3, [r7, #15]
	}

	retVal = sensor_write_register8(MPU6050_I2C_ADRESS_AD0, MPU_REG_PWR_MGMT_1, powerReg);
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	461a      	mov	r2, r3
 80052d2:	216b      	movs	r1, #107	@ 0x6b
 80052d4:	20d0      	movs	r0, #208	@ 0xd0
 80052d6:	f000 f90f 	bl	80054f8 <sensor_write_register8>
 80052da:	4603      	mov	r3, r0
 80052dc:	73bb      	strb	r3, [r7, #14]

	powerReg = sensor_read_register8(MPU6050_I2C_ADRESS_AD0, MPU_REG_PWR_MGMT_1);
 80052de:	216b      	movs	r1, #107	@ 0x6b
 80052e0:	20d0      	movs	r0, #208	@ 0xd0
 80052e2:	f000 f8b5 	bl	8005450 <sensor_read_register8>
 80052e6:	4603      	mov	r3, r0
 80052e8:	73fb      	strb	r3, [r7, #15]

	return retVal;
 80052ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <MPU6050_read_data>:
sensor_status_e MPU6050_read_data(SensorData_t *pSensorData){
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	sensor_status_e retVal;
	uint8_t buffer[14];
	retVal = sensor_read_bytes(MPU6050_I2C_ADRESS_AD0, MPU_REG_ACCEL_XOUT_H, buffer, 14);
 80052fc:	f107 0208 	add.w	r2, r7, #8
 8005300:	230e      	movs	r3, #14
 8005302:	213b      	movs	r1, #59	@ 0x3b
 8005304:	20d0      	movs	r0, #208	@ 0xd0
 8005306:	f000 f91d 	bl	8005544 <sensor_read_bytes>
 800530a:	4603      	mov	r3, r0
 800530c:	75fb      	strb	r3, [r7, #23]

	if( SENSOR_OK == retVal){
 800530e:	7dfb      	ldrb	r3, [r7, #23]
 8005310:	2b00      	cmp	r3, #0
 8005312:	f040 8098 	bne.w	8005446 <MPU6050_read_data+0x152>
		pSensorData->accRaw.X = (int16_t)( (buffer[0] << 8) | buffer[1] );
 8005316:	7a3b      	ldrb	r3, [r7, #8]
 8005318:	021b      	lsls	r3, r3, #8
 800531a:	b21a      	sxth	r2, r3
 800531c:	7a7b      	ldrb	r3, [r7, #9]
 800531e:	b21b      	sxth	r3, r3
 8005320:	4313      	orrs	r3, r2
 8005322:	b21a      	sxth	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	801a      	strh	r2, [r3, #0]
		pSensorData->accRaw.Y = (int16_t)( (buffer[2] << 8) | buffer[3] );
 8005328:	7abb      	ldrb	r3, [r7, #10]
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	b21a      	sxth	r2, r3
 800532e:	7afb      	ldrb	r3, [r7, #11]
 8005330:	b21b      	sxth	r3, r3
 8005332:	4313      	orrs	r3, r2
 8005334:	b21a      	sxth	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	805a      	strh	r2, [r3, #2]
		pSensorData->accRaw.Z = (int16_t)( (buffer[4] << 8) | buffer[5] );
 800533a:	7b3b      	ldrb	r3, [r7, #12]
 800533c:	021b      	lsls	r3, r3, #8
 800533e:	b21a      	sxth	r2, r3
 8005340:	7b7b      	ldrb	r3, [r7, #13]
 8005342:	b21b      	sxth	r3, r3
 8005344:	4313      	orrs	r3, r2
 8005346:	b21a      	sxth	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	809a      	strh	r2, [r3, #4]

		pSensorData->gyroRaw.X = (int16_t)( (buffer[8] << 8) | buffer[9] );
 800534c:	7c3b      	ldrb	r3, [r7, #16]
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	b21a      	sxth	r2, r3
 8005352:	7c7b      	ldrb	r3, [r7, #17]
 8005354:	b21b      	sxth	r3, r3
 8005356:	4313      	orrs	r3, r2
 8005358:	b21a      	sxth	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	80da      	strh	r2, [r3, #6]
		pSensorData->gyroRaw.Y = (int16_t)( (buffer[10] << 8) | buffer[11] );
 800535e:	7cbb      	ldrb	r3, [r7, #18]
 8005360:	021b      	lsls	r3, r3, #8
 8005362:	b21a      	sxth	r2, r3
 8005364:	7cfb      	ldrb	r3, [r7, #19]
 8005366:	b21b      	sxth	r3, r3
 8005368:	4313      	orrs	r3, r2
 800536a:	b21a      	sxth	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	811a      	strh	r2, [r3, #8]
		pSensorData->gyroRaw.Z = (int16_t)( (buffer[12] << 8) | buffer[13] );
 8005370:	7d3b      	ldrb	r3, [r7, #20]
 8005372:	021b      	lsls	r3, r3, #8
 8005374:	b21a      	sxth	r2, r3
 8005376:	7d7b      	ldrb	r3, [r7, #21]
 8005378:	b21b      	sxth	r3, r3
 800537a:	4313      	orrs	r3, r2
 800537c:	b21a      	sxth	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	815a      	strh	r2, [r3, #10]

		pSensorData->acc.X = pSensorData->accRaw.X / pSensorData->acc_co;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005388:	4618      	mov	r0, r3
 800538a:	f7fb f8db 	bl	8000544 <__aeabi_i2d>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005394:	f7fb fa6a 	bl	800086c <__aeabi_ddiv>
 8005398:	4602      	mov	r2, r0
 800539a:	460b      	mov	r3, r1
 800539c:	6879      	ldr	r1, [r7, #4]
 800539e:	e9c1 2304 	strd	r2, r3, [r1, #16]
		pSensorData->acc.Y = pSensorData->accRaw.Y / pSensorData->acc_co;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fb f8cb 	bl	8000544 <__aeabi_i2d>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80053b4:	f7fb fa5a 	bl	800086c <__aeabi_ddiv>
 80053b8:	4602      	mov	r2, r0
 80053ba:	460b      	mov	r3, r1
 80053bc:	6879      	ldr	r1, [r7, #4]
 80053be:	e9c1 2306 	strd	r2, r3, [r1, #24]
		pSensorData->acc.Z = pSensorData->accRaw.Z / pSensorData->acc_co;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fb f8bb 	bl	8000544 <__aeabi_i2d>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80053d4:	f7fb fa4a 	bl	800086c <__aeabi_ddiv>
 80053d8:	4602      	mov	r2, r0
 80053da:	460b      	mov	r3, r1
 80053dc:	6879      	ldr	r1, [r7, #4]
 80053de:	e9c1 2308 	strd	r2, r3, [r1, #32]

		pSensorData->gyro.X = pSensorData->gyroRaw.X / pSensorData->gyro_co;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fb f8ab 	bl	8000544 <__aeabi_i2d>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80053f4:	f7fb fa3a 	bl	800086c <__aeabi_ddiv>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		pSensorData->gyro.Y = pSensorData->gyroRaw.Y / pSensorData->gyro_co;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005408:	4618      	mov	r0, r3
 800540a:	f7fb f89b 	bl	8000544 <__aeabi_i2d>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8005414:	f7fb fa2a 	bl	800086c <__aeabi_ddiv>
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		pSensorData->gyro.Z = pSensorData->gyroRaw.Z / pSensorData->gyro_co;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8005428:	4618      	mov	r0, r3
 800542a:	f7fb f88b 	bl	8000544 <__aeabi_i2d>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8005434:	f7fb fa1a 	bl	800086c <__aeabi_ddiv>
 8005438:	4602      	mov	r2, r0
 800543a:	460b      	mov	r3, r1
 800543c:	6879      	ldr	r1, [r7, #4]
 800543e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

		return retVal;
 8005442:	7dfb      	ldrb	r3, [r7, #23]
 8005444:	e000      	b.n	8005448 <MPU6050_read_data+0x154>
	}else{
		return SENSOR_ERROR;
 8005446:	2301      	movs	r3, #1
	}
}
 8005448:	4618      	mov	r0, r3
 800544a:	3718      	adds	r7, #24
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <sensor_read_register8>:
	}else{
		return SENSOR_ERROR;
	}
}

uint8_t sensor_read_register8(uint8_t chipAdd, uint8_t regAdd){
 8005450:	b580      	push	{r7, lr}
 8005452:	b088      	sub	sp, #32
 8005454:	af04      	add	r7, sp, #16
 8005456:	4603      	mov	r3, r0
 8005458:	460a      	mov	r2, r1
 800545a:	71fb      	strb	r3, [r7, #7]
 800545c:	4613      	mov	r3, r2
 800545e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status;
	uint8_t data;

	status = HAL_I2C_Mem_Read(&hi2c1, chipAdd, regAdd, I2C_REG_ADD_SIZE_1_BYTE, &data, I2C_DATA_SIZE_1_BYTE, I2C_TIMEOUT);
 8005460:	79fb      	ldrb	r3, [r7, #7]
 8005462:	b299      	uxth	r1, r3
 8005464:	79bb      	ldrb	r3, [r7, #6]
 8005466:	b29a      	uxth	r2, r3
 8005468:	2364      	movs	r3, #100	@ 0x64
 800546a:	9302      	str	r3, [sp, #8]
 800546c:	2301      	movs	r3, #1
 800546e:	9301      	str	r3, [sp, #4]
 8005470:	f107 030e 	add.w	r3, r7, #14
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	2301      	movs	r3, #1
 8005478:	4807      	ldr	r0, [pc, #28]	@ (8005498 <sensor_read_register8+0x48>)
 800547a:	f7fd fb25 	bl	8002ac8 <HAL_I2C_Mem_Read>
 800547e:	4603      	mov	r3, r0
 8005480:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != status){
 8005482:	7bfb      	ldrb	r3, [r7, #15]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <sensor_read_register8+0x3c>
		return 0;
 8005488:	2300      	movs	r3, #0
 800548a:	e000      	b.n	800548e <sensor_read_register8+0x3e>
	}else{
		return data;
 800548c:	7bbb      	ldrb	r3, [r7, #14]
	}
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	2000041c 	.word	0x2000041c

0800549c <sensor_read_register16>:

uint16_t sensor_read_register16(uint8_t chipAdd, uint8_t regAdd){
 800549c:	b580      	push	{r7, lr}
 800549e:	b088      	sub	sp, #32
 80054a0:	af04      	add	r7, sp, #16
 80054a2:	4603      	mov	r3, r0
 80054a4:	460a      	mov	r2, r1
 80054a6:	71fb      	strb	r3, [r7, #7]
 80054a8:	4613      	mov	r3, r2
 80054aa:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status;
	uint8_t data[2];
	uint16_t retVal;
	status = HAL_I2C_Mem_Read(&hi2c1, chipAdd, regAdd, I2C_REG_ADD_SIZE_1_BYTE, data, I2C_DATA_SIZE_2_BYTES, I2C_TIMEOUT);
 80054ac:	79fb      	ldrb	r3, [r7, #7]
 80054ae:	b299      	uxth	r1, r3
 80054b0:	79bb      	ldrb	r3, [r7, #6]
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	2364      	movs	r3, #100	@ 0x64
 80054b6:	9302      	str	r3, [sp, #8]
 80054b8:	2302      	movs	r3, #2
 80054ba:	9301      	str	r3, [sp, #4]
 80054bc:	f107 0308 	add.w	r3, r7, #8
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	2301      	movs	r3, #1
 80054c4:	480b      	ldr	r0, [pc, #44]	@ (80054f4 <sensor_read_register16+0x58>)
 80054c6:	f7fd faff 	bl	8002ac8 <HAL_I2C_Mem_Read>
 80054ca:	4603      	mov	r3, r0
 80054cc:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != status){
 80054ce:	7bfb      	ldrb	r3, [r7, #15]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d001      	beq.n	80054d8 <sensor_read_register16+0x3c>
		return 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	e008      	b.n	80054ea <sensor_read_register16+0x4e>
	}else{
		retVal = (data[1]<<8) | data[0];
 80054d8:	7a7b      	ldrb	r3, [r7, #9]
 80054da:	021b      	lsls	r3, r3, #8
 80054dc:	b21a      	sxth	r2, r3
 80054de:	7a3b      	ldrb	r3, [r7, #8]
 80054e0:	b21b      	sxth	r3, r3
 80054e2:	4313      	orrs	r3, r2
 80054e4:	b21b      	sxth	r3, r3
 80054e6:	81bb      	strh	r3, [r7, #12]
		return retVal;
 80054e8:	89bb      	ldrh	r3, [r7, #12]
	}
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	2000041c 	.word	0x2000041c

080054f8 <sensor_write_register8>:

sensor_status_e sensor_write_register8(uint8_t chipAdd, uint8_t regAdd, uint8_t value){
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b088      	sub	sp, #32
 80054fc:	af04      	add	r7, sp, #16
 80054fe:	4603      	mov	r3, r0
 8005500:	71fb      	strb	r3, [r7, #7]
 8005502:	460b      	mov	r3, r1
 8005504:	71bb      	strb	r3, [r7, #6]
 8005506:	4613      	mov	r3, r2
 8005508:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Write(&hi2c1, chipAdd, regAdd, I2C_REG_ADD_SIZE_1_BYTE, &value, I2C_DATA_SIZE_1_BYTE, I2C_TIMEOUT);
 800550a:	79fb      	ldrb	r3, [r7, #7]
 800550c:	b299      	uxth	r1, r3
 800550e:	79bb      	ldrb	r3, [r7, #6]
 8005510:	b29a      	uxth	r2, r3
 8005512:	2364      	movs	r3, #100	@ 0x64
 8005514:	9302      	str	r3, [sp, #8]
 8005516:	2301      	movs	r3, #1
 8005518:	9301      	str	r3, [sp, #4]
 800551a:	1d7b      	adds	r3, r7, #5
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	2301      	movs	r3, #1
 8005520:	4807      	ldr	r0, [pc, #28]	@ (8005540 <sensor_write_register8+0x48>)
 8005522:	f7fd f9d7 	bl	80028d4 <HAL_I2C_Mem_Write>
 8005526:	4603      	mov	r3, r0
 8005528:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != status){
 800552a:	7bfb      	ldrb	r3, [r7, #15]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d001      	beq.n	8005534 <sensor_write_register8+0x3c>
		return SENSOR_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e000      	b.n	8005536 <sensor_write_register8+0x3e>
	}else{
		return SENSOR_OK;
 8005534:	2300      	movs	r3, #0
	}
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	2000041c 	.word	0x2000041c

08005544 <sensor_read_bytes>:
	}else{
		return SENSOR_OK;
	}
}

sensor_status_e sensor_read_bytes(uint8_t chipAdd, uint8_t regAdd, uint8_t *pBuffer, uint8_t size){
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af04      	add	r7, sp, #16
 800554a:	603a      	str	r2, [r7, #0]
 800554c:	461a      	mov	r2, r3
 800554e:	4603      	mov	r3, r0
 8005550:	71fb      	strb	r3, [r7, #7]
 8005552:	460b      	mov	r3, r1
 8005554:	71bb      	strb	r3, [r7, #6]
 8005556:	4613      	mov	r3, r2
 8005558:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, chipAdd, regAdd, I2C_REG_ADD_SIZE_1_BYTE, pBuffer, size, I2C_TIMEOUT);
 800555a:	79fb      	ldrb	r3, [r7, #7]
 800555c:	b299      	uxth	r1, r3
 800555e:	79bb      	ldrb	r3, [r7, #6]
 8005560:	b29a      	uxth	r2, r3
 8005562:	797b      	ldrb	r3, [r7, #5]
 8005564:	b29b      	uxth	r3, r3
 8005566:	2064      	movs	r0, #100	@ 0x64
 8005568:	9002      	str	r0, [sp, #8]
 800556a:	9301      	str	r3, [sp, #4]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	2301      	movs	r3, #1
 8005572:	4807      	ldr	r0, [pc, #28]	@ (8005590 <sensor_read_bytes+0x4c>)
 8005574:	f7fd faa8 	bl	8002ac8 <HAL_I2C_Mem_Read>
 8005578:	4603      	mov	r3, r0
 800557a:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != status){
 800557c:	7bfb      	ldrb	r3, [r7, #15]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <sensor_read_bytes+0x42>
		return SENSOR_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e000      	b.n	8005588 <sensor_read_bytes+0x44>
	}else{
		return SENSOR_OK;
 8005586:	2300      	movs	r3, #0
	}
}
 8005588:	4618      	mov	r0, r3
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	2000041c 	.word	0x2000041c

08005594 <__cvt>:
 8005594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005598:	ec57 6b10 	vmov	r6, r7, d0
 800559c:	2f00      	cmp	r7, #0
 800559e:	460c      	mov	r4, r1
 80055a0:	4619      	mov	r1, r3
 80055a2:	463b      	mov	r3, r7
 80055a4:	bfbb      	ittet	lt
 80055a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80055aa:	461f      	movlt	r7, r3
 80055ac:	2300      	movge	r3, #0
 80055ae:	232d      	movlt	r3, #45	@ 0x2d
 80055b0:	700b      	strb	r3, [r1, #0]
 80055b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80055b8:	4691      	mov	r9, r2
 80055ba:	f023 0820 	bic.w	r8, r3, #32
 80055be:	bfbc      	itt	lt
 80055c0:	4632      	movlt	r2, r6
 80055c2:	4616      	movlt	r6, r2
 80055c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80055c8:	d005      	beq.n	80055d6 <__cvt+0x42>
 80055ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80055ce:	d100      	bne.n	80055d2 <__cvt+0x3e>
 80055d0:	3401      	adds	r4, #1
 80055d2:	2102      	movs	r1, #2
 80055d4:	e000      	b.n	80055d8 <__cvt+0x44>
 80055d6:	2103      	movs	r1, #3
 80055d8:	ab03      	add	r3, sp, #12
 80055da:	9301      	str	r3, [sp, #4]
 80055dc:	ab02      	add	r3, sp, #8
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	ec47 6b10 	vmov	d0, r6, r7
 80055e4:	4653      	mov	r3, sl
 80055e6:	4622      	mov	r2, r4
 80055e8:	f000 fe5a 	bl	80062a0 <_dtoa_r>
 80055ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80055f0:	4605      	mov	r5, r0
 80055f2:	d119      	bne.n	8005628 <__cvt+0x94>
 80055f4:	f019 0f01 	tst.w	r9, #1
 80055f8:	d00e      	beq.n	8005618 <__cvt+0x84>
 80055fa:	eb00 0904 	add.w	r9, r0, r4
 80055fe:	2200      	movs	r2, #0
 8005600:	2300      	movs	r3, #0
 8005602:	4630      	mov	r0, r6
 8005604:	4639      	mov	r1, r7
 8005606:	f7fb fa6f 	bl	8000ae8 <__aeabi_dcmpeq>
 800560a:	b108      	cbz	r0, 8005610 <__cvt+0x7c>
 800560c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005610:	2230      	movs	r2, #48	@ 0x30
 8005612:	9b03      	ldr	r3, [sp, #12]
 8005614:	454b      	cmp	r3, r9
 8005616:	d31e      	bcc.n	8005656 <__cvt+0xc2>
 8005618:	9b03      	ldr	r3, [sp, #12]
 800561a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800561c:	1b5b      	subs	r3, r3, r5
 800561e:	4628      	mov	r0, r5
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	b004      	add	sp, #16
 8005624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005628:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800562c:	eb00 0904 	add.w	r9, r0, r4
 8005630:	d1e5      	bne.n	80055fe <__cvt+0x6a>
 8005632:	7803      	ldrb	r3, [r0, #0]
 8005634:	2b30      	cmp	r3, #48	@ 0x30
 8005636:	d10a      	bne.n	800564e <__cvt+0xba>
 8005638:	2200      	movs	r2, #0
 800563a:	2300      	movs	r3, #0
 800563c:	4630      	mov	r0, r6
 800563e:	4639      	mov	r1, r7
 8005640:	f7fb fa52 	bl	8000ae8 <__aeabi_dcmpeq>
 8005644:	b918      	cbnz	r0, 800564e <__cvt+0xba>
 8005646:	f1c4 0401 	rsb	r4, r4, #1
 800564a:	f8ca 4000 	str.w	r4, [sl]
 800564e:	f8da 3000 	ldr.w	r3, [sl]
 8005652:	4499      	add	r9, r3
 8005654:	e7d3      	b.n	80055fe <__cvt+0x6a>
 8005656:	1c59      	adds	r1, r3, #1
 8005658:	9103      	str	r1, [sp, #12]
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	e7d9      	b.n	8005612 <__cvt+0x7e>

0800565e <__exponent>:
 800565e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005660:	2900      	cmp	r1, #0
 8005662:	bfba      	itte	lt
 8005664:	4249      	neglt	r1, r1
 8005666:	232d      	movlt	r3, #45	@ 0x2d
 8005668:	232b      	movge	r3, #43	@ 0x2b
 800566a:	2909      	cmp	r1, #9
 800566c:	7002      	strb	r2, [r0, #0]
 800566e:	7043      	strb	r3, [r0, #1]
 8005670:	dd29      	ble.n	80056c6 <__exponent+0x68>
 8005672:	f10d 0307 	add.w	r3, sp, #7
 8005676:	461d      	mov	r5, r3
 8005678:	270a      	movs	r7, #10
 800567a:	461a      	mov	r2, r3
 800567c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005680:	fb07 1416 	mls	r4, r7, r6, r1
 8005684:	3430      	adds	r4, #48	@ 0x30
 8005686:	f802 4c01 	strb.w	r4, [r2, #-1]
 800568a:	460c      	mov	r4, r1
 800568c:	2c63      	cmp	r4, #99	@ 0x63
 800568e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005692:	4631      	mov	r1, r6
 8005694:	dcf1      	bgt.n	800567a <__exponent+0x1c>
 8005696:	3130      	adds	r1, #48	@ 0x30
 8005698:	1e94      	subs	r4, r2, #2
 800569a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800569e:	1c41      	adds	r1, r0, #1
 80056a0:	4623      	mov	r3, r4
 80056a2:	42ab      	cmp	r3, r5
 80056a4:	d30a      	bcc.n	80056bc <__exponent+0x5e>
 80056a6:	f10d 0309 	add.w	r3, sp, #9
 80056aa:	1a9b      	subs	r3, r3, r2
 80056ac:	42ac      	cmp	r4, r5
 80056ae:	bf88      	it	hi
 80056b0:	2300      	movhi	r3, #0
 80056b2:	3302      	adds	r3, #2
 80056b4:	4403      	add	r3, r0
 80056b6:	1a18      	subs	r0, r3, r0
 80056b8:	b003      	add	sp, #12
 80056ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80056c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80056c4:	e7ed      	b.n	80056a2 <__exponent+0x44>
 80056c6:	2330      	movs	r3, #48	@ 0x30
 80056c8:	3130      	adds	r1, #48	@ 0x30
 80056ca:	7083      	strb	r3, [r0, #2]
 80056cc:	70c1      	strb	r1, [r0, #3]
 80056ce:	1d03      	adds	r3, r0, #4
 80056d0:	e7f1      	b.n	80056b6 <__exponent+0x58>
	...

080056d4 <_printf_float>:
 80056d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d8:	b08d      	sub	sp, #52	@ 0x34
 80056da:	460c      	mov	r4, r1
 80056dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80056e0:	4616      	mov	r6, r2
 80056e2:	461f      	mov	r7, r3
 80056e4:	4605      	mov	r5, r0
 80056e6:	f000 fcdb 	bl	80060a0 <_localeconv_r>
 80056ea:	6803      	ldr	r3, [r0, #0]
 80056ec:	9304      	str	r3, [sp, #16]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7fa fdce 	bl	8000290 <strlen>
 80056f4:	2300      	movs	r3, #0
 80056f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80056f8:	f8d8 3000 	ldr.w	r3, [r8]
 80056fc:	9005      	str	r0, [sp, #20]
 80056fe:	3307      	adds	r3, #7
 8005700:	f023 0307 	bic.w	r3, r3, #7
 8005704:	f103 0208 	add.w	r2, r3, #8
 8005708:	f894 a018 	ldrb.w	sl, [r4, #24]
 800570c:	f8d4 b000 	ldr.w	fp, [r4]
 8005710:	f8c8 2000 	str.w	r2, [r8]
 8005714:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005718:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800571c:	9307      	str	r3, [sp, #28]
 800571e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005722:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005726:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800572a:	4b9c      	ldr	r3, [pc, #624]	@ (800599c <_printf_float+0x2c8>)
 800572c:	f04f 32ff 	mov.w	r2, #4294967295
 8005730:	f7fb fa0c 	bl	8000b4c <__aeabi_dcmpun>
 8005734:	bb70      	cbnz	r0, 8005794 <_printf_float+0xc0>
 8005736:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800573a:	4b98      	ldr	r3, [pc, #608]	@ (800599c <_printf_float+0x2c8>)
 800573c:	f04f 32ff 	mov.w	r2, #4294967295
 8005740:	f7fb f9e6 	bl	8000b10 <__aeabi_dcmple>
 8005744:	bb30      	cbnz	r0, 8005794 <_printf_float+0xc0>
 8005746:	2200      	movs	r2, #0
 8005748:	2300      	movs	r3, #0
 800574a:	4640      	mov	r0, r8
 800574c:	4649      	mov	r1, r9
 800574e:	f7fb f9d5 	bl	8000afc <__aeabi_dcmplt>
 8005752:	b110      	cbz	r0, 800575a <_printf_float+0x86>
 8005754:	232d      	movs	r3, #45	@ 0x2d
 8005756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800575a:	4a91      	ldr	r2, [pc, #580]	@ (80059a0 <_printf_float+0x2cc>)
 800575c:	4b91      	ldr	r3, [pc, #580]	@ (80059a4 <_printf_float+0x2d0>)
 800575e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005762:	bf94      	ite	ls
 8005764:	4690      	movls	r8, r2
 8005766:	4698      	movhi	r8, r3
 8005768:	2303      	movs	r3, #3
 800576a:	6123      	str	r3, [r4, #16]
 800576c:	f02b 0304 	bic.w	r3, fp, #4
 8005770:	6023      	str	r3, [r4, #0]
 8005772:	f04f 0900 	mov.w	r9, #0
 8005776:	9700      	str	r7, [sp, #0]
 8005778:	4633      	mov	r3, r6
 800577a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800577c:	4621      	mov	r1, r4
 800577e:	4628      	mov	r0, r5
 8005780:	f000 f9d2 	bl	8005b28 <_printf_common>
 8005784:	3001      	adds	r0, #1
 8005786:	f040 808d 	bne.w	80058a4 <_printf_float+0x1d0>
 800578a:	f04f 30ff 	mov.w	r0, #4294967295
 800578e:	b00d      	add	sp, #52	@ 0x34
 8005790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005794:	4642      	mov	r2, r8
 8005796:	464b      	mov	r3, r9
 8005798:	4640      	mov	r0, r8
 800579a:	4649      	mov	r1, r9
 800579c:	f7fb f9d6 	bl	8000b4c <__aeabi_dcmpun>
 80057a0:	b140      	cbz	r0, 80057b4 <_printf_float+0xe0>
 80057a2:	464b      	mov	r3, r9
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	bfbc      	itt	lt
 80057a8:	232d      	movlt	r3, #45	@ 0x2d
 80057aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80057ae:	4a7e      	ldr	r2, [pc, #504]	@ (80059a8 <_printf_float+0x2d4>)
 80057b0:	4b7e      	ldr	r3, [pc, #504]	@ (80059ac <_printf_float+0x2d8>)
 80057b2:	e7d4      	b.n	800575e <_printf_float+0x8a>
 80057b4:	6863      	ldr	r3, [r4, #4]
 80057b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80057ba:	9206      	str	r2, [sp, #24]
 80057bc:	1c5a      	adds	r2, r3, #1
 80057be:	d13b      	bne.n	8005838 <_printf_float+0x164>
 80057c0:	2306      	movs	r3, #6
 80057c2:	6063      	str	r3, [r4, #4]
 80057c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80057c8:	2300      	movs	r3, #0
 80057ca:	6022      	str	r2, [r4, #0]
 80057cc:	9303      	str	r3, [sp, #12]
 80057ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80057d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80057d4:	ab09      	add	r3, sp, #36	@ 0x24
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	6861      	ldr	r1, [r4, #4]
 80057da:	ec49 8b10 	vmov	d0, r8, r9
 80057de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80057e2:	4628      	mov	r0, r5
 80057e4:	f7ff fed6 	bl	8005594 <__cvt>
 80057e8:	9b06      	ldr	r3, [sp, #24]
 80057ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80057ec:	2b47      	cmp	r3, #71	@ 0x47
 80057ee:	4680      	mov	r8, r0
 80057f0:	d129      	bne.n	8005846 <_printf_float+0x172>
 80057f2:	1cc8      	adds	r0, r1, #3
 80057f4:	db02      	blt.n	80057fc <_printf_float+0x128>
 80057f6:	6863      	ldr	r3, [r4, #4]
 80057f8:	4299      	cmp	r1, r3
 80057fa:	dd41      	ble.n	8005880 <_printf_float+0x1ac>
 80057fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005800:	fa5f fa8a 	uxtb.w	sl, sl
 8005804:	3901      	subs	r1, #1
 8005806:	4652      	mov	r2, sl
 8005808:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800580c:	9109      	str	r1, [sp, #36]	@ 0x24
 800580e:	f7ff ff26 	bl	800565e <__exponent>
 8005812:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005814:	1813      	adds	r3, r2, r0
 8005816:	2a01      	cmp	r2, #1
 8005818:	4681      	mov	r9, r0
 800581a:	6123      	str	r3, [r4, #16]
 800581c:	dc02      	bgt.n	8005824 <_printf_float+0x150>
 800581e:	6822      	ldr	r2, [r4, #0]
 8005820:	07d2      	lsls	r2, r2, #31
 8005822:	d501      	bpl.n	8005828 <_printf_float+0x154>
 8005824:	3301      	adds	r3, #1
 8005826:	6123      	str	r3, [r4, #16]
 8005828:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0a2      	beq.n	8005776 <_printf_float+0xa2>
 8005830:	232d      	movs	r3, #45	@ 0x2d
 8005832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005836:	e79e      	b.n	8005776 <_printf_float+0xa2>
 8005838:	9a06      	ldr	r2, [sp, #24]
 800583a:	2a47      	cmp	r2, #71	@ 0x47
 800583c:	d1c2      	bne.n	80057c4 <_printf_float+0xf0>
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1c0      	bne.n	80057c4 <_printf_float+0xf0>
 8005842:	2301      	movs	r3, #1
 8005844:	e7bd      	b.n	80057c2 <_printf_float+0xee>
 8005846:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800584a:	d9db      	bls.n	8005804 <_printf_float+0x130>
 800584c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005850:	d118      	bne.n	8005884 <_printf_float+0x1b0>
 8005852:	2900      	cmp	r1, #0
 8005854:	6863      	ldr	r3, [r4, #4]
 8005856:	dd0b      	ble.n	8005870 <_printf_float+0x19c>
 8005858:	6121      	str	r1, [r4, #16]
 800585a:	b913      	cbnz	r3, 8005862 <_printf_float+0x18e>
 800585c:	6822      	ldr	r2, [r4, #0]
 800585e:	07d0      	lsls	r0, r2, #31
 8005860:	d502      	bpl.n	8005868 <_printf_float+0x194>
 8005862:	3301      	adds	r3, #1
 8005864:	440b      	add	r3, r1
 8005866:	6123      	str	r3, [r4, #16]
 8005868:	65a1      	str	r1, [r4, #88]	@ 0x58
 800586a:	f04f 0900 	mov.w	r9, #0
 800586e:	e7db      	b.n	8005828 <_printf_float+0x154>
 8005870:	b913      	cbnz	r3, 8005878 <_printf_float+0x1a4>
 8005872:	6822      	ldr	r2, [r4, #0]
 8005874:	07d2      	lsls	r2, r2, #31
 8005876:	d501      	bpl.n	800587c <_printf_float+0x1a8>
 8005878:	3302      	adds	r3, #2
 800587a:	e7f4      	b.n	8005866 <_printf_float+0x192>
 800587c:	2301      	movs	r3, #1
 800587e:	e7f2      	b.n	8005866 <_printf_float+0x192>
 8005880:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005886:	4299      	cmp	r1, r3
 8005888:	db05      	blt.n	8005896 <_printf_float+0x1c2>
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	6121      	str	r1, [r4, #16]
 800588e:	07d8      	lsls	r0, r3, #31
 8005890:	d5ea      	bpl.n	8005868 <_printf_float+0x194>
 8005892:	1c4b      	adds	r3, r1, #1
 8005894:	e7e7      	b.n	8005866 <_printf_float+0x192>
 8005896:	2900      	cmp	r1, #0
 8005898:	bfd4      	ite	le
 800589a:	f1c1 0202 	rsble	r2, r1, #2
 800589e:	2201      	movgt	r2, #1
 80058a0:	4413      	add	r3, r2
 80058a2:	e7e0      	b.n	8005866 <_printf_float+0x192>
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	055a      	lsls	r2, r3, #21
 80058a8:	d407      	bmi.n	80058ba <_printf_float+0x1e6>
 80058aa:	6923      	ldr	r3, [r4, #16]
 80058ac:	4642      	mov	r2, r8
 80058ae:	4631      	mov	r1, r6
 80058b0:	4628      	mov	r0, r5
 80058b2:	47b8      	blx	r7
 80058b4:	3001      	adds	r0, #1
 80058b6:	d12b      	bne.n	8005910 <_printf_float+0x23c>
 80058b8:	e767      	b.n	800578a <_printf_float+0xb6>
 80058ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80058be:	f240 80dd 	bls.w	8005a7c <_printf_float+0x3a8>
 80058c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80058c6:	2200      	movs	r2, #0
 80058c8:	2300      	movs	r3, #0
 80058ca:	f7fb f90d 	bl	8000ae8 <__aeabi_dcmpeq>
 80058ce:	2800      	cmp	r0, #0
 80058d0:	d033      	beq.n	800593a <_printf_float+0x266>
 80058d2:	4a37      	ldr	r2, [pc, #220]	@ (80059b0 <_printf_float+0x2dc>)
 80058d4:	2301      	movs	r3, #1
 80058d6:	4631      	mov	r1, r6
 80058d8:	4628      	mov	r0, r5
 80058da:	47b8      	blx	r7
 80058dc:	3001      	adds	r0, #1
 80058de:	f43f af54 	beq.w	800578a <_printf_float+0xb6>
 80058e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80058e6:	4543      	cmp	r3, r8
 80058e8:	db02      	blt.n	80058f0 <_printf_float+0x21c>
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	07d8      	lsls	r0, r3, #31
 80058ee:	d50f      	bpl.n	8005910 <_printf_float+0x23c>
 80058f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058f4:	4631      	mov	r1, r6
 80058f6:	4628      	mov	r0, r5
 80058f8:	47b8      	blx	r7
 80058fa:	3001      	adds	r0, #1
 80058fc:	f43f af45 	beq.w	800578a <_printf_float+0xb6>
 8005900:	f04f 0900 	mov.w	r9, #0
 8005904:	f108 38ff 	add.w	r8, r8, #4294967295
 8005908:	f104 0a1a 	add.w	sl, r4, #26
 800590c:	45c8      	cmp	r8, r9
 800590e:	dc09      	bgt.n	8005924 <_printf_float+0x250>
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	079b      	lsls	r3, r3, #30
 8005914:	f100 8103 	bmi.w	8005b1e <_printf_float+0x44a>
 8005918:	68e0      	ldr	r0, [r4, #12]
 800591a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800591c:	4298      	cmp	r0, r3
 800591e:	bfb8      	it	lt
 8005920:	4618      	movlt	r0, r3
 8005922:	e734      	b.n	800578e <_printf_float+0xba>
 8005924:	2301      	movs	r3, #1
 8005926:	4652      	mov	r2, sl
 8005928:	4631      	mov	r1, r6
 800592a:	4628      	mov	r0, r5
 800592c:	47b8      	blx	r7
 800592e:	3001      	adds	r0, #1
 8005930:	f43f af2b 	beq.w	800578a <_printf_float+0xb6>
 8005934:	f109 0901 	add.w	r9, r9, #1
 8005938:	e7e8      	b.n	800590c <_printf_float+0x238>
 800593a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800593c:	2b00      	cmp	r3, #0
 800593e:	dc39      	bgt.n	80059b4 <_printf_float+0x2e0>
 8005940:	4a1b      	ldr	r2, [pc, #108]	@ (80059b0 <_printf_float+0x2dc>)
 8005942:	2301      	movs	r3, #1
 8005944:	4631      	mov	r1, r6
 8005946:	4628      	mov	r0, r5
 8005948:	47b8      	blx	r7
 800594a:	3001      	adds	r0, #1
 800594c:	f43f af1d 	beq.w	800578a <_printf_float+0xb6>
 8005950:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005954:	ea59 0303 	orrs.w	r3, r9, r3
 8005958:	d102      	bne.n	8005960 <_printf_float+0x28c>
 800595a:	6823      	ldr	r3, [r4, #0]
 800595c:	07d9      	lsls	r1, r3, #31
 800595e:	d5d7      	bpl.n	8005910 <_printf_float+0x23c>
 8005960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005964:	4631      	mov	r1, r6
 8005966:	4628      	mov	r0, r5
 8005968:	47b8      	blx	r7
 800596a:	3001      	adds	r0, #1
 800596c:	f43f af0d 	beq.w	800578a <_printf_float+0xb6>
 8005970:	f04f 0a00 	mov.w	sl, #0
 8005974:	f104 0b1a 	add.w	fp, r4, #26
 8005978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800597a:	425b      	negs	r3, r3
 800597c:	4553      	cmp	r3, sl
 800597e:	dc01      	bgt.n	8005984 <_printf_float+0x2b0>
 8005980:	464b      	mov	r3, r9
 8005982:	e793      	b.n	80058ac <_printf_float+0x1d8>
 8005984:	2301      	movs	r3, #1
 8005986:	465a      	mov	r2, fp
 8005988:	4631      	mov	r1, r6
 800598a:	4628      	mov	r0, r5
 800598c:	47b8      	blx	r7
 800598e:	3001      	adds	r0, #1
 8005990:	f43f aefb 	beq.w	800578a <_printf_float+0xb6>
 8005994:	f10a 0a01 	add.w	sl, sl, #1
 8005998:	e7ee      	b.n	8005978 <_printf_float+0x2a4>
 800599a:	bf00      	nop
 800599c:	7fefffff 	.word	0x7fefffff
 80059a0:	08008280 	.word	0x08008280
 80059a4:	08008284 	.word	0x08008284
 80059a8:	08008288 	.word	0x08008288
 80059ac:	0800828c 	.word	0x0800828c
 80059b0:	08008290 	.word	0x08008290
 80059b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80059b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80059ba:	4553      	cmp	r3, sl
 80059bc:	bfa8      	it	ge
 80059be:	4653      	movge	r3, sl
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	4699      	mov	r9, r3
 80059c4:	dc36      	bgt.n	8005a34 <_printf_float+0x360>
 80059c6:	f04f 0b00 	mov.w	fp, #0
 80059ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059ce:	f104 021a 	add.w	r2, r4, #26
 80059d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80059d4:	9306      	str	r3, [sp, #24]
 80059d6:	eba3 0309 	sub.w	r3, r3, r9
 80059da:	455b      	cmp	r3, fp
 80059dc:	dc31      	bgt.n	8005a42 <_printf_float+0x36e>
 80059de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059e0:	459a      	cmp	sl, r3
 80059e2:	dc3a      	bgt.n	8005a5a <_printf_float+0x386>
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	07da      	lsls	r2, r3, #31
 80059e8:	d437      	bmi.n	8005a5a <_printf_float+0x386>
 80059ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ec:	ebaa 0903 	sub.w	r9, sl, r3
 80059f0:	9b06      	ldr	r3, [sp, #24]
 80059f2:	ebaa 0303 	sub.w	r3, sl, r3
 80059f6:	4599      	cmp	r9, r3
 80059f8:	bfa8      	it	ge
 80059fa:	4699      	movge	r9, r3
 80059fc:	f1b9 0f00 	cmp.w	r9, #0
 8005a00:	dc33      	bgt.n	8005a6a <_printf_float+0x396>
 8005a02:	f04f 0800 	mov.w	r8, #0
 8005a06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a0a:	f104 0b1a 	add.w	fp, r4, #26
 8005a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a10:	ebaa 0303 	sub.w	r3, sl, r3
 8005a14:	eba3 0309 	sub.w	r3, r3, r9
 8005a18:	4543      	cmp	r3, r8
 8005a1a:	f77f af79 	ble.w	8005910 <_printf_float+0x23c>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	465a      	mov	r2, fp
 8005a22:	4631      	mov	r1, r6
 8005a24:	4628      	mov	r0, r5
 8005a26:	47b8      	blx	r7
 8005a28:	3001      	adds	r0, #1
 8005a2a:	f43f aeae 	beq.w	800578a <_printf_float+0xb6>
 8005a2e:	f108 0801 	add.w	r8, r8, #1
 8005a32:	e7ec      	b.n	8005a0e <_printf_float+0x33a>
 8005a34:	4642      	mov	r2, r8
 8005a36:	4631      	mov	r1, r6
 8005a38:	4628      	mov	r0, r5
 8005a3a:	47b8      	blx	r7
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d1c2      	bne.n	80059c6 <_printf_float+0x2f2>
 8005a40:	e6a3      	b.n	800578a <_printf_float+0xb6>
 8005a42:	2301      	movs	r3, #1
 8005a44:	4631      	mov	r1, r6
 8005a46:	4628      	mov	r0, r5
 8005a48:	9206      	str	r2, [sp, #24]
 8005a4a:	47b8      	blx	r7
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	f43f ae9c 	beq.w	800578a <_printf_float+0xb6>
 8005a52:	9a06      	ldr	r2, [sp, #24]
 8005a54:	f10b 0b01 	add.w	fp, fp, #1
 8005a58:	e7bb      	b.n	80059d2 <_printf_float+0x2fe>
 8005a5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a5e:	4631      	mov	r1, r6
 8005a60:	4628      	mov	r0, r5
 8005a62:	47b8      	blx	r7
 8005a64:	3001      	adds	r0, #1
 8005a66:	d1c0      	bne.n	80059ea <_printf_float+0x316>
 8005a68:	e68f      	b.n	800578a <_printf_float+0xb6>
 8005a6a:	9a06      	ldr	r2, [sp, #24]
 8005a6c:	464b      	mov	r3, r9
 8005a6e:	4442      	add	r2, r8
 8005a70:	4631      	mov	r1, r6
 8005a72:	4628      	mov	r0, r5
 8005a74:	47b8      	blx	r7
 8005a76:	3001      	adds	r0, #1
 8005a78:	d1c3      	bne.n	8005a02 <_printf_float+0x32e>
 8005a7a:	e686      	b.n	800578a <_printf_float+0xb6>
 8005a7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a80:	f1ba 0f01 	cmp.w	sl, #1
 8005a84:	dc01      	bgt.n	8005a8a <_printf_float+0x3b6>
 8005a86:	07db      	lsls	r3, r3, #31
 8005a88:	d536      	bpl.n	8005af8 <_printf_float+0x424>
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	4642      	mov	r2, r8
 8005a8e:	4631      	mov	r1, r6
 8005a90:	4628      	mov	r0, r5
 8005a92:	47b8      	blx	r7
 8005a94:	3001      	adds	r0, #1
 8005a96:	f43f ae78 	beq.w	800578a <_printf_float+0xb6>
 8005a9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a9e:	4631      	mov	r1, r6
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	47b8      	blx	r7
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	f43f ae70 	beq.w	800578a <_printf_float+0xb6>
 8005aaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005aae:	2200      	movs	r2, #0
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ab6:	f7fb f817 	bl	8000ae8 <__aeabi_dcmpeq>
 8005aba:	b9c0      	cbnz	r0, 8005aee <_printf_float+0x41a>
 8005abc:	4653      	mov	r3, sl
 8005abe:	f108 0201 	add.w	r2, r8, #1
 8005ac2:	4631      	mov	r1, r6
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	47b8      	blx	r7
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d10c      	bne.n	8005ae6 <_printf_float+0x412>
 8005acc:	e65d      	b.n	800578a <_printf_float+0xb6>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	465a      	mov	r2, fp
 8005ad2:	4631      	mov	r1, r6
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	47b8      	blx	r7
 8005ad8:	3001      	adds	r0, #1
 8005ada:	f43f ae56 	beq.w	800578a <_printf_float+0xb6>
 8005ade:	f108 0801 	add.w	r8, r8, #1
 8005ae2:	45d0      	cmp	r8, sl
 8005ae4:	dbf3      	blt.n	8005ace <_printf_float+0x3fa>
 8005ae6:	464b      	mov	r3, r9
 8005ae8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005aec:	e6df      	b.n	80058ae <_printf_float+0x1da>
 8005aee:	f04f 0800 	mov.w	r8, #0
 8005af2:	f104 0b1a 	add.w	fp, r4, #26
 8005af6:	e7f4      	b.n	8005ae2 <_printf_float+0x40e>
 8005af8:	2301      	movs	r3, #1
 8005afa:	4642      	mov	r2, r8
 8005afc:	e7e1      	b.n	8005ac2 <_printf_float+0x3ee>
 8005afe:	2301      	movs	r3, #1
 8005b00:	464a      	mov	r2, r9
 8005b02:	4631      	mov	r1, r6
 8005b04:	4628      	mov	r0, r5
 8005b06:	47b8      	blx	r7
 8005b08:	3001      	adds	r0, #1
 8005b0a:	f43f ae3e 	beq.w	800578a <_printf_float+0xb6>
 8005b0e:	f108 0801 	add.w	r8, r8, #1
 8005b12:	68e3      	ldr	r3, [r4, #12]
 8005b14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b16:	1a5b      	subs	r3, r3, r1
 8005b18:	4543      	cmp	r3, r8
 8005b1a:	dcf0      	bgt.n	8005afe <_printf_float+0x42a>
 8005b1c:	e6fc      	b.n	8005918 <_printf_float+0x244>
 8005b1e:	f04f 0800 	mov.w	r8, #0
 8005b22:	f104 0919 	add.w	r9, r4, #25
 8005b26:	e7f4      	b.n	8005b12 <_printf_float+0x43e>

08005b28 <_printf_common>:
 8005b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b2c:	4616      	mov	r6, r2
 8005b2e:	4698      	mov	r8, r3
 8005b30:	688a      	ldr	r2, [r1, #8]
 8005b32:	690b      	ldr	r3, [r1, #16]
 8005b34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	bfb8      	it	lt
 8005b3c:	4613      	movlt	r3, r2
 8005b3e:	6033      	str	r3, [r6, #0]
 8005b40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b44:	4607      	mov	r7, r0
 8005b46:	460c      	mov	r4, r1
 8005b48:	b10a      	cbz	r2, 8005b4e <_printf_common+0x26>
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	6033      	str	r3, [r6, #0]
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	0699      	lsls	r1, r3, #26
 8005b52:	bf42      	ittt	mi
 8005b54:	6833      	ldrmi	r3, [r6, #0]
 8005b56:	3302      	addmi	r3, #2
 8005b58:	6033      	strmi	r3, [r6, #0]
 8005b5a:	6825      	ldr	r5, [r4, #0]
 8005b5c:	f015 0506 	ands.w	r5, r5, #6
 8005b60:	d106      	bne.n	8005b70 <_printf_common+0x48>
 8005b62:	f104 0a19 	add.w	sl, r4, #25
 8005b66:	68e3      	ldr	r3, [r4, #12]
 8005b68:	6832      	ldr	r2, [r6, #0]
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	42ab      	cmp	r3, r5
 8005b6e:	dc26      	bgt.n	8005bbe <_printf_common+0x96>
 8005b70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b74:	6822      	ldr	r2, [r4, #0]
 8005b76:	3b00      	subs	r3, #0
 8005b78:	bf18      	it	ne
 8005b7a:	2301      	movne	r3, #1
 8005b7c:	0692      	lsls	r2, r2, #26
 8005b7e:	d42b      	bmi.n	8005bd8 <_printf_common+0xb0>
 8005b80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b84:	4641      	mov	r1, r8
 8005b86:	4638      	mov	r0, r7
 8005b88:	47c8      	blx	r9
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d01e      	beq.n	8005bcc <_printf_common+0xa4>
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	6922      	ldr	r2, [r4, #16]
 8005b92:	f003 0306 	and.w	r3, r3, #6
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	bf02      	ittt	eq
 8005b9a:	68e5      	ldreq	r5, [r4, #12]
 8005b9c:	6833      	ldreq	r3, [r6, #0]
 8005b9e:	1aed      	subeq	r5, r5, r3
 8005ba0:	68a3      	ldr	r3, [r4, #8]
 8005ba2:	bf0c      	ite	eq
 8005ba4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ba8:	2500      	movne	r5, #0
 8005baa:	4293      	cmp	r3, r2
 8005bac:	bfc4      	itt	gt
 8005bae:	1a9b      	subgt	r3, r3, r2
 8005bb0:	18ed      	addgt	r5, r5, r3
 8005bb2:	2600      	movs	r6, #0
 8005bb4:	341a      	adds	r4, #26
 8005bb6:	42b5      	cmp	r5, r6
 8005bb8:	d11a      	bne.n	8005bf0 <_printf_common+0xc8>
 8005bba:	2000      	movs	r0, #0
 8005bbc:	e008      	b.n	8005bd0 <_printf_common+0xa8>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	4652      	mov	r2, sl
 8005bc2:	4641      	mov	r1, r8
 8005bc4:	4638      	mov	r0, r7
 8005bc6:	47c8      	blx	r9
 8005bc8:	3001      	adds	r0, #1
 8005bca:	d103      	bne.n	8005bd4 <_printf_common+0xac>
 8005bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bd4:	3501      	adds	r5, #1
 8005bd6:	e7c6      	b.n	8005b66 <_printf_common+0x3e>
 8005bd8:	18e1      	adds	r1, r4, r3
 8005bda:	1c5a      	adds	r2, r3, #1
 8005bdc:	2030      	movs	r0, #48	@ 0x30
 8005bde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005be2:	4422      	add	r2, r4
 8005be4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005be8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bec:	3302      	adds	r3, #2
 8005bee:	e7c7      	b.n	8005b80 <_printf_common+0x58>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	4622      	mov	r2, r4
 8005bf4:	4641      	mov	r1, r8
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	47c8      	blx	r9
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d0e6      	beq.n	8005bcc <_printf_common+0xa4>
 8005bfe:	3601      	adds	r6, #1
 8005c00:	e7d9      	b.n	8005bb6 <_printf_common+0x8e>
	...

08005c04 <_printf_i>:
 8005c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c08:	7e0f      	ldrb	r7, [r1, #24]
 8005c0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c0c:	2f78      	cmp	r7, #120	@ 0x78
 8005c0e:	4691      	mov	r9, r2
 8005c10:	4680      	mov	r8, r0
 8005c12:	460c      	mov	r4, r1
 8005c14:	469a      	mov	sl, r3
 8005c16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c1a:	d807      	bhi.n	8005c2c <_printf_i+0x28>
 8005c1c:	2f62      	cmp	r7, #98	@ 0x62
 8005c1e:	d80a      	bhi.n	8005c36 <_printf_i+0x32>
 8005c20:	2f00      	cmp	r7, #0
 8005c22:	f000 80d2 	beq.w	8005dca <_printf_i+0x1c6>
 8005c26:	2f58      	cmp	r7, #88	@ 0x58
 8005c28:	f000 80b9 	beq.w	8005d9e <_printf_i+0x19a>
 8005c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c34:	e03a      	b.n	8005cac <_printf_i+0xa8>
 8005c36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c3a:	2b15      	cmp	r3, #21
 8005c3c:	d8f6      	bhi.n	8005c2c <_printf_i+0x28>
 8005c3e:	a101      	add	r1, pc, #4	@ (adr r1, 8005c44 <_printf_i+0x40>)
 8005c40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c44:	08005c9d 	.word	0x08005c9d
 8005c48:	08005cb1 	.word	0x08005cb1
 8005c4c:	08005c2d 	.word	0x08005c2d
 8005c50:	08005c2d 	.word	0x08005c2d
 8005c54:	08005c2d 	.word	0x08005c2d
 8005c58:	08005c2d 	.word	0x08005c2d
 8005c5c:	08005cb1 	.word	0x08005cb1
 8005c60:	08005c2d 	.word	0x08005c2d
 8005c64:	08005c2d 	.word	0x08005c2d
 8005c68:	08005c2d 	.word	0x08005c2d
 8005c6c:	08005c2d 	.word	0x08005c2d
 8005c70:	08005db1 	.word	0x08005db1
 8005c74:	08005cdb 	.word	0x08005cdb
 8005c78:	08005d6b 	.word	0x08005d6b
 8005c7c:	08005c2d 	.word	0x08005c2d
 8005c80:	08005c2d 	.word	0x08005c2d
 8005c84:	08005dd3 	.word	0x08005dd3
 8005c88:	08005c2d 	.word	0x08005c2d
 8005c8c:	08005cdb 	.word	0x08005cdb
 8005c90:	08005c2d 	.word	0x08005c2d
 8005c94:	08005c2d 	.word	0x08005c2d
 8005c98:	08005d73 	.word	0x08005d73
 8005c9c:	6833      	ldr	r3, [r6, #0]
 8005c9e:	1d1a      	adds	r2, r3, #4
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6032      	str	r2, [r6, #0]
 8005ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cac:	2301      	movs	r3, #1
 8005cae:	e09d      	b.n	8005dec <_printf_i+0x1e8>
 8005cb0:	6833      	ldr	r3, [r6, #0]
 8005cb2:	6820      	ldr	r0, [r4, #0]
 8005cb4:	1d19      	adds	r1, r3, #4
 8005cb6:	6031      	str	r1, [r6, #0]
 8005cb8:	0606      	lsls	r6, r0, #24
 8005cba:	d501      	bpl.n	8005cc0 <_printf_i+0xbc>
 8005cbc:	681d      	ldr	r5, [r3, #0]
 8005cbe:	e003      	b.n	8005cc8 <_printf_i+0xc4>
 8005cc0:	0645      	lsls	r5, r0, #25
 8005cc2:	d5fb      	bpl.n	8005cbc <_printf_i+0xb8>
 8005cc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	da03      	bge.n	8005cd4 <_printf_i+0xd0>
 8005ccc:	232d      	movs	r3, #45	@ 0x2d
 8005cce:	426d      	negs	r5, r5
 8005cd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cd4:	4859      	ldr	r0, [pc, #356]	@ (8005e3c <_printf_i+0x238>)
 8005cd6:	230a      	movs	r3, #10
 8005cd8:	e011      	b.n	8005cfe <_printf_i+0xfa>
 8005cda:	6821      	ldr	r1, [r4, #0]
 8005cdc:	6833      	ldr	r3, [r6, #0]
 8005cde:	0608      	lsls	r0, r1, #24
 8005ce0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ce4:	d402      	bmi.n	8005cec <_printf_i+0xe8>
 8005ce6:	0649      	lsls	r1, r1, #25
 8005ce8:	bf48      	it	mi
 8005cea:	b2ad      	uxthmi	r5, r5
 8005cec:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cee:	4853      	ldr	r0, [pc, #332]	@ (8005e3c <_printf_i+0x238>)
 8005cf0:	6033      	str	r3, [r6, #0]
 8005cf2:	bf14      	ite	ne
 8005cf4:	230a      	movne	r3, #10
 8005cf6:	2308      	moveq	r3, #8
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cfe:	6866      	ldr	r6, [r4, #4]
 8005d00:	60a6      	str	r6, [r4, #8]
 8005d02:	2e00      	cmp	r6, #0
 8005d04:	bfa2      	ittt	ge
 8005d06:	6821      	ldrge	r1, [r4, #0]
 8005d08:	f021 0104 	bicge.w	r1, r1, #4
 8005d0c:	6021      	strge	r1, [r4, #0]
 8005d0e:	b90d      	cbnz	r5, 8005d14 <_printf_i+0x110>
 8005d10:	2e00      	cmp	r6, #0
 8005d12:	d04b      	beq.n	8005dac <_printf_i+0x1a8>
 8005d14:	4616      	mov	r6, r2
 8005d16:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d1a:	fb03 5711 	mls	r7, r3, r1, r5
 8005d1e:	5dc7      	ldrb	r7, [r0, r7]
 8005d20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d24:	462f      	mov	r7, r5
 8005d26:	42bb      	cmp	r3, r7
 8005d28:	460d      	mov	r5, r1
 8005d2a:	d9f4      	bls.n	8005d16 <_printf_i+0x112>
 8005d2c:	2b08      	cmp	r3, #8
 8005d2e:	d10b      	bne.n	8005d48 <_printf_i+0x144>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	07df      	lsls	r7, r3, #31
 8005d34:	d508      	bpl.n	8005d48 <_printf_i+0x144>
 8005d36:	6923      	ldr	r3, [r4, #16]
 8005d38:	6861      	ldr	r1, [r4, #4]
 8005d3a:	4299      	cmp	r1, r3
 8005d3c:	bfde      	ittt	le
 8005d3e:	2330      	movle	r3, #48	@ 0x30
 8005d40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d48:	1b92      	subs	r2, r2, r6
 8005d4a:	6122      	str	r2, [r4, #16]
 8005d4c:	f8cd a000 	str.w	sl, [sp]
 8005d50:	464b      	mov	r3, r9
 8005d52:	aa03      	add	r2, sp, #12
 8005d54:	4621      	mov	r1, r4
 8005d56:	4640      	mov	r0, r8
 8005d58:	f7ff fee6 	bl	8005b28 <_printf_common>
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d14a      	bne.n	8005df6 <_printf_i+0x1f2>
 8005d60:	f04f 30ff 	mov.w	r0, #4294967295
 8005d64:	b004      	add	sp, #16
 8005d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	f043 0320 	orr.w	r3, r3, #32
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	4833      	ldr	r0, [pc, #204]	@ (8005e40 <_printf_i+0x23c>)
 8005d74:	2778      	movs	r7, #120	@ 0x78
 8005d76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	6831      	ldr	r1, [r6, #0]
 8005d7e:	061f      	lsls	r7, r3, #24
 8005d80:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d84:	d402      	bmi.n	8005d8c <_printf_i+0x188>
 8005d86:	065f      	lsls	r7, r3, #25
 8005d88:	bf48      	it	mi
 8005d8a:	b2ad      	uxthmi	r5, r5
 8005d8c:	6031      	str	r1, [r6, #0]
 8005d8e:	07d9      	lsls	r1, r3, #31
 8005d90:	bf44      	itt	mi
 8005d92:	f043 0320 	orrmi.w	r3, r3, #32
 8005d96:	6023      	strmi	r3, [r4, #0]
 8005d98:	b11d      	cbz	r5, 8005da2 <_printf_i+0x19e>
 8005d9a:	2310      	movs	r3, #16
 8005d9c:	e7ac      	b.n	8005cf8 <_printf_i+0xf4>
 8005d9e:	4827      	ldr	r0, [pc, #156]	@ (8005e3c <_printf_i+0x238>)
 8005da0:	e7e9      	b.n	8005d76 <_printf_i+0x172>
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	f023 0320 	bic.w	r3, r3, #32
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	e7f6      	b.n	8005d9a <_printf_i+0x196>
 8005dac:	4616      	mov	r6, r2
 8005dae:	e7bd      	b.n	8005d2c <_printf_i+0x128>
 8005db0:	6833      	ldr	r3, [r6, #0]
 8005db2:	6825      	ldr	r5, [r4, #0]
 8005db4:	6961      	ldr	r1, [r4, #20]
 8005db6:	1d18      	adds	r0, r3, #4
 8005db8:	6030      	str	r0, [r6, #0]
 8005dba:	062e      	lsls	r6, r5, #24
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	d501      	bpl.n	8005dc4 <_printf_i+0x1c0>
 8005dc0:	6019      	str	r1, [r3, #0]
 8005dc2:	e002      	b.n	8005dca <_printf_i+0x1c6>
 8005dc4:	0668      	lsls	r0, r5, #25
 8005dc6:	d5fb      	bpl.n	8005dc0 <_printf_i+0x1bc>
 8005dc8:	8019      	strh	r1, [r3, #0]
 8005dca:	2300      	movs	r3, #0
 8005dcc:	6123      	str	r3, [r4, #16]
 8005dce:	4616      	mov	r6, r2
 8005dd0:	e7bc      	b.n	8005d4c <_printf_i+0x148>
 8005dd2:	6833      	ldr	r3, [r6, #0]
 8005dd4:	1d1a      	adds	r2, r3, #4
 8005dd6:	6032      	str	r2, [r6, #0]
 8005dd8:	681e      	ldr	r6, [r3, #0]
 8005dda:	6862      	ldr	r2, [r4, #4]
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4630      	mov	r0, r6
 8005de0:	f7fa fa06 	bl	80001f0 <memchr>
 8005de4:	b108      	cbz	r0, 8005dea <_printf_i+0x1e6>
 8005de6:	1b80      	subs	r0, r0, r6
 8005de8:	6060      	str	r0, [r4, #4]
 8005dea:	6863      	ldr	r3, [r4, #4]
 8005dec:	6123      	str	r3, [r4, #16]
 8005dee:	2300      	movs	r3, #0
 8005df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005df4:	e7aa      	b.n	8005d4c <_printf_i+0x148>
 8005df6:	6923      	ldr	r3, [r4, #16]
 8005df8:	4632      	mov	r2, r6
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	4640      	mov	r0, r8
 8005dfe:	47d0      	blx	sl
 8005e00:	3001      	adds	r0, #1
 8005e02:	d0ad      	beq.n	8005d60 <_printf_i+0x15c>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	079b      	lsls	r3, r3, #30
 8005e08:	d413      	bmi.n	8005e32 <_printf_i+0x22e>
 8005e0a:	68e0      	ldr	r0, [r4, #12]
 8005e0c:	9b03      	ldr	r3, [sp, #12]
 8005e0e:	4298      	cmp	r0, r3
 8005e10:	bfb8      	it	lt
 8005e12:	4618      	movlt	r0, r3
 8005e14:	e7a6      	b.n	8005d64 <_printf_i+0x160>
 8005e16:	2301      	movs	r3, #1
 8005e18:	4632      	mov	r2, r6
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	4640      	mov	r0, r8
 8005e1e:	47d0      	blx	sl
 8005e20:	3001      	adds	r0, #1
 8005e22:	d09d      	beq.n	8005d60 <_printf_i+0x15c>
 8005e24:	3501      	adds	r5, #1
 8005e26:	68e3      	ldr	r3, [r4, #12]
 8005e28:	9903      	ldr	r1, [sp, #12]
 8005e2a:	1a5b      	subs	r3, r3, r1
 8005e2c:	42ab      	cmp	r3, r5
 8005e2e:	dcf2      	bgt.n	8005e16 <_printf_i+0x212>
 8005e30:	e7eb      	b.n	8005e0a <_printf_i+0x206>
 8005e32:	2500      	movs	r5, #0
 8005e34:	f104 0619 	add.w	r6, r4, #25
 8005e38:	e7f5      	b.n	8005e26 <_printf_i+0x222>
 8005e3a:	bf00      	nop
 8005e3c:	08008292 	.word	0x08008292
 8005e40:	080082a3 	.word	0x080082a3

08005e44 <std>:
 8005e44:	2300      	movs	r3, #0
 8005e46:	b510      	push	{r4, lr}
 8005e48:	4604      	mov	r4, r0
 8005e4a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e52:	6083      	str	r3, [r0, #8]
 8005e54:	8181      	strh	r1, [r0, #12]
 8005e56:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e58:	81c2      	strh	r2, [r0, #14]
 8005e5a:	6183      	str	r3, [r0, #24]
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	2208      	movs	r2, #8
 8005e60:	305c      	adds	r0, #92	@ 0x5c
 8005e62:	f000 f914 	bl	800608e <memset>
 8005e66:	4b0d      	ldr	r3, [pc, #52]	@ (8005e9c <std+0x58>)
 8005e68:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea0 <std+0x5c>)
 8005e6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea4 <std+0x60>)
 8005e70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea8 <std+0x64>)
 8005e74:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e76:	4b0d      	ldr	r3, [pc, #52]	@ (8005eac <std+0x68>)
 8005e78:	6224      	str	r4, [r4, #32]
 8005e7a:	429c      	cmp	r4, r3
 8005e7c:	d006      	beq.n	8005e8c <std+0x48>
 8005e7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e82:	4294      	cmp	r4, r2
 8005e84:	d002      	beq.n	8005e8c <std+0x48>
 8005e86:	33d0      	adds	r3, #208	@ 0xd0
 8005e88:	429c      	cmp	r4, r3
 8005e8a:	d105      	bne.n	8005e98 <std+0x54>
 8005e8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e94:	f000 b978 	b.w	8006188 <__retarget_lock_init_recursive>
 8005e98:	bd10      	pop	{r4, pc}
 8005e9a:	bf00      	nop
 8005e9c:	08006009 	.word	0x08006009
 8005ea0:	0800602b 	.word	0x0800602b
 8005ea4:	08006063 	.word	0x08006063
 8005ea8:	08006087 	.word	0x08006087
 8005eac:	20000a00 	.word	0x20000a00

08005eb0 <stdio_exit_handler>:
 8005eb0:	4a02      	ldr	r2, [pc, #8]	@ (8005ebc <stdio_exit_handler+0xc>)
 8005eb2:	4903      	ldr	r1, [pc, #12]	@ (8005ec0 <stdio_exit_handler+0x10>)
 8005eb4:	4803      	ldr	r0, [pc, #12]	@ (8005ec4 <stdio_exit_handler+0x14>)
 8005eb6:	f000 b869 	b.w	8005f8c <_fwalk_sglue>
 8005eba:	bf00      	nop
 8005ebc:	2000000c 	.word	0x2000000c
 8005ec0:	08007ae5 	.word	0x08007ae5
 8005ec4:	2000001c 	.word	0x2000001c

08005ec8 <cleanup_stdio>:
 8005ec8:	6841      	ldr	r1, [r0, #4]
 8005eca:	4b0c      	ldr	r3, [pc, #48]	@ (8005efc <cleanup_stdio+0x34>)
 8005ecc:	4299      	cmp	r1, r3
 8005ece:	b510      	push	{r4, lr}
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	d001      	beq.n	8005ed8 <cleanup_stdio+0x10>
 8005ed4:	f001 fe06 	bl	8007ae4 <_fflush_r>
 8005ed8:	68a1      	ldr	r1, [r4, #8]
 8005eda:	4b09      	ldr	r3, [pc, #36]	@ (8005f00 <cleanup_stdio+0x38>)
 8005edc:	4299      	cmp	r1, r3
 8005ede:	d002      	beq.n	8005ee6 <cleanup_stdio+0x1e>
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	f001 fdff 	bl	8007ae4 <_fflush_r>
 8005ee6:	68e1      	ldr	r1, [r4, #12]
 8005ee8:	4b06      	ldr	r3, [pc, #24]	@ (8005f04 <cleanup_stdio+0x3c>)
 8005eea:	4299      	cmp	r1, r3
 8005eec:	d004      	beq.n	8005ef8 <cleanup_stdio+0x30>
 8005eee:	4620      	mov	r0, r4
 8005ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ef4:	f001 bdf6 	b.w	8007ae4 <_fflush_r>
 8005ef8:	bd10      	pop	{r4, pc}
 8005efa:	bf00      	nop
 8005efc:	20000a00 	.word	0x20000a00
 8005f00:	20000a68 	.word	0x20000a68
 8005f04:	20000ad0 	.word	0x20000ad0

08005f08 <global_stdio_init.part.0>:
 8005f08:	b510      	push	{r4, lr}
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f38 <global_stdio_init.part.0+0x30>)
 8005f0c:	4c0b      	ldr	r4, [pc, #44]	@ (8005f3c <global_stdio_init.part.0+0x34>)
 8005f0e:	4a0c      	ldr	r2, [pc, #48]	@ (8005f40 <global_stdio_init.part.0+0x38>)
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	4620      	mov	r0, r4
 8005f14:	2200      	movs	r2, #0
 8005f16:	2104      	movs	r1, #4
 8005f18:	f7ff ff94 	bl	8005e44 <std>
 8005f1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f20:	2201      	movs	r2, #1
 8005f22:	2109      	movs	r1, #9
 8005f24:	f7ff ff8e 	bl	8005e44 <std>
 8005f28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f32:	2112      	movs	r1, #18
 8005f34:	f7ff bf86 	b.w	8005e44 <std>
 8005f38:	20000b38 	.word	0x20000b38
 8005f3c:	20000a00 	.word	0x20000a00
 8005f40:	08005eb1 	.word	0x08005eb1

08005f44 <__sfp_lock_acquire>:
 8005f44:	4801      	ldr	r0, [pc, #4]	@ (8005f4c <__sfp_lock_acquire+0x8>)
 8005f46:	f000 b920 	b.w	800618a <__retarget_lock_acquire_recursive>
 8005f4a:	bf00      	nop
 8005f4c:	20000b41 	.word	0x20000b41

08005f50 <__sfp_lock_release>:
 8005f50:	4801      	ldr	r0, [pc, #4]	@ (8005f58 <__sfp_lock_release+0x8>)
 8005f52:	f000 b91b 	b.w	800618c <__retarget_lock_release_recursive>
 8005f56:	bf00      	nop
 8005f58:	20000b41 	.word	0x20000b41

08005f5c <__sinit>:
 8005f5c:	b510      	push	{r4, lr}
 8005f5e:	4604      	mov	r4, r0
 8005f60:	f7ff fff0 	bl	8005f44 <__sfp_lock_acquire>
 8005f64:	6a23      	ldr	r3, [r4, #32]
 8005f66:	b11b      	cbz	r3, 8005f70 <__sinit+0x14>
 8005f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f6c:	f7ff bff0 	b.w	8005f50 <__sfp_lock_release>
 8005f70:	4b04      	ldr	r3, [pc, #16]	@ (8005f84 <__sinit+0x28>)
 8005f72:	6223      	str	r3, [r4, #32]
 8005f74:	4b04      	ldr	r3, [pc, #16]	@ (8005f88 <__sinit+0x2c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1f5      	bne.n	8005f68 <__sinit+0xc>
 8005f7c:	f7ff ffc4 	bl	8005f08 <global_stdio_init.part.0>
 8005f80:	e7f2      	b.n	8005f68 <__sinit+0xc>
 8005f82:	bf00      	nop
 8005f84:	08005ec9 	.word	0x08005ec9
 8005f88:	20000b38 	.word	0x20000b38

08005f8c <_fwalk_sglue>:
 8005f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f90:	4607      	mov	r7, r0
 8005f92:	4688      	mov	r8, r1
 8005f94:	4614      	mov	r4, r2
 8005f96:	2600      	movs	r6, #0
 8005f98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f9c:	f1b9 0901 	subs.w	r9, r9, #1
 8005fa0:	d505      	bpl.n	8005fae <_fwalk_sglue+0x22>
 8005fa2:	6824      	ldr	r4, [r4, #0]
 8005fa4:	2c00      	cmp	r4, #0
 8005fa6:	d1f7      	bne.n	8005f98 <_fwalk_sglue+0xc>
 8005fa8:	4630      	mov	r0, r6
 8005faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fae:	89ab      	ldrh	r3, [r5, #12]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d907      	bls.n	8005fc4 <_fwalk_sglue+0x38>
 8005fb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	d003      	beq.n	8005fc4 <_fwalk_sglue+0x38>
 8005fbc:	4629      	mov	r1, r5
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	47c0      	blx	r8
 8005fc2:	4306      	orrs	r6, r0
 8005fc4:	3568      	adds	r5, #104	@ 0x68
 8005fc6:	e7e9      	b.n	8005f9c <_fwalk_sglue+0x10>

08005fc8 <siprintf>:
 8005fc8:	b40e      	push	{r1, r2, r3}
 8005fca:	b500      	push	{lr}
 8005fcc:	b09c      	sub	sp, #112	@ 0x70
 8005fce:	ab1d      	add	r3, sp, #116	@ 0x74
 8005fd0:	9002      	str	r0, [sp, #8]
 8005fd2:	9006      	str	r0, [sp, #24]
 8005fd4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005fd8:	4809      	ldr	r0, [pc, #36]	@ (8006000 <siprintf+0x38>)
 8005fda:	9107      	str	r1, [sp, #28]
 8005fdc:	9104      	str	r1, [sp, #16]
 8005fde:	4909      	ldr	r1, [pc, #36]	@ (8006004 <siprintf+0x3c>)
 8005fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fe4:	9105      	str	r1, [sp, #20]
 8005fe6:	6800      	ldr	r0, [r0, #0]
 8005fe8:	9301      	str	r3, [sp, #4]
 8005fea:	a902      	add	r1, sp, #8
 8005fec:	f001 fbfa 	bl	80077e4 <_svfiprintf_r>
 8005ff0:	9b02      	ldr	r3, [sp, #8]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	701a      	strb	r2, [r3, #0]
 8005ff6:	b01c      	add	sp, #112	@ 0x70
 8005ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ffc:	b003      	add	sp, #12
 8005ffe:	4770      	bx	lr
 8006000:	20000018 	.word	0x20000018
 8006004:	ffff0208 	.word	0xffff0208

08006008 <__sread>:
 8006008:	b510      	push	{r4, lr}
 800600a:	460c      	mov	r4, r1
 800600c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006010:	f000 f86c 	bl	80060ec <_read_r>
 8006014:	2800      	cmp	r0, #0
 8006016:	bfab      	itete	ge
 8006018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800601a:	89a3      	ldrhlt	r3, [r4, #12]
 800601c:	181b      	addge	r3, r3, r0
 800601e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006022:	bfac      	ite	ge
 8006024:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006026:	81a3      	strhlt	r3, [r4, #12]
 8006028:	bd10      	pop	{r4, pc}

0800602a <__swrite>:
 800602a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800602e:	461f      	mov	r7, r3
 8006030:	898b      	ldrh	r3, [r1, #12]
 8006032:	05db      	lsls	r3, r3, #23
 8006034:	4605      	mov	r5, r0
 8006036:	460c      	mov	r4, r1
 8006038:	4616      	mov	r6, r2
 800603a:	d505      	bpl.n	8006048 <__swrite+0x1e>
 800603c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006040:	2302      	movs	r3, #2
 8006042:	2200      	movs	r2, #0
 8006044:	f000 f840 	bl	80060c8 <_lseek_r>
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800604e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006052:	81a3      	strh	r3, [r4, #12]
 8006054:	4632      	mov	r2, r6
 8006056:	463b      	mov	r3, r7
 8006058:	4628      	mov	r0, r5
 800605a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800605e:	f000 b857 	b.w	8006110 <_write_r>

08006062 <__sseek>:
 8006062:	b510      	push	{r4, lr}
 8006064:	460c      	mov	r4, r1
 8006066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800606a:	f000 f82d 	bl	80060c8 <_lseek_r>
 800606e:	1c43      	adds	r3, r0, #1
 8006070:	89a3      	ldrh	r3, [r4, #12]
 8006072:	bf15      	itete	ne
 8006074:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800607a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800607e:	81a3      	strheq	r3, [r4, #12]
 8006080:	bf18      	it	ne
 8006082:	81a3      	strhne	r3, [r4, #12]
 8006084:	bd10      	pop	{r4, pc}

08006086 <__sclose>:
 8006086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800608a:	f000 b80d 	b.w	80060a8 <_close_r>

0800608e <memset>:
 800608e:	4402      	add	r2, r0
 8006090:	4603      	mov	r3, r0
 8006092:	4293      	cmp	r3, r2
 8006094:	d100      	bne.n	8006098 <memset+0xa>
 8006096:	4770      	bx	lr
 8006098:	f803 1b01 	strb.w	r1, [r3], #1
 800609c:	e7f9      	b.n	8006092 <memset+0x4>
	...

080060a0 <_localeconv_r>:
 80060a0:	4800      	ldr	r0, [pc, #0]	@ (80060a4 <_localeconv_r+0x4>)
 80060a2:	4770      	bx	lr
 80060a4:	20000158 	.word	0x20000158

080060a8 <_close_r>:
 80060a8:	b538      	push	{r3, r4, r5, lr}
 80060aa:	4d06      	ldr	r5, [pc, #24]	@ (80060c4 <_close_r+0x1c>)
 80060ac:	2300      	movs	r3, #0
 80060ae:	4604      	mov	r4, r0
 80060b0:	4608      	mov	r0, r1
 80060b2:	602b      	str	r3, [r5, #0]
 80060b4:	f7fb fbb9 	bl	800182a <_close>
 80060b8:	1c43      	adds	r3, r0, #1
 80060ba:	d102      	bne.n	80060c2 <_close_r+0x1a>
 80060bc:	682b      	ldr	r3, [r5, #0]
 80060be:	b103      	cbz	r3, 80060c2 <_close_r+0x1a>
 80060c0:	6023      	str	r3, [r4, #0]
 80060c2:	bd38      	pop	{r3, r4, r5, pc}
 80060c4:	20000b3c 	.word	0x20000b3c

080060c8 <_lseek_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4d07      	ldr	r5, [pc, #28]	@ (80060e8 <_lseek_r+0x20>)
 80060cc:	4604      	mov	r4, r0
 80060ce:	4608      	mov	r0, r1
 80060d0:	4611      	mov	r1, r2
 80060d2:	2200      	movs	r2, #0
 80060d4:	602a      	str	r2, [r5, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	f7fb fbce 	bl	8001878 <_lseek>
 80060dc:	1c43      	adds	r3, r0, #1
 80060de:	d102      	bne.n	80060e6 <_lseek_r+0x1e>
 80060e0:	682b      	ldr	r3, [r5, #0]
 80060e2:	b103      	cbz	r3, 80060e6 <_lseek_r+0x1e>
 80060e4:	6023      	str	r3, [r4, #0]
 80060e6:	bd38      	pop	{r3, r4, r5, pc}
 80060e8:	20000b3c 	.word	0x20000b3c

080060ec <_read_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4d07      	ldr	r5, [pc, #28]	@ (800610c <_read_r+0x20>)
 80060f0:	4604      	mov	r4, r0
 80060f2:	4608      	mov	r0, r1
 80060f4:	4611      	mov	r1, r2
 80060f6:	2200      	movs	r2, #0
 80060f8:	602a      	str	r2, [r5, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	f7fb fb5c 	bl	80017b8 <_read>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d102      	bne.n	800610a <_read_r+0x1e>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	b103      	cbz	r3, 800610a <_read_r+0x1e>
 8006108:	6023      	str	r3, [r4, #0]
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	20000b3c 	.word	0x20000b3c

08006110 <_write_r>:
 8006110:	b538      	push	{r3, r4, r5, lr}
 8006112:	4d07      	ldr	r5, [pc, #28]	@ (8006130 <_write_r+0x20>)
 8006114:	4604      	mov	r4, r0
 8006116:	4608      	mov	r0, r1
 8006118:	4611      	mov	r1, r2
 800611a:	2200      	movs	r2, #0
 800611c:	602a      	str	r2, [r5, #0]
 800611e:	461a      	mov	r2, r3
 8006120:	f7fb fb67 	bl	80017f2 <_write>
 8006124:	1c43      	adds	r3, r0, #1
 8006126:	d102      	bne.n	800612e <_write_r+0x1e>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	b103      	cbz	r3, 800612e <_write_r+0x1e>
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	bd38      	pop	{r3, r4, r5, pc}
 8006130:	20000b3c 	.word	0x20000b3c

08006134 <__errno>:
 8006134:	4b01      	ldr	r3, [pc, #4]	@ (800613c <__errno+0x8>)
 8006136:	6818      	ldr	r0, [r3, #0]
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	20000018 	.word	0x20000018

08006140 <__libc_init_array>:
 8006140:	b570      	push	{r4, r5, r6, lr}
 8006142:	4d0d      	ldr	r5, [pc, #52]	@ (8006178 <__libc_init_array+0x38>)
 8006144:	4c0d      	ldr	r4, [pc, #52]	@ (800617c <__libc_init_array+0x3c>)
 8006146:	1b64      	subs	r4, r4, r5
 8006148:	10a4      	asrs	r4, r4, #2
 800614a:	2600      	movs	r6, #0
 800614c:	42a6      	cmp	r6, r4
 800614e:	d109      	bne.n	8006164 <__libc_init_array+0x24>
 8006150:	4d0b      	ldr	r5, [pc, #44]	@ (8006180 <__libc_init_array+0x40>)
 8006152:	4c0c      	ldr	r4, [pc, #48]	@ (8006184 <__libc_init_array+0x44>)
 8006154:	f002 f864 	bl	8008220 <_init>
 8006158:	1b64      	subs	r4, r4, r5
 800615a:	10a4      	asrs	r4, r4, #2
 800615c:	2600      	movs	r6, #0
 800615e:	42a6      	cmp	r6, r4
 8006160:	d105      	bne.n	800616e <__libc_init_array+0x2e>
 8006162:	bd70      	pop	{r4, r5, r6, pc}
 8006164:	f855 3b04 	ldr.w	r3, [r5], #4
 8006168:	4798      	blx	r3
 800616a:	3601      	adds	r6, #1
 800616c:	e7ee      	b.n	800614c <__libc_init_array+0xc>
 800616e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006172:	4798      	blx	r3
 8006174:	3601      	adds	r6, #1
 8006176:	e7f2      	b.n	800615e <__libc_init_array+0x1e>
 8006178:	080085f8 	.word	0x080085f8
 800617c:	080085f8 	.word	0x080085f8
 8006180:	080085f8 	.word	0x080085f8
 8006184:	080085fc 	.word	0x080085fc

08006188 <__retarget_lock_init_recursive>:
 8006188:	4770      	bx	lr

0800618a <__retarget_lock_acquire_recursive>:
 800618a:	4770      	bx	lr

0800618c <__retarget_lock_release_recursive>:
 800618c:	4770      	bx	lr

0800618e <quorem>:
 800618e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006192:	6903      	ldr	r3, [r0, #16]
 8006194:	690c      	ldr	r4, [r1, #16]
 8006196:	42a3      	cmp	r3, r4
 8006198:	4607      	mov	r7, r0
 800619a:	db7e      	blt.n	800629a <quorem+0x10c>
 800619c:	3c01      	subs	r4, #1
 800619e:	f101 0814 	add.w	r8, r1, #20
 80061a2:	00a3      	lsls	r3, r4, #2
 80061a4:	f100 0514 	add.w	r5, r0, #20
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061ae:	9301      	str	r3, [sp, #4]
 80061b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061b8:	3301      	adds	r3, #1
 80061ba:	429a      	cmp	r2, r3
 80061bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80061c4:	d32e      	bcc.n	8006224 <quorem+0x96>
 80061c6:	f04f 0a00 	mov.w	sl, #0
 80061ca:	46c4      	mov	ip, r8
 80061cc:	46ae      	mov	lr, r5
 80061ce:	46d3      	mov	fp, sl
 80061d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80061d4:	b298      	uxth	r0, r3
 80061d6:	fb06 a000 	mla	r0, r6, r0, sl
 80061da:	0c02      	lsrs	r2, r0, #16
 80061dc:	0c1b      	lsrs	r3, r3, #16
 80061de:	fb06 2303 	mla	r3, r6, r3, r2
 80061e2:	f8de 2000 	ldr.w	r2, [lr]
 80061e6:	b280      	uxth	r0, r0
 80061e8:	b292      	uxth	r2, r2
 80061ea:	1a12      	subs	r2, r2, r0
 80061ec:	445a      	add	r2, fp
 80061ee:	f8de 0000 	ldr.w	r0, [lr]
 80061f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80061fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006200:	b292      	uxth	r2, r2
 8006202:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006206:	45e1      	cmp	r9, ip
 8006208:	f84e 2b04 	str.w	r2, [lr], #4
 800620c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006210:	d2de      	bcs.n	80061d0 <quorem+0x42>
 8006212:	9b00      	ldr	r3, [sp, #0]
 8006214:	58eb      	ldr	r3, [r5, r3]
 8006216:	b92b      	cbnz	r3, 8006224 <quorem+0x96>
 8006218:	9b01      	ldr	r3, [sp, #4]
 800621a:	3b04      	subs	r3, #4
 800621c:	429d      	cmp	r5, r3
 800621e:	461a      	mov	r2, r3
 8006220:	d32f      	bcc.n	8006282 <quorem+0xf4>
 8006222:	613c      	str	r4, [r7, #16]
 8006224:	4638      	mov	r0, r7
 8006226:	f001 f979 	bl	800751c <__mcmp>
 800622a:	2800      	cmp	r0, #0
 800622c:	db25      	blt.n	800627a <quorem+0xec>
 800622e:	4629      	mov	r1, r5
 8006230:	2000      	movs	r0, #0
 8006232:	f858 2b04 	ldr.w	r2, [r8], #4
 8006236:	f8d1 c000 	ldr.w	ip, [r1]
 800623a:	fa1f fe82 	uxth.w	lr, r2
 800623e:	fa1f f38c 	uxth.w	r3, ip
 8006242:	eba3 030e 	sub.w	r3, r3, lr
 8006246:	4403      	add	r3, r0
 8006248:	0c12      	lsrs	r2, r2, #16
 800624a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800624e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006252:	b29b      	uxth	r3, r3
 8006254:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006258:	45c1      	cmp	r9, r8
 800625a:	f841 3b04 	str.w	r3, [r1], #4
 800625e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006262:	d2e6      	bcs.n	8006232 <quorem+0xa4>
 8006264:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006268:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800626c:	b922      	cbnz	r2, 8006278 <quorem+0xea>
 800626e:	3b04      	subs	r3, #4
 8006270:	429d      	cmp	r5, r3
 8006272:	461a      	mov	r2, r3
 8006274:	d30b      	bcc.n	800628e <quorem+0x100>
 8006276:	613c      	str	r4, [r7, #16]
 8006278:	3601      	adds	r6, #1
 800627a:	4630      	mov	r0, r6
 800627c:	b003      	add	sp, #12
 800627e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006282:	6812      	ldr	r2, [r2, #0]
 8006284:	3b04      	subs	r3, #4
 8006286:	2a00      	cmp	r2, #0
 8006288:	d1cb      	bne.n	8006222 <quorem+0x94>
 800628a:	3c01      	subs	r4, #1
 800628c:	e7c6      	b.n	800621c <quorem+0x8e>
 800628e:	6812      	ldr	r2, [r2, #0]
 8006290:	3b04      	subs	r3, #4
 8006292:	2a00      	cmp	r2, #0
 8006294:	d1ef      	bne.n	8006276 <quorem+0xe8>
 8006296:	3c01      	subs	r4, #1
 8006298:	e7ea      	b.n	8006270 <quorem+0xe2>
 800629a:	2000      	movs	r0, #0
 800629c:	e7ee      	b.n	800627c <quorem+0xee>
	...

080062a0 <_dtoa_r>:
 80062a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a4:	69c7      	ldr	r7, [r0, #28]
 80062a6:	b099      	sub	sp, #100	@ 0x64
 80062a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80062ac:	ec55 4b10 	vmov	r4, r5, d0
 80062b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80062b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80062b4:	4683      	mov	fp, r0
 80062b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80062b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062ba:	b97f      	cbnz	r7, 80062dc <_dtoa_r+0x3c>
 80062bc:	2010      	movs	r0, #16
 80062be:	f000 fdfd 	bl	8006ebc <malloc>
 80062c2:	4602      	mov	r2, r0
 80062c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80062c8:	b920      	cbnz	r0, 80062d4 <_dtoa_r+0x34>
 80062ca:	4ba7      	ldr	r3, [pc, #668]	@ (8006568 <_dtoa_r+0x2c8>)
 80062cc:	21ef      	movs	r1, #239	@ 0xef
 80062ce:	48a7      	ldr	r0, [pc, #668]	@ (800656c <_dtoa_r+0x2cc>)
 80062d0:	f001 fc68 	bl	8007ba4 <__assert_func>
 80062d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80062d8:	6007      	str	r7, [r0, #0]
 80062da:	60c7      	str	r7, [r0, #12]
 80062dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80062e0:	6819      	ldr	r1, [r3, #0]
 80062e2:	b159      	cbz	r1, 80062fc <_dtoa_r+0x5c>
 80062e4:	685a      	ldr	r2, [r3, #4]
 80062e6:	604a      	str	r2, [r1, #4]
 80062e8:	2301      	movs	r3, #1
 80062ea:	4093      	lsls	r3, r2
 80062ec:	608b      	str	r3, [r1, #8]
 80062ee:	4658      	mov	r0, fp
 80062f0:	f000 feda 	bl	80070a8 <_Bfree>
 80062f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]
 80062fc:	1e2b      	subs	r3, r5, #0
 80062fe:	bfb9      	ittee	lt
 8006300:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006304:	9303      	strlt	r3, [sp, #12]
 8006306:	2300      	movge	r3, #0
 8006308:	6033      	strge	r3, [r6, #0]
 800630a:	9f03      	ldr	r7, [sp, #12]
 800630c:	4b98      	ldr	r3, [pc, #608]	@ (8006570 <_dtoa_r+0x2d0>)
 800630e:	bfbc      	itt	lt
 8006310:	2201      	movlt	r2, #1
 8006312:	6032      	strlt	r2, [r6, #0]
 8006314:	43bb      	bics	r3, r7
 8006316:	d112      	bne.n	800633e <_dtoa_r+0x9e>
 8006318:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800631a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800631e:	6013      	str	r3, [r2, #0]
 8006320:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006324:	4323      	orrs	r3, r4
 8006326:	f000 854d 	beq.w	8006dc4 <_dtoa_r+0xb24>
 800632a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800632c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006584 <_dtoa_r+0x2e4>
 8006330:	2b00      	cmp	r3, #0
 8006332:	f000 854f 	beq.w	8006dd4 <_dtoa_r+0xb34>
 8006336:	f10a 0303 	add.w	r3, sl, #3
 800633a:	f000 bd49 	b.w	8006dd0 <_dtoa_r+0xb30>
 800633e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006342:	2200      	movs	r2, #0
 8006344:	ec51 0b17 	vmov	r0, r1, d7
 8006348:	2300      	movs	r3, #0
 800634a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800634e:	f7fa fbcb 	bl	8000ae8 <__aeabi_dcmpeq>
 8006352:	4680      	mov	r8, r0
 8006354:	b158      	cbz	r0, 800636e <_dtoa_r+0xce>
 8006356:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006358:	2301      	movs	r3, #1
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800635e:	b113      	cbz	r3, 8006366 <_dtoa_r+0xc6>
 8006360:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006362:	4b84      	ldr	r3, [pc, #528]	@ (8006574 <_dtoa_r+0x2d4>)
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006588 <_dtoa_r+0x2e8>
 800636a:	f000 bd33 	b.w	8006dd4 <_dtoa_r+0xb34>
 800636e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006372:	aa16      	add	r2, sp, #88	@ 0x58
 8006374:	a917      	add	r1, sp, #92	@ 0x5c
 8006376:	4658      	mov	r0, fp
 8006378:	f001 f980 	bl	800767c <__d2b>
 800637c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006380:	4681      	mov	r9, r0
 8006382:	2e00      	cmp	r6, #0
 8006384:	d077      	beq.n	8006476 <_dtoa_r+0x1d6>
 8006386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006388:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800638c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006394:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006398:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800639c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80063a0:	4619      	mov	r1, r3
 80063a2:	2200      	movs	r2, #0
 80063a4:	4b74      	ldr	r3, [pc, #464]	@ (8006578 <_dtoa_r+0x2d8>)
 80063a6:	f7f9 ff7f 	bl	80002a8 <__aeabi_dsub>
 80063aa:	a369      	add	r3, pc, #420	@ (adr r3, 8006550 <_dtoa_r+0x2b0>)
 80063ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b0:	f7fa f932 	bl	8000618 <__aeabi_dmul>
 80063b4:	a368      	add	r3, pc, #416	@ (adr r3, 8006558 <_dtoa_r+0x2b8>)
 80063b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ba:	f7f9 ff77 	bl	80002ac <__adddf3>
 80063be:	4604      	mov	r4, r0
 80063c0:	4630      	mov	r0, r6
 80063c2:	460d      	mov	r5, r1
 80063c4:	f7fa f8be 	bl	8000544 <__aeabi_i2d>
 80063c8:	a365      	add	r3, pc, #404	@ (adr r3, 8006560 <_dtoa_r+0x2c0>)
 80063ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ce:	f7fa f923 	bl	8000618 <__aeabi_dmul>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	4620      	mov	r0, r4
 80063d8:	4629      	mov	r1, r5
 80063da:	f7f9 ff67 	bl	80002ac <__adddf3>
 80063de:	4604      	mov	r4, r0
 80063e0:	460d      	mov	r5, r1
 80063e2:	f7fa fbc9 	bl	8000b78 <__aeabi_d2iz>
 80063e6:	2200      	movs	r2, #0
 80063e8:	4607      	mov	r7, r0
 80063ea:	2300      	movs	r3, #0
 80063ec:	4620      	mov	r0, r4
 80063ee:	4629      	mov	r1, r5
 80063f0:	f7fa fb84 	bl	8000afc <__aeabi_dcmplt>
 80063f4:	b140      	cbz	r0, 8006408 <_dtoa_r+0x168>
 80063f6:	4638      	mov	r0, r7
 80063f8:	f7fa f8a4 	bl	8000544 <__aeabi_i2d>
 80063fc:	4622      	mov	r2, r4
 80063fe:	462b      	mov	r3, r5
 8006400:	f7fa fb72 	bl	8000ae8 <__aeabi_dcmpeq>
 8006404:	b900      	cbnz	r0, 8006408 <_dtoa_r+0x168>
 8006406:	3f01      	subs	r7, #1
 8006408:	2f16      	cmp	r7, #22
 800640a:	d851      	bhi.n	80064b0 <_dtoa_r+0x210>
 800640c:	4b5b      	ldr	r3, [pc, #364]	@ (800657c <_dtoa_r+0x2dc>)
 800640e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006416:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800641a:	f7fa fb6f 	bl	8000afc <__aeabi_dcmplt>
 800641e:	2800      	cmp	r0, #0
 8006420:	d048      	beq.n	80064b4 <_dtoa_r+0x214>
 8006422:	3f01      	subs	r7, #1
 8006424:	2300      	movs	r3, #0
 8006426:	9312      	str	r3, [sp, #72]	@ 0x48
 8006428:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800642a:	1b9b      	subs	r3, r3, r6
 800642c:	1e5a      	subs	r2, r3, #1
 800642e:	bf44      	itt	mi
 8006430:	f1c3 0801 	rsbmi	r8, r3, #1
 8006434:	2300      	movmi	r3, #0
 8006436:	9208      	str	r2, [sp, #32]
 8006438:	bf54      	ite	pl
 800643a:	f04f 0800 	movpl.w	r8, #0
 800643e:	9308      	strmi	r3, [sp, #32]
 8006440:	2f00      	cmp	r7, #0
 8006442:	db39      	blt.n	80064b8 <_dtoa_r+0x218>
 8006444:	9b08      	ldr	r3, [sp, #32]
 8006446:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006448:	443b      	add	r3, r7
 800644a:	9308      	str	r3, [sp, #32]
 800644c:	2300      	movs	r3, #0
 800644e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006452:	2b09      	cmp	r3, #9
 8006454:	d864      	bhi.n	8006520 <_dtoa_r+0x280>
 8006456:	2b05      	cmp	r3, #5
 8006458:	bfc4      	itt	gt
 800645a:	3b04      	subgt	r3, #4
 800645c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800645e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006460:	f1a3 0302 	sub.w	r3, r3, #2
 8006464:	bfcc      	ite	gt
 8006466:	2400      	movgt	r4, #0
 8006468:	2401      	movle	r4, #1
 800646a:	2b03      	cmp	r3, #3
 800646c:	d863      	bhi.n	8006536 <_dtoa_r+0x296>
 800646e:	e8df f003 	tbb	[pc, r3]
 8006472:	372a      	.short	0x372a
 8006474:	5535      	.short	0x5535
 8006476:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800647a:	441e      	add	r6, r3
 800647c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006480:	2b20      	cmp	r3, #32
 8006482:	bfc1      	itttt	gt
 8006484:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006488:	409f      	lslgt	r7, r3
 800648a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800648e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006492:	bfd6      	itet	le
 8006494:	f1c3 0320 	rsble	r3, r3, #32
 8006498:	ea47 0003 	orrgt.w	r0, r7, r3
 800649c:	fa04 f003 	lslle.w	r0, r4, r3
 80064a0:	f7fa f840 	bl	8000524 <__aeabi_ui2d>
 80064a4:	2201      	movs	r2, #1
 80064a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80064aa:	3e01      	subs	r6, #1
 80064ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80064ae:	e777      	b.n	80063a0 <_dtoa_r+0x100>
 80064b0:	2301      	movs	r3, #1
 80064b2:	e7b8      	b.n	8006426 <_dtoa_r+0x186>
 80064b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80064b6:	e7b7      	b.n	8006428 <_dtoa_r+0x188>
 80064b8:	427b      	negs	r3, r7
 80064ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80064bc:	2300      	movs	r3, #0
 80064be:	eba8 0807 	sub.w	r8, r8, r7
 80064c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80064c4:	e7c4      	b.n	8006450 <_dtoa_r+0x1b0>
 80064c6:	2300      	movs	r3, #0
 80064c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	dc35      	bgt.n	800653c <_dtoa_r+0x29c>
 80064d0:	2301      	movs	r3, #1
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	9307      	str	r3, [sp, #28]
 80064d6:	461a      	mov	r2, r3
 80064d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80064da:	e00b      	b.n	80064f4 <_dtoa_r+0x254>
 80064dc:	2301      	movs	r3, #1
 80064de:	e7f3      	b.n	80064c8 <_dtoa_r+0x228>
 80064e0:	2300      	movs	r3, #0
 80064e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064e6:	18fb      	adds	r3, r7, r3
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	3301      	adds	r3, #1
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	9307      	str	r3, [sp, #28]
 80064f0:	bfb8      	it	lt
 80064f2:	2301      	movlt	r3, #1
 80064f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80064f8:	2100      	movs	r1, #0
 80064fa:	2204      	movs	r2, #4
 80064fc:	f102 0514 	add.w	r5, r2, #20
 8006500:	429d      	cmp	r5, r3
 8006502:	d91f      	bls.n	8006544 <_dtoa_r+0x2a4>
 8006504:	6041      	str	r1, [r0, #4]
 8006506:	4658      	mov	r0, fp
 8006508:	f000 fd8e 	bl	8007028 <_Balloc>
 800650c:	4682      	mov	sl, r0
 800650e:	2800      	cmp	r0, #0
 8006510:	d13c      	bne.n	800658c <_dtoa_r+0x2ec>
 8006512:	4b1b      	ldr	r3, [pc, #108]	@ (8006580 <_dtoa_r+0x2e0>)
 8006514:	4602      	mov	r2, r0
 8006516:	f240 11af 	movw	r1, #431	@ 0x1af
 800651a:	e6d8      	b.n	80062ce <_dtoa_r+0x2e>
 800651c:	2301      	movs	r3, #1
 800651e:	e7e0      	b.n	80064e2 <_dtoa_r+0x242>
 8006520:	2401      	movs	r4, #1
 8006522:	2300      	movs	r3, #0
 8006524:	9309      	str	r3, [sp, #36]	@ 0x24
 8006526:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006528:	f04f 33ff 	mov.w	r3, #4294967295
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	9307      	str	r3, [sp, #28]
 8006530:	2200      	movs	r2, #0
 8006532:	2312      	movs	r3, #18
 8006534:	e7d0      	b.n	80064d8 <_dtoa_r+0x238>
 8006536:	2301      	movs	r3, #1
 8006538:	930b      	str	r3, [sp, #44]	@ 0x2c
 800653a:	e7f5      	b.n	8006528 <_dtoa_r+0x288>
 800653c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	9307      	str	r3, [sp, #28]
 8006542:	e7d7      	b.n	80064f4 <_dtoa_r+0x254>
 8006544:	3101      	adds	r1, #1
 8006546:	0052      	lsls	r2, r2, #1
 8006548:	e7d8      	b.n	80064fc <_dtoa_r+0x25c>
 800654a:	bf00      	nop
 800654c:	f3af 8000 	nop.w
 8006550:	636f4361 	.word	0x636f4361
 8006554:	3fd287a7 	.word	0x3fd287a7
 8006558:	8b60c8b3 	.word	0x8b60c8b3
 800655c:	3fc68a28 	.word	0x3fc68a28
 8006560:	509f79fb 	.word	0x509f79fb
 8006564:	3fd34413 	.word	0x3fd34413
 8006568:	080082c1 	.word	0x080082c1
 800656c:	080082d8 	.word	0x080082d8
 8006570:	7ff00000 	.word	0x7ff00000
 8006574:	08008291 	.word	0x08008291
 8006578:	3ff80000 	.word	0x3ff80000
 800657c:	080083d0 	.word	0x080083d0
 8006580:	08008330 	.word	0x08008330
 8006584:	080082bd 	.word	0x080082bd
 8006588:	08008290 	.word	0x08008290
 800658c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006590:	6018      	str	r0, [r3, #0]
 8006592:	9b07      	ldr	r3, [sp, #28]
 8006594:	2b0e      	cmp	r3, #14
 8006596:	f200 80a4 	bhi.w	80066e2 <_dtoa_r+0x442>
 800659a:	2c00      	cmp	r4, #0
 800659c:	f000 80a1 	beq.w	80066e2 <_dtoa_r+0x442>
 80065a0:	2f00      	cmp	r7, #0
 80065a2:	dd33      	ble.n	800660c <_dtoa_r+0x36c>
 80065a4:	4bad      	ldr	r3, [pc, #692]	@ (800685c <_dtoa_r+0x5bc>)
 80065a6:	f007 020f 	and.w	r2, r7, #15
 80065aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065ae:	ed93 7b00 	vldr	d7, [r3]
 80065b2:	05f8      	lsls	r0, r7, #23
 80065b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80065b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80065bc:	d516      	bpl.n	80065ec <_dtoa_r+0x34c>
 80065be:	4ba8      	ldr	r3, [pc, #672]	@ (8006860 <_dtoa_r+0x5c0>)
 80065c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065c8:	f7fa f950 	bl	800086c <__aeabi_ddiv>
 80065cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065d0:	f004 040f 	and.w	r4, r4, #15
 80065d4:	2603      	movs	r6, #3
 80065d6:	4da2      	ldr	r5, [pc, #648]	@ (8006860 <_dtoa_r+0x5c0>)
 80065d8:	b954      	cbnz	r4, 80065f0 <_dtoa_r+0x350>
 80065da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065e2:	f7fa f943 	bl	800086c <__aeabi_ddiv>
 80065e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065ea:	e028      	b.n	800663e <_dtoa_r+0x39e>
 80065ec:	2602      	movs	r6, #2
 80065ee:	e7f2      	b.n	80065d6 <_dtoa_r+0x336>
 80065f0:	07e1      	lsls	r1, r4, #31
 80065f2:	d508      	bpl.n	8006606 <_dtoa_r+0x366>
 80065f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065fc:	f7fa f80c 	bl	8000618 <__aeabi_dmul>
 8006600:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006604:	3601      	adds	r6, #1
 8006606:	1064      	asrs	r4, r4, #1
 8006608:	3508      	adds	r5, #8
 800660a:	e7e5      	b.n	80065d8 <_dtoa_r+0x338>
 800660c:	f000 80d2 	beq.w	80067b4 <_dtoa_r+0x514>
 8006610:	427c      	negs	r4, r7
 8006612:	4b92      	ldr	r3, [pc, #584]	@ (800685c <_dtoa_r+0x5bc>)
 8006614:	4d92      	ldr	r5, [pc, #584]	@ (8006860 <_dtoa_r+0x5c0>)
 8006616:	f004 020f 	and.w	r2, r4, #15
 800661a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800661e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006622:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006626:	f7f9 fff7 	bl	8000618 <__aeabi_dmul>
 800662a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800662e:	1124      	asrs	r4, r4, #4
 8006630:	2300      	movs	r3, #0
 8006632:	2602      	movs	r6, #2
 8006634:	2c00      	cmp	r4, #0
 8006636:	f040 80b2 	bne.w	800679e <_dtoa_r+0x4fe>
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1d3      	bne.n	80065e6 <_dtoa_r+0x346>
 800663e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006640:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006644:	2b00      	cmp	r3, #0
 8006646:	f000 80b7 	beq.w	80067b8 <_dtoa_r+0x518>
 800664a:	4b86      	ldr	r3, [pc, #536]	@ (8006864 <_dtoa_r+0x5c4>)
 800664c:	2200      	movs	r2, #0
 800664e:	4620      	mov	r0, r4
 8006650:	4629      	mov	r1, r5
 8006652:	f7fa fa53 	bl	8000afc <__aeabi_dcmplt>
 8006656:	2800      	cmp	r0, #0
 8006658:	f000 80ae 	beq.w	80067b8 <_dtoa_r+0x518>
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	2b00      	cmp	r3, #0
 8006660:	f000 80aa 	beq.w	80067b8 <_dtoa_r+0x518>
 8006664:	9b00      	ldr	r3, [sp, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	dd37      	ble.n	80066da <_dtoa_r+0x43a>
 800666a:	1e7b      	subs	r3, r7, #1
 800666c:	9304      	str	r3, [sp, #16]
 800666e:	4620      	mov	r0, r4
 8006670:	4b7d      	ldr	r3, [pc, #500]	@ (8006868 <_dtoa_r+0x5c8>)
 8006672:	2200      	movs	r2, #0
 8006674:	4629      	mov	r1, r5
 8006676:	f7f9 ffcf 	bl	8000618 <__aeabi_dmul>
 800667a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800667e:	9c00      	ldr	r4, [sp, #0]
 8006680:	3601      	adds	r6, #1
 8006682:	4630      	mov	r0, r6
 8006684:	f7f9 ff5e 	bl	8000544 <__aeabi_i2d>
 8006688:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800668c:	f7f9 ffc4 	bl	8000618 <__aeabi_dmul>
 8006690:	4b76      	ldr	r3, [pc, #472]	@ (800686c <_dtoa_r+0x5cc>)
 8006692:	2200      	movs	r2, #0
 8006694:	f7f9 fe0a 	bl	80002ac <__adddf3>
 8006698:	4605      	mov	r5, r0
 800669a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800669e:	2c00      	cmp	r4, #0
 80066a0:	f040 808d 	bne.w	80067be <_dtoa_r+0x51e>
 80066a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066a8:	4b71      	ldr	r3, [pc, #452]	@ (8006870 <_dtoa_r+0x5d0>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	f7f9 fdfc 	bl	80002a8 <__aeabi_dsub>
 80066b0:	4602      	mov	r2, r0
 80066b2:	460b      	mov	r3, r1
 80066b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066b8:	462a      	mov	r2, r5
 80066ba:	4633      	mov	r3, r6
 80066bc:	f7fa fa3c 	bl	8000b38 <__aeabi_dcmpgt>
 80066c0:	2800      	cmp	r0, #0
 80066c2:	f040 828b 	bne.w	8006bdc <_dtoa_r+0x93c>
 80066c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066ca:	462a      	mov	r2, r5
 80066cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80066d0:	f7fa fa14 	bl	8000afc <__aeabi_dcmplt>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	f040 8128 	bne.w	800692a <_dtoa_r+0x68a>
 80066da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80066de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80066e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f2c0 815a 	blt.w	800699e <_dtoa_r+0x6fe>
 80066ea:	2f0e      	cmp	r7, #14
 80066ec:	f300 8157 	bgt.w	800699e <_dtoa_r+0x6fe>
 80066f0:	4b5a      	ldr	r3, [pc, #360]	@ (800685c <_dtoa_r+0x5bc>)
 80066f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80066f6:	ed93 7b00 	vldr	d7, [r3]
 80066fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	ed8d 7b00 	vstr	d7, [sp]
 8006702:	da03      	bge.n	800670c <_dtoa_r+0x46c>
 8006704:	9b07      	ldr	r3, [sp, #28]
 8006706:	2b00      	cmp	r3, #0
 8006708:	f340 8101 	ble.w	800690e <_dtoa_r+0x66e>
 800670c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006710:	4656      	mov	r6, sl
 8006712:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006716:	4620      	mov	r0, r4
 8006718:	4629      	mov	r1, r5
 800671a:	f7fa f8a7 	bl	800086c <__aeabi_ddiv>
 800671e:	f7fa fa2b 	bl	8000b78 <__aeabi_d2iz>
 8006722:	4680      	mov	r8, r0
 8006724:	f7f9 ff0e 	bl	8000544 <__aeabi_i2d>
 8006728:	e9dd 2300 	ldrd	r2, r3, [sp]
 800672c:	f7f9 ff74 	bl	8000618 <__aeabi_dmul>
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	4620      	mov	r0, r4
 8006736:	4629      	mov	r1, r5
 8006738:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800673c:	f7f9 fdb4 	bl	80002a8 <__aeabi_dsub>
 8006740:	f806 4b01 	strb.w	r4, [r6], #1
 8006744:	9d07      	ldr	r5, [sp, #28]
 8006746:	eba6 040a 	sub.w	r4, r6, sl
 800674a:	42a5      	cmp	r5, r4
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	f040 8117 	bne.w	8006982 <_dtoa_r+0x6e2>
 8006754:	f7f9 fdaa 	bl	80002ac <__adddf3>
 8006758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800675c:	4604      	mov	r4, r0
 800675e:	460d      	mov	r5, r1
 8006760:	f7fa f9ea 	bl	8000b38 <__aeabi_dcmpgt>
 8006764:	2800      	cmp	r0, #0
 8006766:	f040 80f9 	bne.w	800695c <_dtoa_r+0x6bc>
 800676a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800676e:	4620      	mov	r0, r4
 8006770:	4629      	mov	r1, r5
 8006772:	f7fa f9b9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006776:	b118      	cbz	r0, 8006780 <_dtoa_r+0x4e0>
 8006778:	f018 0f01 	tst.w	r8, #1
 800677c:	f040 80ee 	bne.w	800695c <_dtoa_r+0x6bc>
 8006780:	4649      	mov	r1, r9
 8006782:	4658      	mov	r0, fp
 8006784:	f000 fc90 	bl	80070a8 <_Bfree>
 8006788:	2300      	movs	r3, #0
 800678a:	7033      	strb	r3, [r6, #0]
 800678c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800678e:	3701      	adds	r7, #1
 8006790:	601f      	str	r7, [r3, #0]
 8006792:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006794:	2b00      	cmp	r3, #0
 8006796:	f000 831d 	beq.w	8006dd4 <_dtoa_r+0xb34>
 800679a:	601e      	str	r6, [r3, #0]
 800679c:	e31a      	b.n	8006dd4 <_dtoa_r+0xb34>
 800679e:	07e2      	lsls	r2, r4, #31
 80067a0:	d505      	bpl.n	80067ae <_dtoa_r+0x50e>
 80067a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067a6:	f7f9 ff37 	bl	8000618 <__aeabi_dmul>
 80067aa:	3601      	adds	r6, #1
 80067ac:	2301      	movs	r3, #1
 80067ae:	1064      	asrs	r4, r4, #1
 80067b0:	3508      	adds	r5, #8
 80067b2:	e73f      	b.n	8006634 <_dtoa_r+0x394>
 80067b4:	2602      	movs	r6, #2
 80067b6:	e742      	b.n	800663e <_dtoa_r+0x39e>
 80067b8:	9c07      	ldr	r4, [sp, #28]
 80067ba:	9704      	str	r7, [sp, #16]
 80067bc:	e761      	b.n	8006682 <_dtoa_r+0x3e2>
 80067be:	4b27      	ldr	r3, [pc, #156]	@ (800685c <_dtoa_r+0x5bc>)
 80067c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067ca:	4454      	add	r4, sl
 80067cc:	2900      	cmp	r1, #0
 80067ce:	d053      	beq.n	8006878 <_dtoa_r+0x5d8>
 80067d0:	4928      	ldr	r1, [pc, #160]	@ (8006874 <_dtoa_r+0x5d4>)
 80067d2:	2000      	movs	r0, #0
 80067d4:	f7fa f84a 	bl	800086c <__aeabi_ddiv>
 80067d8:	4633      	mov	r3, r6
 80067da:	462a      	mov	r2, r5
 80067dc:	f7f9 fd64 	bl	80002a8 <__aeabi_dsub>
 80067e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067e4:	4656      	mov	r6, sl
 80067e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067ea:	f7fa f9c5 	bl	8000b78 <__aeabi_d2iz>
 80067ee:	4605      	mov	r5, r0
 80067f0:	f7f9 fea8 	bl	8000544 <__aeabi_i2d>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067fc:	f7f9 fd54 	bl	80002a8 <__aeabi_dsub>
 8006800:	3530      	adds	r5, #48	@ 0x30
 8006802:	4602      	mov	r2, r0
 8006804:	460b      	mov	r3, r1
 8006806:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800680a:	f806 5b01 	strb.w	r5, [r6], #1
 800680e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006812:	f7fa f973 	bl	8000afc <__aeabi_dcmplt>
 8006816:	2800      	cmp	r0, #0
 8006818:	d171      	bne.n	80068fe <_dtoa_r+0x65e>
 800681a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800681e:	4911      	ldr	r1, [pc, #68]	@ (8006864 <_dtoa_r+0x5c4>)
 8006820:	2000      	movs	r0, #0
 8006822:	f7f9 fd41 	bl	80002a8 <__aeabi_dsub>
 8006826:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800682a:	f7fa f967 	bl	8000afc <__aeabi_dcmplt>
 800682e:	2800      	cmp	r0, #0
 8006830:	f040 8095 	bne.w	800695e <_dtoa_r+0x6be>
 8006834:	42a6      	cmp	r6, r4
 8006836:	f43f af50 	beq.w	80066da <_dtoa_r+0x43a>
 800683a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800683e:	4b0a      	ldr	r3, [pc, #40]	@ (8006868 <_dtoa_r+0x5c8>)
 8006840:	2200      	movs	r2, #0
 8006842:	f7f9 fee9 	bl	8000618 <__aeabi_dmul>
 8006846:	4b08      	ldr	r3, [pc, #32]	@ (8006868 <_dtoa_r+0x5c8>)
 8006848:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800684c:	2200      	movs	r2, #0
 800684e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006852:	f7f9 fee1 	bl	8000618 <__aeabi_dmul>
 8006856:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800685a:	e7c4      	b.n	80067e6 <_dtoa_r+0x546>
 800685c:	080083d0 	.word	0x080083d0
 8006860:	080083a8 	.word	0x080083a8
 8006864:	3ff00000 	.word	0x3ff00000
 8006868:	40240000 	.word	0x40240000
 800686c:	401c0000 	.word	0x401c0000
 8006870:	40140000 	.word	0x40140000
 8006874:	3fe00000 	.word	0x3fe00000
 8006878:	4631      	mov	r1, r6
 800687a:	4628      	mov	r0, r5
 800687c:	f7f9 fecc 	bl	8000618 <__aeabi_dmul>
 8006880:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006884:	9415      	str	r4, [sp, #84]	@ 0x54
 8006886:	4656      	mov	r6, sl
 8006888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800688c:	f7fa f974 	bl	8000b78 <__aeabi_d2iz>
 8006890:	4605      	mov	r5, r0
 8006892:	f7f9 fe57 	bl	8000544 <__aeabi_i2d>
 8006896:	4602      	mov	r2, r0
 8006898:	460b      	mov	r3, r1
 800689a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800689e:	f7f9 fd03 	bl	80002a8 <__aeabi_dsub>
 80068a2:	3530      	adds	r5, #48	@ 0x30
 80068a4:	f806 5b01 	strb.w	r5, [r6], #1
 80068a8:	4602      	mov	r2, r0
 80068aa:	460b      	mov	r3, r1
 80068ac:	42a6      	cmp	r6, r4
 80068ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068b2:	f04f 0200 	mov.w	r2, #0
 80068b6:	d124      	bne.n	8006902 <_dtoa_r+0x662>
 80068b8:	4bac      	ldr	r3, [pc, #688]	@ (8006b6c <_dtoa_r+0x8cc>)
 80068ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80068be:	f7f9 fcf5 	bl	80002ac <__adddf3>
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068ca:	f7fa f935 	bl	8000b38 <__aeabi_dcmpgt>
 80068ce:	2800      	cmp	r0, #0
 80068d0:	d145      	bne.n	800695e <_dtoa_r+0x6be>
 80068d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80068d6:	49a5      	ldr	r1, [pc, #660]	@ (8006b6c <_dtoa_r+0x8cc>)
 80068d8:	2000      	movs	r0, #0
 80068da:	f7f9 fce5 	bl	80002a8 <__aeabi_dsub>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068e6:	f7fa f909 	bl	8000afc <__aeabi_dcmplt>
 80068ea:	2800      	cmp	r0, #0
 80068ec:	f43f aef5 	beq.w	80066da <_dtoa_r+0x43a>
 80068f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80068f2:	1e73      	subs	r3, r6, #1
 80068f4:	9315      	str	r3, [sp, #84]	@ 0x54
 80068f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068fa:	2b30      	cmp	r3, #48	@ 0x30
 80068fc:	d0f8      	beq.n	80068f0 <_dtoa_r+0x650>
 80068fe:	9f04      	ldr	r7, [sp, #16]
 8006900:	e73e      	b.n	8006780 <_dtoa_r+0x4e0>
 8006902:	4b9b      	ldr	r3, [pc, #620]	@ (8006b70 <_dtoa_r+0x8d0>)
 8006904:	f7f9 fe88 	bl	8000618 <__aeabi_dmul>
 8006908:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800690c:	e7bc      	b.n	8006888 <_dtoa_r+0x5e8>
 800690e:	d10c      	bne.n	800692a <_dtoa_r+0x68a>
 8006910:	4b98      	ldr	r3, [pc, #608]	@ (8006b74 <_dtoa_r+0x8d4>)
 8006912:	2200      	movs	r2, #0
 8006914:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006918:	f7f9 fe7e 	bl	8000618 <__aeabi_dmul>
 800691c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006920:	f7fa f900 	bl	8000b24 <__aeabi_dcmpge>
 8006924:	2800      	cmp	r0, #0
 8006926:	f000 8157 	beq.w	8006bd8 <_dtoa_r+0x938>
 800692a:	2400      	movs	r4, #0
 800692c:	4625      	mov	r5, r4
 800692e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006930:	43db      	mvns	r3, r3
 8006932:	9304      	str	r3, [sp, #16]
 8006934:	4656      	mov	r6, sl
 8006936:	2700      	movs	r7, #0
 8006938:	4621      	mov	r1, r4
 800693a:	4658      	mov	r0, fp
 800693c:	f000 fbb4 	bl	80070a8 <_Bfree>
 8006940:	2d00      	cmp	r5, #0
 8006942:	d0dc      	beq.n	80068fe <_dtoa_r+0x65e>
 8006944:	b12f      	cbz	r7, 8006952 <_dtoa_r+0x6b2>
 8006946:	42af      	cmp	r7, r5
 8006948:	d003      	beq.n	8006952 <_dtoa_r+0x6b2>
 800694a:	4639      	mov	r1, r7
 800694c:	4658      	mov	r0, fp
 800694e:	f000 fbab 	bl	80070a8 <_Bfree>
 8006952:	4629      	mov	r1, r5
 8006954:	4658      	mov	r0, fp
 8006956:	f000 fba7 	bl	80070a8 <_Bfree>
 800695a:	e7d0      	b.n	80068fe <_dtoa_r+0x65e>
 800695c:	9704      	str	r7, [sp, #16]
 800695e:	4633      	mov	r3, r6
 8006960:	461e      	mov	r6, r3
 8006962:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006966:	2a39      	cmp	r2, #57	@ 0x39
 8006968:	d107      	bne.n	800697a <_dtoa_r+0x6da>
 800696a:	459a      	cmp	sl, r3
 800696c:	d1f8      	bne.n	8006960 <_dtoa_r+0x6c0>
 800696e:	9a04      	ldr	r2, [sp, #16]
 8006970:	3201      	adds	r2, #1
 8006972:	9204      	str	r2, [sp, #16]
 8006974:	2230      	movs	r2, #48	@ 0x30
 8006976:	f88a 2000 	strb.w	r2, [sl]
 800697a:	781a      	ldrb	r2, [r3, #0]
 800697c:	3201      	adds	r2, #1
 800697e:	701a      	strb	r2, [r3, #0]
 8006980:	e7bd      	b.n	80068fe <_dtoa_r+0x65e>
 8006982:	4b7b      	ldr	r3, [pc, #492]	@ (8006b70 <_dtoa_r+0x8d0>)
 8006984:	2200      	movs	r2, #0
 8006986:	f7f9 fe47 	bl	8000618 <__aeabi_dmul>
 800698a:	2200      	movs	r2, #0
 800698c:	2300      	movs	r3, #0
 800698e:	4604      	mov	r4, r0
 8006990:	460d      	mov	r5, r1
 8006992:	f7fa f8a9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006996:	2800      	cmp	r0, #0
 8006998:	f43f aebb 	beq.w	8006712 <_dtoa_r+0x472>
 800699c:	e6f0      	b.n	8006780 <_dtoa_r+0x4e0>
 800699e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80069a0:	2a00      	cmp	r2, #0
 80069a2:	f000 80db 	beq.w	8006b5c <_dtoa_r+0x8bc>
 80069a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069a8:	2a01      	cmp	r2, #1
 80069aa:	f300 80bf 	bgt.w	8006b2c <_dtoa_r+0x88c>
 80069ae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80069b0:	2a00      	cmp	r2, #0
 80069b2:	f000 80b7 	beq.w	8006b24 <_dtoa_r+0x884>
 80069b6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80069ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80069bc:	4646      	mov	r6, r8
 80069be:	9a08      	ldr	r2, [sp, #32]
 80069c0:	2101      	movs	r1, #1
 80069c2:	441a      	add	r2, r3
 80069c4:	4658      	mov	r0, fp
 80069c6:	4498      	add	r8, r3
 80069c8:	9208      	str	r2, [sp, #32]
 80069ca:	f000 fc21 	bl	8007210 <__i2b>
 80069ce:	4605      	mov	r5, r0
 80069d0:	b15e      	cbz	r6, 80069ea <_dtoa_r+0x74a>
 80069d2:	9b08      	ldr	r3, [sp, #32]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	dd08      	ble.n	80069ea <_dtoa_r+0x74a>
 80069d8:	42b3      	cmp	r3, r6
 80069da:	9a08      	ldr	r2, [sp, #32]
 80069dc:	bfa8      	it	ge
 80069de:	4633      	movge	r3, r6
 80069e0:	eba8 0803 	sub.w	r8, r8, r3
 80069e4:	1af6      	subs	r6, r6, r3
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	9308      	str	r3, [sp, #32]
 80069ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ec:	b1f3      	cbz	r3, 8006a2c <_dtoa_r+0x78c>
 80069ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f000 80b7 	beq.w	8006b64 <_dtoa_r+0x8c4>
 80069f6:	b18c      	cbz	r4, 8006a1c <_dtoa_r+0x77c>
 80069f8:	4629      	mov	r1, r5
 80069fa:	4622      	mov	r2, r4
 80069fc:	4658      	mov	r0, fp
 80069fe:	f000 fcc7 	bl	8007390 <__pow5mult>
 8006a02:	464a      	mov	r2, r9
 8006a04:	4601      	mov	r1, r0
 8006a06:	4605      	mov	r5, r0
 8006a08:	4658      	mov	r0, fp
 8006a0a:	f000 fc17 	bl	800723c <__multiply>
 8006a0e:	4649      	mov	r1, r9
 8006a10:	9004      	str	r0, [sp, #16]
 8006a12:	4658      	mov	r0, fp
 8006a14:	f000 fb48 	bl	80070a8 <_Bfree>
 8006a18:	9b04      	ldr	r3, [sp, #16]
 8006a1a:	4699      	mov	r9, r3
 8006a1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a1e:	1b1a      	subs	r2, r3, r4
 8006a20:	d004      	beq.n	8006a2c <_dtoa_r+0x78c>
 8006a22:	4649      	mov	r1, r9
 8006a24:	4658      	mov	r0, fp
 8006a26:	f000 fcb3 	bl	8007390 <__pow5mult>
 8006a2a:	4681      	mov	r9, r0
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	4658      	mov	r0, fp
 8006a30:	f000 fbee 	bl	8007210 <__i2b>
 8006a34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a36:	4604      	mov	r4, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 81cf 	beq.w	8006ddc <_dtoa_r+0xb3c>
 8006a3e:	461a      	mov	r2, r3
 8006a40:	4601      	mov	r1, r0
 8006a42:	4658      	mov	r0, fp
 8006a44:	f000 fca4 	bl	8007390 <__pow5mult>
 8006a48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	4604      	mov	r4, r0
 8006a4e:	f300 8095 	bgt.w	8006b7c <_dtoa_r+0x8dc>
 8006a52:	9b02      	ldr	r3, [sp, #8]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f040 8087 	bne.w	8006b68 <_dtoa_r+0x8c8>
 8006a5a:	9b03      	ldr	r3, [sp, #12]
 8006a5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f040 8089 	bne.w	8006b78 <_dtoa_r+0x8d8>
 8006a66:	9b03      	ldr	r3, [sp, #12]
 8006a68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a6c:	0d1b      	lsrs	r3, r3, #20
 8006a6e:	051b      	lsls	r3, r3, #20
 8006a70:	b12b      	cbz	r3, 8006a7e <_dtoa_r+0x7de>
 8006a72:	9b08      	ldr	r3, [sp, #32]
 8006a74:	3301      	adds	r3, #1
 8006a76:	9308      	str	r3, [sp, #32]
 8006a78:	f108 0801 	add.w	r8, r8, #1
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 81b0 	beq.w	8006de8 <_dtoa_r+0xb48>
 8006a88:	6923      	ldr	r3, [r4, #16]
 8006a8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a8e:	6918      	ldr	r0, [r3, #16]
 8006a90:	f000 fb72 	bl	8007178 <__hi0bits>
 8006a94:	f1c0 0020 	rsb	r0, r0, #32
 8006a98:	9b08      	ldr	r3, [sp, #32]
 8006a9a:	4418      	add	r0, r3
 8006a9c:	f010 001f 	ands.w	r0, r0, #31
 8006aa0:	d077      	beq.n	8006b92 <_dtoa_r+0x8f2>
 8006aa2:	f1c0 0320 	rsb	r3, r0, #32
 8006aa6:	2b04      	cmp	r3, #4
 8006aa8:	dd6b      	ble.n	8006b82 <_dtoa_r+0x8e2>
 8006aaa:	9b08      	ldr	r3, [sp, #32]
 8006aac:	f1c0 001c 	rsb	r0, r0, #28
 8006ab0:	4403      	add	r3, r0
 8006ab2:	4480      	add	r8, r0
 8006ab4:	4406      	add	r6, r0
 8006ab6:	9308      	str	r3, [sp, #32]
 8006ab8:	f1b8 0f00 	cmp.w	r8, #0
 8006abc:	dd05      	ble.n	8006aca <_dtoa_r+0x82a>
 8006abe:	4649      	mov	r1, r9
 8006ac0:	4642      	mov	r2, r8
 8006ac2:	4658      	mov	r0, fp
 8006ac4:	f000 fcbe 	bl	8007444 <__lshift>
 8006ac8:	4681      	mov	r9, r0
 8006aca:	9b08      	ldr	r3, [sp, #32]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	dd05      	ble.n	8006adc <_dtoa_r+0x83c>
 8006ad0:	4621      	mov	r1, r4
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	4658      	mov	r0, fp
 8006ad6:	f000 fcb5 	bl	8007444 <__lshift>
 8006ada:	4604      	mov	r4, r0
 8006adc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d059      	beq.n	8006b96 <_dtoa_r+0x8f6>
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	4648      	mov	r0, r9
 8006ae6:	f000 fd19 	bl	800751c <__mcmp>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	da53      	bge.n	8006b96 <_dtoa_r+0x8f6>
 8006aee:	1e7b      	subs	r3, r7, #1
 8006af0:	9304      	str	r3, [sp, #16]
 8006af2:	4649      	mov	r1, r9
 8006af4:	2300      	movs	r3, #0
 8006af6:	220a      	movs	r2, #10
 8006af8:	4658      	mov	r0, fp
 8006afa:	f000 faf7 	bl	80070ec <__multadd>
 8006afe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b00:	4681      	mov	r9, r0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 8172 	beq.w	8006dec <_dtoa_r+0xb4c>
 8006b08:	2300      	movs	r3, #0
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	220a      	movs	r2, #10
 8006b0e:	4658      	mov	r0, fp
 8006b10:	f000 faec 	bl	80070ec <__multadd>
 8006b14:	9b00      	ldr	r3, [sp, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	4605      	mov	r5, r0
 8006b1a:	dc67      	bgt.n	8006bec <_dtoa_r+0x94c>
 8006b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	dc41      	bgt.n	8006ba6 <_dtoa_r+0x906>
 8006b22:	e063      	b.n	8006bec <_dtoa_r+0x94c>
 8006b24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006b26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006b2a:	e746      	b.n	80069ba <_dtoa_r+0x71a>
 8006b2c:	9b07      	ldr	r3, [sp, #28]
 8006b2e:	1e5c      	subs	r4, r3, #1
 8006b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b32:	42a3      	cmp	r3, r4
 8006b34:	bfbf      	itttt	lt
 8006b36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006b38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006b3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006b3c:	1ae3      	sublt	r3, r4, r3
 8006b3e:	bfb4      	ite	lt
 8006b40:	18d2      	addlt	r2, r2, r3
 8006b42:	1b1c      	subge	r4, r3, r4
 8006b44:	9b07      	ldr	r3, [sp, #28]
 8006b46:	bfbc      	itt	lt
 8006b48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006b4a:	2400      	movlt	r4, #0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	bfb5      	itete	lt
 8006b50:	eba8 0603 	sublt.w	r6, r8, r3
 8006b54:	9b07      	ldrge	r3, [sp, #28]
 8006b56:	2300      	movlt	r3, #0
 8006b58:	4646      	movge	r6, r8
 8006b5a:	e730      	b.n	80069be <_dtoa_r+0x71e>
 8006b5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006b5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006b60:	4646      	mov	r6, r8
 8006b62:	e735      	b.n	80069d0 <_dtoa_r+0x730>
 8006b64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b66:	e75c      	b.n	8006a22 <_dtoa_r+0x782>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	e788      	b.n	8006a7e <_dtoa_r+0x7de>
 8006b6c:	3fe00000 	.word	0x3fe00000
 8006b70:	40240000 	.word	0x40240000
 8006b74:	40140000 	.word	0x40140000
 8006b78:	9b02      	ldr	r3, [sp, #8]
 8006b7a:	e780      	b.n	8006a7e <_dtoa_r+0x7de>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b80:	e782      	b.n	8006a88 <_dtoa_r+0x7e8>
 8006b82:	d099      	beq.n	8006ab8 <_dtoa_r+0x818>
 8006b84:	9a08      	ldr	r2, [sp, #32]
 8006b86:	331c      	adds	r3, #28
 8006b88:	441a      	add	r2, r3
 8006b8a:	4498      	add	r8, r3
 8006b8c:	441e      	add	r6, r3
 8006b8e:	9208      	str	r2, [sp, #32]
 8006b90:	e792      	b.n	8006ab8 <_dtoa_r+0x818>
 8006b92:	4603      	mov	r3, r0
 8006b94:	e7f6      	b.n	8006b84 <_dtoa_r+0x8e4>
 8006b96:	9b07      	ldr	r3, [sp, #28]
 8006b98:	9704      	str	r7, [sp, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	dc20      	bgt.n	8006be0 <_dtoa_r+0x940>
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	dd1e      	ble.n	8006be4 <_dtoa_r+0x944>
 8006ba6:	9b00      	ldr	r3, [sp, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f47f aec0 	bne.w	800692e <_dtoa_r+0x68e>
 8006bae:	4621      	mov	r1, r4
 8006bb0:	2205      	movs	r2, #5
 8006bb2:	4658      	mov	r0, fp
 8006bb4:	f000 fa9a 	bl	80070ec <__multadd>
 8006bb8:	4601      	mov	r1, r0
 8006bba:	4604      	mov	r4, r0
 8006bbc:	4648      	mov	r0, r9
 8006bbe:	f000 fcad 	bl	800751c <__mcmp>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	f77f aeb3 	ble.w	800692e <_dtoa_r+0x68e>
 8006bc8:	4656      	mov	r6, sl
 8006bca:	2331      	movs	r3, #49	@ 0x31
 8006bcc:	f806 3b01 	strb.w	r3, [r6], #1
 8006bd0:	9b04      	ldr	r3, [sp, #16]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	9304      	str	r3, [sp, #16]
 8006bd6:	e6ae      	b.n	8006936 <_dtoa_r+0x696>
 8006bd8:	9c07      	ldr	r4, [sp, #28]
 8006bda:	9704      	str	r7, [sp, #16]
 8006bdc:	4625      	mov	r5, r4
 8006bde:	e7f3      	b.n	8006bc8 <_dtoa_r+0x928>
 8006be0:	9b07      	ldr	r3, [sp, #28]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 8104 	beq.w	8006df4 <_dtoa_r+0xb54>
 8006bec:	2e00      	cmp	r6, #0
 8006bee:	dd05      	ble.n	8006bfc <_dtoa_r+0x95c>
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	4632      	mov	r2, r6
 8006bf4:	4658      	mov	r0, fp
 8006bf6:	f000 fc25 	bl	8007444 <__lshift>
 8006bfa:	4605      	mov	r5, r0
 8006bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d05a      	beq.n	8006cb8 <_dtoa_r+0xa18>
 8006c02:	6869      	ldr	r1, [r5, #4]
 8006c04:	4658      	mov	r0, fp
 8006c06:	f000 fa0f 	bl	8007028 <_Balloc>
 8006c0a:	4606      	mov	r6, r0
 8006c0c:	b928      	cbnz	r0, 8006c1a <_dtoa_r+0x97a>
 8006c0e:	4b84      	ldr	r3, [pc, #528]	@ (8006e20 <_dtoa_r+0xb80>)
 8006c10:	4602      	mov	r2, r0
 8006c12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006c16:	f7ff bb5a 	b.w	80062ce <_dtoa_r+0x2e>
 8006c1a:	692a      	ldr	r2, [r5, #16]
 8006c1c:	3202      	adds	r2, #2
 8006c1e:	0092      	lsls	r2, r2, #2
 8006c20:	f105 010c 	add.w	r1, r5, #12
 8006c24:	300c      	adds	r0, #12
 8006c26:	f000 ffaf 	bl	8007b88 <memcpy>
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	4631      	mov	r1, r6
 8006c2e:	4658      	mov	r0, fp
 8006c30:	f000 fc08 	bl	8007444 <__lshift>
 8006c34:	f10a 0301 	add.w	r3, sl, #1
 8006c38:	9307      	str	r3, [sp, #28]
 8006c3a:	9b00      	ldr	r3, [sp, #0]
 8006c3c:	4453      	add	r3, sl
 8006c3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c40:	9b02      	ldr	r3, [sp, #8]
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	462f      	mov	r7, r5
 8006c48:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c4a:	4605      	mov	r5, r0
 8006c4c:	9b07      	ldr	r3, [sp, #28]
 8006c4e:	4621      	mov	r1, r4
 8006c50:	3b01      	subs	r3, #1
 8006c52:	4648      	mov	r0, r9
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	f7ff fa9a 	bl	800618e <quorem>
 8006c5a:	4639      	mov	r1, r7
 8006c5c:	9002      	str	r0, [sp, #8]
 8006c5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006c62:	4648      	mov	r0, r9
 8006c64:	f000 fc5a 	bl	800751c <__mcmp>
 8006c68:	462a      	mov	r2, r5
 8006c6a:	9008      	str	r0, [sp, #32]
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	4658      	mov	r0, fp
 8006c70:	f000 fc70 	bl	8007554 <__mdiff>
 8006c74:	68c2      	ldr	r2, [r0, #12]
 8006c76:	4606      	mov	r6, r0
 8006c78:	bb02      	cbnz	r2, 8006cbc <_dtoa_r+0xa1c>
 8006c7a:	4601      	mov	r1, r0
 8006c7c:	4648      	mov	r0, r9
 8006c7e:	f000 fc4d 	bl	800751c <__mcmp>
 8006c82:	4602      	mov	r2, r0
 8006c84:	4631      	mov	r1, r6
 8006c86:	4658      	mov	r0, fp
 8006c88:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c8a:	f000 fa0d 	bl	80070a8 <_Bfree>
 8006c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c92:	9e07      	ldr	r6, [sp, #28]
 8006c94:	ea43 0102 	orr.w	r1, r3, r2
 8006c98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c9a:	4319      	orrs	r1, r3
 8006c9c:	d110      	bne.n	8006cc0 <_dtoa_r+0xa20>
 8006c9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ca2:	d029      	beq.n	8006cf8 <_dtoa_r+0xa58>
 8006ca4:	9b08      	ldr	r3, [sp, #32]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	dd02      	ble.n	8006cb0 <_dtoa_r+0xa10>
 8006caa:	9b02      	ldr	r3, [sp, #8]
 8006cac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006cb0:	9b00      	ldr	r3, [sp, #0]
 8006cb2:	f883 8000 	strb.w	r8, [r3]
 8006cb6:	e63f      	b.n	8006938 <_dtoa_r+0x698>
 8006cb8:	4628      	mov	r0, r5
 8006cba:	e7bb      	b.n	8006c34 <_dtoa_r+0x994>
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	e7e1      	b.n	8006c84 <_dtoa_r+0x9e4>
 8006cc0:	9b08      	ldr	r3, [sp, #32]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	db04      	blt.n	8006cd0 <_dtoa_r+0xa30>
 8006cc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cc8:	430b      	orrs	r3, r1
 8006cca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ccc:	430b      	orrs	r3, r1
 8006cce:	d120      	bne.n	8006d12 <_dtoa_r+0xa72>
 8006cd0:	2a00      	cmp	r2, #0
 8006cd2:	dded      	ble.n	8006cb0 <_dtoa_r+0xa10>
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	4658      	mov	r0, fp
 8006cda:	f000 fbb3 	bl	8007444 <__lshift>
 8006cde:	4621      	mov	r1, r4
 8006ce0:	4681      	mov	r9, r0
 8006ce2:	f000 fc1b 	bl	800751c <__mcmp>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	dc03      	bgt.n	8006cf2 <_dtoa_r+0xa52>
 8006cea:	d1e1      	bne.n	8006cb0 <_dtoa_r+0xa10>
 8006cec:	f018 0f01 	tst.w	r8, #1
 8006cf0:	d0de      	beq.n	8006cb0 <_dtoa_r+0xa10>
 8006cf2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006cf6:	d1d8      	bne.n	8006caa <_dtoa_r+0xa0a>
 8006cf8:	9a00      	ldr	r2, [sp, #0]
 8006cfa:	2339      	movs	r3, #57	@ 0x39
 8006cfc:	7013      	strb	r3, [r2, #0]
 8006cfe:	4633      	mov	r3, r6
 8006d00:	461e      	mov	r6, r3
 8006d02:	3b01      	subs	r3, #1
 8006d04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006d08:	2a39      	cmp	r2, #57	@ 0x39
 8006d0a:	d052      	beq.n	8006db2 <_dtoa_r+0xb12>
 8006d0c:	3201      	adds	r2, #1
 8006d0e:	701a      	strb	r2, [r3, #0]
 8006d10:	e612      	b.n	8006938 <_dtoa_r+0x698>
 8006d12:	2a00      	cmp	r2, #0
 8006d14:	dd07      	ble.n	8006d26 <_dtoa_r+0xa86>
 8006d16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006d1a:	d0ed      	beq.n	8006cf8 <_dtoa_r+0xa58>
 8006d1c:	9a00      	ldr	r2, [sp, #0]
 8006d1e:	f108 0301 	add.w	r3, r8, #1
 8006d22:	7013      	strb	r3, [r2, #0]
 8006d24:	e608      	b.n	8006938 <_dtoa_r+0x698>
 8006d26:	9b07      	ldr	r3, [sp, #28]
 8006d28:	9a07      	ldr	r2, [sp, #28]
 8006d2a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d028      	beq.n	8006d86 <_dtoa_r+0xae6>
 8006d34:	4649      	mov	r1, r9
 8006d36:	2300      	movs	r3, #0
 8006d38:	220a      	movs	r2, #10
 8006d3a:	4658      	mov	r0, fp
 8006d3c:	f000 f9d6 	bl	80070ec <__multadd>
 8006d40:	42af      	cmp	r7, r5
 8006d42:	4681      	mov	r9, r0
 8006d44:	f04f 0300 	mov.w	r3, #0
 8006d48:	f04f 020a 	mov.w	r2, #10
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	4658      	mov	r0, fp
 8006d50:	d107      	bne.n	8006d62 <_dtoa_r+0xac2>
 8006d52:	f000 f9cb 	bl	80070ec <__multadd>
 8006d56:	4607      	mov	r7, r0
 8006d58:	4605      	mov	r5, r0
 8006d5a:	9b07      	ldr	r3, [sp, #28]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	e774      	b.n	8006c4c <_dtoa_r+0x9ac>
 8006d62:	f000 f9c3 	bl	80070ec <__multadd>
 8006d66:	4629      	mov	r1, r5
 8006d68:	4607      	mov	r7, r0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	220a      	movs	r2, #10
 8006d6e:	4658      	mov	r0, fp
 8006d70:	f000 f9bc 	bl	80070ec <__multadd>
 8006d74:	4605      	mov	r5, r0
 8006d76:	e7f0      	b.n	8006d5a <_dtoa_r+0xaba>
 8006d78:	9b00      	ldr	r3, [sp, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	bfcc      	ite	gt
 8006d7e:	461e      	movgt	r6, r3
 8006d80:	2601      	movle	r6, #1
 8006d82:	4456      	add	r6, sl
 8006d84:	2700      	movs	r7, #0
 8006d86:	4649      	mov	r1, r9
 8006d88:	2201      	movs	r2, #1
 8006d8a:	4658      	mov	r0, fp
 8006d8c:	f000 fb5a 	bl	8007444 <__lshift>
 8006d90:	4621      	mov	r1, r4
 8006d92:	4681      	mov	r9, r0
 8006d94:	f000 fbc2 	bl	800751c <__mcmp>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	dcb0      	bgt.n	8006cfe <_dtoa_r+0xa5e>
 8006d9c:	d102      	bne.n	8006da4 <_dtoa_r+0xb04>
 8006d9e:	f018 0f01 	tst.w	r8, #1
 8006da2:	d1ac      	bne.n	8006cfe <_dtoa_r+0xa5e>
 8006da4:	4633      	mov	r3, r6
 8006da6:	461e      	mov	r6, r3
 8006da8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dac:	2a30      	cmp	r2, #48	@ 0x30
 8006dae:	d0fa      	beq.n	8006da6 <_dtoa_r+0xb06>
 8006db0:	e5c2      	b.n	8006938 <_dtoa_r+0x698>
 8006db2:	459a      	cmp	sl, r3
 8006db4:	d1a4      	bne.n	8006d00 <_dtoa_r+0xa60>
 8006db6:	9b04      	ldr	r3, [sp, #16]
 8006db8:	3301      	adds	r3, #1
 8006dba:	9304      	str	r3, [sp, #16]
 8006dbc:	2331      	movs	r3, #49	@ 0x31
 8006dbe:	f88a 3000 	strb.w	r3, [sl]
 8006dc2:	e5b9      	b.n	8006938 <_dtoa_r+0x698>
 8006dc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006dc6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006e24 <_dtoa_r+0xb84>
 8006dca:	b11b      	cbz	r3, 8006dd4 <_dtoa_r+0xb34>
 8006dcc:	f10a 0308 	add.w	r3, sl, #8
 8006dd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	4650      	mov	r0, sl
 8006dd6:	b019      	add	sp, #100	@ 0x64
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	f77f ae37 	ble.w	8006a52 <_dtoa_r+0x7b2>
 8006de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006de6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de8:	2001      	movs	r0, #1
 8006dea:	e655      	b.n	8006a98 <_dtoa_r+0x7f8>
 8006dec:	9b00      	ldr	r3, [sp, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	f77f aed6 	ble.w	8006ba0 <_dtoa_r+0x900>
 8006df4:	4656      	mov	r6, sl
 8006df6:	4621      	mov	r1, r4
 8006df8:	4648      	mov	r0, r9
 8006dfa:	f7ff f9c8 	bl	800618e <quorem>
 8006dfe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e02:	f806 8b01 	strb.w	r8, [r6], #1
 8006e06:	9b00      	ldr	r3, [sp, #0]
 8006e08:	eba6 020a 	sub.w	r2, r6, sl
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	ddb3      	ble.n	8006d78 <_dtoa_r+0xad8>
 8006e10:	4649      	mov	r1, r9
 8006e12:	2300      	movs	r3, #0
 8006e14:	220a      	movs	r2, #10
 8006e16:	4658      	mov	r0, fp
 8006e18:	f000 f968 	bl	80070ec <__multadd>
 8006e1c:	4681      	mov	r9, r0
 8006e1e:	e7ea      	b.n	8006df6 <_dtoa_r+0xb56>
 8006e20:	08008330 	.word	0x08008330
 8006e24:	080082b4 	.word	0x080082b4

08006e28 <_free_r>:
 8006e28:	b538      	push	{r3, r4, r5, lr}
 8006e2a:	4605      	mov	r5, r0
 8006e2c:	2900      	cmp	r1, #0
 8006e2e:	d041      	beq.n	8006eb4 <_free_r+0x8c>
 8006e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e34:	1f0c      	subs	r4, r1, #4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	bfb8      	it	lt
 8006e3a:	18e4      	addlt	r4, r4, r3
 8006e3c:	f000 f8e8 	bl	8007010 <__malloc_lock>
 8006e40:	4a1d      	ldr	r2, [pc, #116]	@ (8006eb8 <_free_r+0x90>)
 8006e42:	6813      	ldr	r3, [r2, #0]
 8006e44:	b933      	cbnz	r3, 8006e54 <_free_r+0x2c>
 8006e46:	6063      	str	r3, [r4, #4]
 8006e48:	6014      	str	r4, [r2, #0]
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e50:	f000 b8e4 	b.w	800701c <__malloc_unlock>
 8006e54:	42a3      	cmp	r3, r4
 8006e56:	d908      	bls.n	8006e6a <_free_r+0x42>
 8006e58:	6820      	ldr	r0, [r4, #0]
 8006e5a:	1821      	adds	r1, r4, r0
 8006e5c:	428b      	cmp	r3, r1
 8006e5e:	bf01      	itttt	eq
 8006e60:	6819      	ldreq	r1, [r3, #0]
 8006e62:	685b      	ldreq	r3, [r3, #4]
 8006e64:	1809      	addeq	r1, r1, r0
 8006e66:	6021      	streq	r1, [r4, #0]
 8006e68:	e7ed      	b.n	8006e46 <_free_r+0x1e>
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	b10b      	cbz	r3, 8006e74 <_free_r+0x4c>
 8006e70:	42a3      	cmp	r3, r4
 8006e72:	d9fa      	bls.n	8006e6a <_free_r+0x42>
 8006e74:	6811      	ldr	r1, [r2, #0]
 8006e76:	1850      	adds	r0, r2, r1
 8006e78:	42a0      	cmp	r0, r4
 8006e7a:	d10b      	bne.n	8006e94 <_free_r+0x6c>
 8006e7c:	6820      	ldr	r0, [r4, #0]
 8006e7e:	4401      	add	r1, r0
 8006e80:	1850      	adds	r0, r2, r1
 8006e82:	4283      	cmp	r3, r0
 8006e84:	6011      	str	r1, [r2, #0]
 8006e86:	d1e0      	bne.n	8006e4a <_free_r+0x22>
 8006e88:	6818      	ldr	r0, [r3, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	6053      	str	r3, [r2, #4]
 8006e8e:	4408      	add	r0, r1
 8006e90:	6010      	str	r0, [r2, #0]
 8006e92:	e7da      	b.n	8006e4a <_free_r+0x22>
 8006e94:	d902      	bls.n	8006e9c <_free_r+0x74>
 8006e96:	230c      	movs	r3, #12
 8006e98:	602b      	str	r3, [r5, #0]
 8006e9a:	e7d6      	b.n	8006e4a <_free_r+0x22>
 8006e9c:	6820      	ldr	r0, [r4, #0]
 8006e9e:	1821      	adds	r1, r4, r0
 8006ea0:	428b      	cmp	r3, r1
 8006ea2:	bf04      	itt	eq
 8006ea4:	6819      	ldreq	r1, [r3, #0]
 8006ea6:	685b      	ldreq	r3, [r3, #4]
 8006ea8:	6063      	str	r3, [r4, #4]
 8006eaa:	bf04      	itt	eq
 8006eac:	1809      	addeq	r1, r1, r0
 8006eae:	6021      	streq	r1, [r4, #0]
 8006eb0:	6054      	str	r4, [r2, #4]
 8006eb2:	e7ca      	b.n	8006e4a <_free_r+0x22>
 8006eb4:	bd38      	pop	{r3, r4, r5, pc}
 8006eb6:	bf00      	nop
 8006eb8:	20000b48 	.word	0x20000b48

08006ebc <malloc>:
 8006ebc:	4b02      	ldr	r3, [pc, #8]	@ (8006ec8 <malloc+0xc>)
 8006ebe:	4601      	mov	r1, r0
 8006ec0:	6818      	ldr	r0, [r3, #0]
 8006ec2:	f000 b825 	b.w	8006f10 <_malloc_r>
 8006ec6:	bf00      	nop
 8006ec8:	20000018 	.word	0x20000018

08006ecc <sbrk_aligned>:
 8006ecc:	b570      	push	{r4, r5, r6, lr}
 8006ece:	4e0f      	ldr	r6, [pc, #60]	@ (8006f0c <sbrk_aligned+0x40>)
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	6831      	ldr	r1, [r6, #0]
 8006ed4:	4605      	mov	r5, r0
 8006ed6:	b911      	cbnz	r1, 8006ede <sbrk_aligned+0x12>
 8006ed8:	f000 fe46 	bl	8007b68 <_sbrk_r>
 8006edc:	6030      	str	r0, [r6, #0]
 8006ede:	4621      	mov	r1, r4
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	f000 fe41 	bl	8007b68 <_sbrk_r>
 8006ee6:	1c43      	adds	r3, r0, #1
 8006ee8:	d103      	bne.n	8006ef2 <sbrk_aligned+0x26>
 8006eea:	f04f 34ff 	mov.w	r4, #4294967295
 8006eee:	4620      	mov	r0, r4
 8006ef0:	bd70      	pop	{r4, r5, r6, pc}
 8006ef2:	1cc4      	adds	r4, r0, #3
 8006ef4:	f024 0403 	bic.w	r4, r4, #3
 8006ef8:	42a0      	cmp	r0, r4
 8006efa:	d0f8      	beq.n	8006eee <sbrk_aligned+0x22>
 8006efc:	1a21      	subs	r1, r4, r0
 8006efe:	4628      	mov	r0, r5
 8006f00:	f000 fe32 	bl	8007b68 <_sbrk_r>
 8006f04:	3001      	adds	r0, #1
 8006f06:	d1f2      	bne.n	8006eee <sbrk_aligned+0x22>
 8006f08:	e7ef      	b.n	8006eea <sbrk_aligned+0x1e>
 8006f0a:	bf00      	nop
 8006f0c:	20000b44 	.word	0x20000b44

08006f10 <_malloc_r>:
 8006f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f14:	1ccd      	adds	r5, r1, #3
 8006f16:	f025 0503 	bic.w	r5, r5, #3
 8006f1a:	3508      	adds	r5, #8
 8006f1c:	2d0c      	cmp	r5, #12
 8006f1e:	bf38      	it	cc
 8006f20:	250c      	movcc	r5, #12
 8006f22:	2d00      	cmp	r5, #0
 8006f24:	4606      	mov	r6, r0
 8006f26:	db01      	blt.n	8006f2c <_malloc_r+0x1c>
 8006f28:	42a9      	cmp	r1, r5
 8006f2a:	d904      	bls.n	8006f36 <_malloc_r+0x26>
 8006f2c:	230c      	movs	r3, #12
 8006f2e:	6033      	str	r3, [r6, #0]
 8006f30:	2000      	movs	r0, #0
 8006f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800700c <_malloc_r+0xfc>
 8006f3a:	f000 f869 	bl	8007010 <__malloc_lock>
 8006f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f42:	461c      	mov	r4, r3
 8006f44:	bb44      	cbnz	r4, 8006f98 <_malloc_r+0x88>
 8006f46:	4629      	mov	r1, r5
 8006f48:	4630      	mov	r0, r6
 8006f4a:	f7ff ffbf 	bl	8006ecc <sbrk_aligned>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	4604      	mov	r4, r0
 8006f52:	d158      	bne.n	8007006 <_malloc_r+0xf6>
 8006f54:	f8d8 4000 	ldr.w	r4, [r8]
 8006f58:	4627      	mov	r7, r4
 8006f5a:	2f00      	cmp	r7, #0
 8006f5c:	d143      	bne.n	8006fe6 <_malloc_r+0xd6>
 8006f5e:	2c00      	cmp	r4, #0
 8006f60:	d04b      	beq.n	8006ffa <_malloc_r+0xea>
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	4639      	mov	r1, r7
 8006f66:	4630      	mov	r0, r6
 8006f68:	eb04 0903 	add.w	r9, r4, r3
 8006f6c:	f000 fdfc 	bl	8007b68 <_sbrk_r>
 8006f70:	4581      	cmp	r9, r0
 8006f72:	d142      	bne.n	8006ffa <_malloc_r+0xea>
 8006f74:	6821      	ldr	r1, [r4, #0]
 8006f76:	1a6d      	subs	r5, r5, r1
 8006f78:	4629      	mov	r1, r5
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	f7ff ffa6 	bl	8006ecc <sbrk_aligned>
 8006f80:	3001      	adds	r0, #1
 8006f82:	d03a      	beq.n	8006ffa <_malloc_r+0xea>
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	442b      	add	r3, r5
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f8e:	685a      	ldr	r2, [r3, #4]
 8006f90:	bb62      	cbnz	r2, 8006fec <_malloc_r+0xdc>
 8006f92:	f8c8 7000 	str.w	r7, [r8]
 8006f96:	e00f      	b.n	8006fb8 <_malloc_r+0xa8>
 8006f98:	6822      	ldr	r2, [r4, #0]
 8006f9a:	1b52      	subs	r2, r2, r5
 8006f9c:	d420      	bmi.n	8006fe0 <_malloc_r+0xd0>
 8006f9e:	2a0b      	cmp	r2, #11
 8006fa0:	d917      	bls.n	8006fd2 <_malloc_r+0xc2>
 8006fa2:	1961      	adds	r1, r4, r5
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	6025      	str	r5, [r4, #0]
 8006fa8:	bf18      	it	ne
 8006faa:	6059      	strne	r1, [r3, #4]
 8006fac:	6863      	ldr	r3, [r4, #4]
 8006fae:	bf08      	it	eq
 8006fb0:	f8c8 1000 	streq.w	r1, [r8]
 8006fb4:	5162      	str	r2, [r4, r5]
 8006fb6:	604b      	str	r3, [r1, #4]
 8006fb8:	4630      	mov	r0, r6
 8006fba:	f000 f82f 	bl	800701c <__malloc_unlock>
 8006fbe:	f104 000b 	add.w	r0, r4, #11
 8006fc2:	1d23      	adds	r3, r4, #4
 8006fc4:	f020 0007 	bic.w	r0, r0, #7
 8006fc8:	1ac2      	subs	r2, r0, r3
 8006fca:	bf1c      	itt	ne
 8006fcc:	1a1b      	subne	r3, r3, r0
 8006fce:	50a3      	strne	r3, [r4, r2]
 8006fd0:	e7af      	b.n	8006f32 <_malloc_r+0x22>
 8006fd2:	6862      	ldr	r2, [r4, #4]
 8006fd4:	42a3      	cmp	r3, r4
 8006fd6:	bf0c      	ite	eq
 8006fd8:	f8c8 2000 	streq.w	r2, [r8]
 8006fdc:	605a      	strne	r2, [r3, #4]
 8006fde:	e7eb      	b.n	8006fb8 <_malloc_r+0xa8>
 8006fe0:	4623      	mov	r3, r4
 8006fe2:	6864      	ldr	r4, [r4, #4]
 8006fe4:	e7ae      	b.n	8006f44 <_malloc_r+0x34>
 8006fe6:	463c      	mov	r4, r7
 8006fe8:	687f      	ldr	r7, [r7, #4]
 8006fea:	e7b6      	b.n	8006f5a <_malloc_r+0x4a>
 8006fec:	461a      	mov	r2, r3
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	42a3      	cmp	r3, r4
 8006ff2:	d1fb      	bne.n	8006fec <_malloc_r+0xdc>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	6053      	str	r3, [r2, #4]
 8006ff8:	e7de      	b.n	8006fb8 <_malloc_r+0xa8>
 8006ffa:	230c      	movs	r3, #12
 8006ffc:	6033      	str	r3, [r6, #0]
 8006ffe:	4630      	mov	r0, r6
 8007000:	f000 f80c 	bl	800701c <__malloc_unlock>
 8007004:	e794      	b.n	8006f30 <_malloc_r+0x20>
 8007006:	6005      	str	r5, [r0, #0]
 8007008:	e7d6      	b.n	8006fb8 <_malloc_r+0xa8>
 800700a:	bf00      	nop
 800700c:	20000b48 	.word	0x20000b48

08007010 <__malloc_lock>:
 8007010:	4801      	ldr	r0, [pc, #4]	@ (8007018 <__malloc_lock+0x8>)
 8007012:	f7ff b8ba 	b.w	800618a <__retarget_lock_acquire_recursive>
 8007016:	bf00      	nop
 8007018:	20000b40 	.word	0x20000b40

0800701c <__malloc_unlock>:
 800701c:	4801      	ldr	r0, [pc, #4]	@ (8007024 <__malloc_unlock+0x8>)
 800701e:	f7ff b8b5 	b.w	800618c <__retarget_lock_release_recursive>
 8007022:	bf00      	nop
 8007024:	20000b40 	.word	0x20000b40

08007028 <_Balloc>:
 8007028:	b570      	push	{r4, r5, r6, lr}
 800702a:	69c6      	ldr	r6, [r0, #28]
 800702c:	4604      	mov	r4, r0
 800702e:	460d      	mov	r5, r1
 8007030:	b976      	cbnz	r6, 8007050 <_Balloc+0x28>
 8007032:	2010      	movs	r0, #16
 8007034:	f7ff ff42 	bl	8006ebc <malloc>
 8007038:	4602      	mov	r2, r0
 800703a:	61e0      	str	r0, [r4, #28]
 800703c:	b920      	cbnz	r0, 8007048 <_Balloc+0x20>
 800703e:	4b18      	ldr	r3, [pc, #96]	@ (80070a0 <_Balloc+0x78>)
 8007040:	4818      	ldr	r0, [pc, #96]	@ (80070a4 <_Balloc+0x7c>)
 8007042:	216b      	movs	r1, #107	@ 0x6b
 8007044:	f000 fdae 	bl	8007ba4 <__assert_func>
 8007048:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800704c:	6006      	str	r6, [r0, #0]
 800704e:	60c6      	str	r6, [r0, #12]
 8007050:	69e6      	ldr	r6, [r4, #28]
 8007052:	68f3      	ldr	r3, [r6, #12]
 8007054:	b183      	cbz	r3, 8007078 <_Balloc+0x50>
 8007056:	69e3      	ldr	r3, [r4, #28]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800705e:	b9b8      	cbnz	r0, 8007090 <_Balloc+0x68>
 8007060:	2101      	movs	r1, #1
 8007062:	fa01 f605 	lsl.w	r6, r1, r5
 8007066:	1d72      	adds	r2, r6, #5
 8007068:	0092      	lsls	r2, r2, #2
 800706a:	4620      	mov	r0, r4
 800706c:	f000 fdb8 	bl	8007be0 <_calloc_r>
 8007070:	b160      	cbz	r0, 800708c <_Balloc+0x64>
 8007072:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007076:	e00e      	b.n	8007096 <_Balloc+0x6e>
 8007078:	2221      	movs	r2, #33	@ 0x21
 800707a:	2104      	movs	r1, #4
 800707c:	4620      	mov	r0, r4
 800707e:	f000 fdaf 	bl	8007be0 <_calloc_r>
 8007082:	69e3      	ldr	r3, [r4, #28]
 8007084:	60f0      	str	r0, [r6, #12]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1e4      	bne.n	8007056 <_Balloc+0x2e>
 800708c:	2000      	movs	r0, #0
 800708e:	bd70      	pop	{r4, r5, r6, pc}
 8007090:	6802      	ldr	r2, [r0, #0]
 8007092:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007096:	2300      	movs	r3, #0
 8007098:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800709c:	e7f7      	b.n	800708e <_Balloc+0x66>
 800709e:	bf00      	nop
 80070a0:	080082c1 	.word	0x080082c1
 80070a4:	08008341 	.word	0x08008341

080070a8 <_Bfree>:
 80070a8:	b570      	push	{r4, r5, r6, lr}
 80070aa:	69c6      	ldr	r6, [r0, #28]
 80070ac:	4605      	mov	r5, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	b976      	cbnz	r6, 80070d0 <_Bfree+0x28>
 80070b2:	2010      	movs	r0, #16
 80070b4:	f7ff ff02 	bl	8006ebc <malloc>
 80070b8:	4602      	mov	r2, r0
 80070ba:	61e8      	str	r0, [r5, #28]
 80070bc:	b920      	cbnz	r0, 80070c8 <_Bfree+0x20>
 80070be:	4b09      	ldr	r3, [pc, #36]	@ (80070e4 <_Bfree+0x3c>)
 80070c0:	4809      	ldr	r0, [pc, #36]	@ (80070e8 <_Bfree+0x40>)
 80070c2:	218f      	movs	r1, #143	@ 0x8f
 80070c4:	f000 fd6e 	bl	8007ba4 <__assert_func>
 80070c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070cc:	6006      	str	r6, [r0, #0]
 80070ce:	60c6      	str	r6, [r0, #12]
 80070d0:	b13c      	cbz	r4, 80070e2 <_Bfree+0x3a>
 80070d2:	69eb      	ldr	r3, [r5, #28]
 80070d4:	6862      	ldr	r2, [r4, #4]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070dc:	6021      	str	r1, [r4, #0]
 80070de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80070e2:	bd70      	pop	{r4, r5, r6, pc}
 80070e4:	080082c1 	.word	0x080082c1
 80070e8:	08008341 	.word	0x08008341

080070ec <__multadd>:
 80070ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070f0:	690d      	ldr	r5, [r1, #16]
 80070f2:	4607      	mov	r7, r0
 80070f4:	460c      	mov	r4, r1
 80070f6:	461e      	mov	r6, r3
 80070f8:	f101 0c14 	add.w	ip, r1, #20
 80070fc:	2000      	movs	r0, #0
 80070fe:	f8dc 3000 	ldr.w	r3, [ip]
 8007102:	b299      	uxth	r1, r3
 8007104:	fb02 6101 	mla	r1, r2, r1, r6
 8007108:	0c1e      	lsrs	r6, r3, #16
 800710a:	0c0b      	lsrs	r3, r1, #16
 800710c:	fb02 3306 	mla	r3, r2, r6, r3
 8007110:	b289      	uxth	r1, r1
 8007112:	3001      	adds	r0, #1
 8007114:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007118:	4285      	cmp	r5, r0
 800711a:	f84c 1b04 	str.w	r1, [ip], #4
 800711e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007122:	dcec      	bgt.n	80070fe <__multadd+0x12>
 8007124:	b30e      	cbz	r6, 800716a <__multadd+0x7e>
 8007126:	68a3      	ldr	r3, [r4, #8]
 8007128:	42ab      	cmp	r3, r5
 800712a:	dc19      	bgt.n	8007160 <__multadd+0x74>
 800712c:	6861      	ldr	r1, [r4, #4]
 800712e:	4638      	mov	r0, r7
 8007130:	3101      	adds	r1, #1
 8007132:	f7ff ff79 	bl	8007028 <_Balloc>
 8007136:	4680      	mov	r8, r0
 8007138:	b928      	cbnz	r0, 8007146 <__multadd+0x5a>
 800713a:	4602      	mov	r2, r0
 800713c:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <__multadd+0x84>)
 800713e:	480d      	ldr	r0, [pc, #52]	@ (8007174 <__multadd+0x88>)
 8007140:	21ba      	movs	r1, #186	@ 0xba
 8007142:	f000 fd2f 	bl	8007ba4 <__assert_func>
 8007146:	6922      	ldr	r2, [r4, #16]
 8007148:	3202      	adds	r2, #2
 800714a:	f104 010c 	add.w	r1, r4, #12
 800714e:	0092      	lsls	r2, r2, #2
 8007150:	300c      	adds	r0, #12
 8007152:	f000 fd19 	bl	8007b88 <memcpy>
 8007156:	4621      	mov	r1, r4
 8007158:	4638      	mov	r0, r7
 800715a:	f7ff ffa5 	bl	80070a8 <_Bfree>
 800715e:	4644      	mov	r4, r8
 8007160:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007164:	3501      	adds	r5, #1
 8007166:	615e      	str	r6, [r3, #20]
 8007168:	6125      	str	r5, [r4, #16]
 800716a:	4620      	mov	r0, r4
 800716c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007170:	08008330 	.word	0x08008330
 8007174:	08008341 	.word	0x08008341

08007178 <__hi0bits>:
 8007178:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800717c:	4603      	mov	r3, r0
 800717e:	bf36      	itet	cc
 8007180:	0403      	lslcc	r3, r0, #16
 8007182:	2000      	movcs	r0, #0
 8007184:	2010      	movcc	r0, #16
 8007186:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800718a:	bf3c      	itt	cc
 800718c:	021b      	lslcc	r3, r3, #8
 800718e:	3008      	addcc	r0, #8
 8007190:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007194:	bf3c      	itt	cc
 8007196:	011b      	lslcc	r3, r3, #4
 8007198:	3004      	addcc	r0, #4
 800719a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800719e:	bf3c      	itt	cc
 80071a0:	009b      	lslcc	r3, r3, #2
 80071a2:	3002      	addcc	r0, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	db05      	blt.n	80071b4 <__hi0bits+0x3c>
 80071a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80071ac:	f100 0001 	add.w	r0, r0, #1
 80071b0:	bf08      	it	eq
 80071b2:	2020      	moveq	r0, #32
 80071b4:	4770      	bx	lr

080071b6 <__lo0bits>:
 80071b6:	6803      	ldr	r3, [r0, #0]
 80071b8:	4602      	mov	r2, r0
 80071ba:	f013 0007 	ands.w	r0, r3, #7
 80071be:	d00b      	beq.n	80071d8 <__lo0bits+0x22>
 80071c0:	07d9      	lsls	r1, r3, #31
 80071c2:	d421      	bmi.n	8007208 <__lo0bits+0x52>
 80071c4:	0798      	lsls	r0, r3, #30
 80071c6:	bf49      	itett	mi
 80071c8:	085b      	lsrmi	r3, r3, #1
 80071ca:	089b      	lsrpl	r3, r3, #2
 80071cc:	2001      	movmi	r0, #1
 80071ce:	6013      	strmi	r3, [r2, #0]
 80071d0:	bf5c      	itt	pl
 80071d2:	6013      	strpl	r3, [r2, #0]
 80071d4:	2002      	movpl	r0, #2
 80071d6:	4770      	bx	lr
 80071d8:	b299      	uxth	r1, r3
 80071da:	b909      	cbnz	r1, 80071e0 <__lo0bits+0x2a>
 80071dc:	0c1b      	lsrs	r3, r3, #16
 80071de:	2010      	movs	r0, #16
 80071e0:	b2d9      	uxtb	r1, r3
 80071e2:	b909      	cbnz	r1, 80071e8 <__lo0bits+0x32>
 80071e4:	3008      	adds	r0, #8
 80071e6:	0a1b      	lsrs	r3, r3, #8
 80071e8:	0719      	lsls	r1, r3, #28
 80071ea:	bf04      	itt	eq
 80071ec:	091b      	lsreq	r3, r3, #4
 80071ee:	3004      	addeq	r0, #4
 80071f0:	0799      	lsls	r1, r3, #30
 80071f2:	bf04      	itt	eq
 80071f4:	089b      	lsreq	r3, r3, #2
 80071f6:	3002      	addeq	r0, #2
 80071f8:	07d9      	lsls	r1, r3, #31
 80071fa:	d403      	bmi.n	8007204 <__lo0bits+0x4e>
 80071fc:	085b      	lsrs	r3, r3, #1
 80071fe:	f100 0001 	add.w	r0, r0, #1
 8007202:	d003      	beq.n	800720c <__lo0bits+0x56>
 8007204:	6013      	str	r3, [r2, #0]
 8007206:	4770      	bx	lr
 8007208:	2000      	movs	r0, #0
 800720a:	4770      	bx	lr
 800720c:	2020      	movs	r0, #32
 800720e:	4770      	bx	lr

08007210 <__i2b>:
 8007210:	b510      	push	{r4, lr}
 8007212:	460c      	mov	r4, r1
 8007214:	2101      	movs	r1, #1
 8007216:	f7ff ff07 	bl	8007028 <_Balloc>
 800721a:	4602      	mov	r2, r0
 800721c:	b928      	cbnz	r0, 800722a <__i2b+0x1a>
 800721e:	4b05      	ldr	r3, [pc, #20]	@ (8007234 <__i2b+0x24>)
 8007220:	4805      	ldr	r0, [pc, #20]	@ (8007238 <__i2b+0x28>)
 8007222:	f240 1145 	movw	r1, #325	@ 0x145
 8007226:	f000 fcbd 	bl	8007ba4 <__assert_func>
 800722a:	2301      	movs	r3, #1
 800722c:	6144      	str	r4, [r0, #20]
 800722e:	6103      	str	r3, [r0, #16]
 8007230:	bd10      	pop	{r4, pc}
 8007232:	bf00      	nop
 8007234:	08008330 	.word	0x08008330
 8007238:	08008341 	.word	0x08008341

0800723c <__multiply>:
 800723c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007240:	4614      	mov	r4, r2
 8007242:	690a      	ldr	r2, [r1, #16]
 8007244:	6923      	ldr	r3, [r4, #16]
 8007246:	429a      	cmp	r2, r3
 8007248:	bfa8      	it	ge
 800724a:	4623      	movge	r3, r4
 800724c:	460f      	mov	r7, r1
 800724e:	bfa4      	itt	ge
 8007250:	460c      	movge	r4, r1
 8007252:	461f      	movge	r7, r3
 8007254:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007258:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800725c:	68a3      	ldr	r3, [r4, #8]
 800725e:	6861      	ldr	r1, [r4, #4]
 8007260:	eb0a 0609 	add.w	r6, sl, r9
 8007264:	42b3      	cmp	r3, r6
 8007266:	b085      	sub	sp, #20
 8007268:	bfb8      	it	lt
 800726a:	3101      	addlt	r1, #1
 800726c:	f7ff fedc 	bl	8007028 <_Balloc>
 8007270:	b930      	cbnz	r0, 8007280 <__multiply+0x44>
 8007272:	4602      	mov	r2, r0
 8007274:	4b44      	ldr	r3, [pc, #272]	@ (8007388 <__multiply+0x14c>)
 8007276:	4845      	ldr	r0, [pc, #276]	@ (800738c <__multiply+0x150>)
 8007278:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800727c:	f000 fc92 	bl	8007ba4 <__assert_func>
 8007280:	f100 0514 	add.w	r5, r0, #20
 8007284:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007288:	462b      	mov	r3, r5
 800728a:	2200      	movs	r2, #0
 800728c:	4543      	cmp	r3, r8
 800728e:	d321      	bcc.n	80072d4 <__multiply+0x98>
 8007290:	f107 0114 	add.w	r1, r7, #20
 8007294:	f104 0214 	add.w	r2, r4, #20
 8007298:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800729c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80072a0:	9302      	str	r3, [sp, #8]
 80072a2:	1b13      	subs	r3, r2, r4
 80072a4:	3b15      	subs	r3, #21
 80072a6:	f023 0303 	bic.w	r3, r3, #3
 80072aa:	3304      	adds	r3, #4
 80072ac:	f104 0715 	add.w	r7, r4, #21
 80072b0:	42ba      	cmp	r2, r7
 80072b2:	bf38      	it	cc
 80072b4:	2304      	movcc	r3, #4
 80072b6:	9301      	str	r3, [sp, #4]
 80072b8:	9b02      	ldr	r3, [sp, #8]
 80072ba:	9103      	str	r1, [sp, #12]
 80072bc:	428b      	cmp	r3, r1
 80072be:	d80c      	bhi.n	80072da <__multiply+0x9e>
 80072c0:	2e00      	cmp	r6, #0
 80072c2:	dd03      	ble.n	80072cc <__multiply+0x90>
 80072c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d05b      	beq.n	8007384 <__multiply+0x148>
 80072cc:	6106      	str	r6, [r0, #16]
 80072ce:	b005      	add	sp, #20
 80072d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d4:	f843 2b04 	str.w	r2, [r3], #4
 80072d8:	e7d8      	b.n	800728c <__multiply+0x50>
 80072da:	f8b1 a000 	ldrh.w	sl, [r1]
 80072de:	f1ba 0f00 	cmp.w	sl, #0
 80072e2:	d024      	beq.n	800732e <__multiply+0xf2>
 80072e4:	f104 0e14 	add.w	lr, r4, #20
 80072e8:	46a9      	mov	r9, r5
 80072ea:	f04f 0c00 	mov.w	ip, #0
 80072ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 80072f2:	f8d9 3000 	ldr.w	r3, [r9]
 80072f6:	fa1f fb87 	uxth.w	fp, r7
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8007300:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007304:	f8d9 7000 	ldr.w	r7, [r9]
 8007308:	4463      	add	r3, ip
 800730a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800730e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007312:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007316:	b29b      	uxth	r3, r3
 8007318:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800731c:	4572      	cmp	r2, lr
 800731e:	f849 3b04 	str.w	r3, [r9], #4
 8007322:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007326:	d8e2      	bhi.n	80072ee <__multiply+0xb2>
 8007328:	9b01      	ldr	r3, [sp, #4]
 800732a:	f845 c003 	str.w	ip, [r5, r3]
 800732e:	9b03      	ldr	r3, [sp, #12]
 8007330:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007334:	3104      	adds	r1, #4
 8007336:	f1b9 0f00 	cmp.w	r9, #0
 800733a:	d021      	beq.n	8007380 <__multiply+0x144>
 800733c:	682b      	ldr	r3, [r5, #0]
 800733e:	f104 0c14 	add.w	ip, r4, #20
 8007342:	46ae      	mov	lr, r5
 8007344:	f04f 0a00 	mov.w	sl, #0
 8007348:	f8bc b000 	ldrh.w	fp, [ip]
 800734c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007350:	fb09 770b 	mla	r7, r9, fp, r7
 8007354:	4457      	add	r7, sl
 8007356:	b29b      	uxth	r3, r3
 8007358:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800735c:	f84e 3b04 	str.w	r3, [lr], #4
 8007360:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007364:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007368:	f8be 3000 	ldrh.w	r3, [lr]
 800736c:	fb09 330a 	mla	r3, r9, sl, r3
 8007370:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007374:	4562      	cmp	r2, ip
 8007376:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800737a:	d8e5      	bhi.n	8007348 <__multiply+0x10c>
 800737c:	9f01      	ldr	r7, [sp, #4]
 800737e:	51eb      	str	r3, [r5, r7]
 8007380:	3504      	adds	r5, #4
 8007382:	e799      	b.n	80072b8 <__multiply+0x7c>
 8007384:	3e01      	subs	r6, #1
 8007386:	e79b      	b.n	80072c0 <__multiply+0x84>
 8007388:	08008330 	.word	0x08008330
 800738c:	08008341 	.word	0x08008341

08007390 <__pow5mult>:
 8007390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007394:	4615      	mov	r5, r2
 8007396:	f012 0203 	ands.w	r2, r2, #3
 800739a:	4607      	mov	r7, r0
 800739c:	460e      	mov	r6, r1
 800739e:	d007      	beq.n	80073b0 <__pow5mult+0x20>
 80073a0:	4c25      	ldr	r4, [pc, #148]	@ (8007438 <__pow5mult+0xa8>)
 80073a2:	3a01      	subs	r2, #1
 80073a4:	2300      	movs	r3, #0
 80073a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073aa:	f7ff fe9f 	bl	80070ec <__multadd>
 80073ae:	4606      	mov	r6, r0
 80073b0:	10ad      	asrs	r5, r5, #2
 80073b2:	d03d      	beq.n	8007430 <__pow5mult+0xa0>
 80073b4:	69fc      	ldr	r4, [r7, #28]
 80073b6:	b97c      	cbnz	r4, 80073d8 <__pow5mult+0x48>
 80073b8:	2010      	movs	r0, #16
 80073ba:	f7ff fd7f 	bl	8006ebc <malloc>
 80073be:	4602      	mov	r2, r0
 80073c0:	61f8      	str	r0, [r7, #28]
 80073c2:	b928      	cbnz	r0, 80073d0 <__pow5mult+0x40>
 80073c4:	4b1d      	ldr	r3, [pc, #116]	@ (800743c <__pow5mult+0xac>)
 80073c6:	481e      	ldr	r0, [pc, #120]	@ (8007440 <__pow5mult+0xb0>)
 80073c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80073cc:	f000 fbea 	bl	8007ba4 <__assert_func>
 80073d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073d4:	6004      	str	r4, [r0, #0]
 80073d6:	60c4      	str	r4, [r0, #12]
 80073d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80073dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073e0:	b94c      	cbnz	r4, 80073f6 <__pow5mult+0x66>
 80073e2:	f240 2171 	movw	r1, #625	@ 0x271
 80073e6:	4638      	mov	r0, r7
 80073e8:	f7ff ff12 	bl	8007210 <__i2b>
 80073ec:	2300      	movs	r3, #0
 80073ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80073f2:	4604      	mov	r4, r0
 80073f4:	6003      	str	r3, [r0, #0]
 80073f6:	f04f 0900 	mov.w	r9, #0
 80073fa:	07eb      	lsls	r3, r5, #31
 80073fc:	d50a      	bpl.n	8007414 <__pow5mult+0x84>
 80073fe:	4631      	mov	r1, r6
 8007400:	4622      	mov	r2, r4
 8007402:	4638      	mov	r0, r7
 8007404:	f7ff ff1a 	bl	800723c <__multiply>
 8007408:	4631      	mov	r1, r6
 800740a:	4680      	mov	r8, r0
 800740c:	4638      	mov	r0, r7
 800740e:	f7ff fe4b 	bl	80070a8 <_Bfree>
 8007412:	4646      	mov	r6, r8
 8007414:	106d      	asrs	r5, r5, #1
 8007416:	d00b      	beq.n	8007430 <__pow5mult+0xa0>
 8007418:	6820      	ldr	r0, [r4, #0]
 800741a:	b938      	cbnz	r0, 800742c <__pow5mult+0x9c>
 800741c:	4622      	mov	r2, r4
 800741e:	4621      	mov	r1, r4
 8007420:	4638      	mov	r0, r7
 8007422:	f7ff ff0b 	bl	800723c <__multiply>
 8007426:	6020      	str	r0, [r4, #0]
 8007428:	f8c0 9000 	str.w	r9, [r0]
 800742c:	4604      	mov	r4, r0
 800742e:	e7e4      	b.n	80073fa <__pow5mult+0x6a>
 8007430:	4630      	mov	r0, r6
 8007432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007436:	bf00      	nop
 8007438:	0800839c 	.word	0x0800839c
 800743c:	080082c1 	.word	0x080082c1
 8007440:	08008341 	.word	0x08008341

08007444 <__lshift>:
 8007444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007448:	460c      	mov	r4, r1
 800744a:	6849      	ldr	r1, [r1, #4]
 800744c:	6923      	ldr	r3, [r4, #16]
 800744e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007452:	68a3      	ldr	r3, [r4, #8]
 8007454:	4607      	mov	r7, r0
 8007456:	4691      	mov	r9, r2
 8007458:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800745c:	f108 0601 	add.w	r6, r8, #1
 8007460:	42b3      	cmp	r3, r6
 8007462:	db0b      	blt.n	800747c <__lshift+0x38>
 8007464:	4638      	mov	r0, r7
 8007466:	f7ff fddf 	bl	8007028 <_Balloc>
 800746a:	4605      	mov	r5, r0
 800746c:	b948      	cbnz	r0, 8007482 <__lshift+0x3e>
 800746e:	4602      	mov	r2, r0
 8007470:	4b28      	ldr	r3, [pc, #160]	@ (8007514 <__lshift+0xd0>)
 8007472:	4829      	ldr	r0, [pc, #164]	@ (8007518 <__lshift+0xd4>)
 8007474:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007478:	f000 fb94 	bl	8007ba4 <__assert_func>
 800747c:	3101      	adds	r1, #1
 800747e:	005b      	lsls	r3, r3, #1
 8007480:	e7ee      	b.n	8007460 <__lshift+0x1c>
 8007482:	2300      	movs	r3, #0
 8007484:	f100 0114 	add.w	r1, r0, #20
 8007488:	f100 0210 	add.w	r2, r0, #16
 800748c:	4618      	mov	r0, r3
 800748e:	4553      	cmp	r3, sl
 8007490:	db33      	blt.n	80074fa <__lshift+0xb6>
 8007492:	6920      	ldr	r0, [r4, #16]
 8007494:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007498:	f104 0314 	add.w	r3, r4, #20
 800749c:	f019 091f 	ands.w	r9, r9, #31
 80074a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80074a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80074a8:	d02b      	beq.n	8007502 <__lshift+0xbe>
 80074aa:	f1c9 0e20 	rsb	lr, r9, #32
 80074ae:	468a      	mov	sl, r1
 80074b0:	2200      	movs	r2, #0
 80074b2:	6818      	ldr	r0, [r3, #0]
 80074b4:	fa00 f009 	lsl.w	r0, r0, r9
 80074b8:	4310      	orrs	r0, r2
 80074ba:	f84a 0b04 	str.w	r0, [sl], #4
 80074be:	f853 2b04 	ldr.w	r2, [r3], #4
 80074c2:	459c      	cmp	ip, r3
 80074c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80074c8:	d8f3      	bhi.n	80074b2 <__lshift+0x6e>
 80074ca:	ebac 0304 	sub.w	r3, ip, r4
 80074ce:	3b15      	subs	r3, #21
 80074d0:	f023 0303 	bic.w	r3, r3, #3
 80074d4:	3304      	adds	r3, #4
 80074d6:	f104 0015 	add.w	r0, r4, #21
 80074da:	4584      	cmp	ip, r0
 80074dc:	bf38      	it	cc
 80074de:	2304      	movcc	r3, #4
 80074e0:	50ca      	str	r2, [r1, r3]
 80074e2:	b10a      	cbz	r2, 80074e8 <__lshift+0xa4>
 80074e4:	f108 0602 	add.w	r6, r8, #2
 80074e8:	3e01      	subs	r6, #1
 80074ea:	4638      	mov	r0, r7
 80074ec:	612e      	str	r6, [r5, #16]
 80074ee:	4621      	mov	r1, r4
 80074f0:	f7ff fdda 	bl	80070a8 <_Bfree>
 80074f4:	4628      	mov	r0, r5
 80074f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80074fe:	3301      	adds	r3, #1
 8007500:	e7c5      	b.n	800748e <__lshift+0x4a>
 8007502:	3904      	subs	r1, #4
 8007504:	f853 2b04 	ldr.w	r2, [r3], #4
 8007508:	f841 2f04 	str.w	r2, [r1, #4]!
 800750c:	459c      	cmp	ip, r3
 800750e:	d8f9      	bhi.n	8007504 <__lshift+0xc0>
 8007510:	e7ea      	b.n	80074e8 <__lshift+0xa4>
 8007512:	bf00      	nop
 8007514:	08008330 	.word	0x08008330
 8007518:	08008341 	.word	0x08008341

0800751c <__mcmp>:
 800751c:	690a      	ldr	r2, [r1, #16]
 800751e:	4603      	mov	r3, r0
 8007520:	6900      	ldr	r0, [r0, #16]
 8007522:	1a80      	subs	r0, r0, r2
 8007524:	b530      	push	{r4, r5, lr}
 8007526:	d10e      	bne.n	8007546 <__mcmp+0x2a>
 8007528:	3314      	adds	r3, #20
 800752a:	3114      	adds	r1, #20
 800752c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007530:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007534:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007538:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800753c:	4295      	cmp	r5, r2
 800753e:	d003      	beq.n	8007548 <__mcmp+0x2c>
 8007540:	d205      	bcs.n	800754e <__mcmp+0x32>
 8007542:	f04f 30ff 	mov.w	r0, #4294967295
 8007546:	bd30      	pop	{r4, r5, pc}
 8007548:	42a3      	cmp	r3, r4
 800754a:	d3f3      	bcc.n	8007534 <__mcmp+0x18>
 800754c:	e7fb      	b.n	8007546 <__mcmp+0x2a>
 800754e:	2001      	movs	r0, #1
 8007550:	e7f9      	b.n	8007546 <__mcmp+0x2a>
	...

08007554 <__mdiff>:
 8007554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007558:	4689      	mov	r9, r1
 800755a:	4606      	mov	r6, r0
 800755c:	4611      	mov	r1, r2
 800755e:	4648      	mov	r0, r9
 8007560:	4614      	mov	r4, r2
 8007562:	f7ff ffdb 	bl	800751c <__mcmp>
 8007566:	1e05      	subs	r5, r0, #0
 8007568:	d112      	bne.n	8007590 <__mdiff+0x3c>
 800756a:	4629      	mov	r1, r5
 800756c:	4630      	mov	r0, r6
 800756e:	f7ff fd5b 	bl	8007028 <_Balloc>
 8007572:	4602      	mov	r2, r0
 8007574:	b928      	cbnz	r0, 8007582 <__mdiff+0x2e>
 8007576:	4b3f      	ldr	r3, [pc, #252]	@ (8007674 <__mdiff+0x120>)
 8007578:	f240 2137 	movw	r1, #567	@ 0x237
 800757c:	483e      	ldr	r0, [pc, #248]	@ (8007678 <__mdiff+0x124>)
 800757e:	f000 fb11 	bl	8007ba4 <__assert_func>
 8007582:	2301      	movs	r3, #1
 8007584:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007588:	4610      	mov	r0, r2
 800758a:	b003      	add	sp, #12
 800758c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007590:	bfbc      	itt	lt
 8007592:	464b      	movlt	r3, r9
 8007594:	46a1      	movlt	r9, r4
 8007596:	4630      	mov	r0, r6
 8007598:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800759c:	bfba      	itte	lt
 800759e:	461c      	movlt	r4, r3
 80075a0:	2501      	movlt	r5, #1
 80075a2:	2500      	movge	r5, #0
 80075a4:	f7ff fd40 	bl	8007028 <_Balloc>
 80075a8:	4602      	mov	r2, r0
 80075aa:	b918      	cbnz	r0, 80075b4 <__mdiff+0x60>
 80075ac:	4b31      	ldr	r3, [pc, #196]	@ (8007674 <__mdiff+0x120>)
 80075ae:	f240 2145 	movw	r1, #581	@ 0x245
 80075b2:	e7e3      	b.n	800757c <__mdiff+0x28>
 80075b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80075b8:	6926      	ldr	r6, [r4, #16]
 80075ba:	60c5      	str	r5, [r0, #12]
 80075bc:	f109 0310 	add.w	r3, r9, #16
 80075c0:	f109 0514 	add.w	r5, r9, #20
 80075c4:	f104 0e14 	add.w	lr, r4, #20
 80075c8:	f100 0b14 	add.w	fp, r0, #20
 80075cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80075d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	46d9      	mov	r9, fp
 80075d8:	f04f 0c00 	mov.w	ip, #0
 80075dc:	9b01      	ldr	r3, [sp, #4]
 80075de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80075e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80075e6:	9301      	str	r3, [sp, #4]
 80075e8:	fa1f f38a 	uxth.w	r3, sl
 80075ec:	4619      	mov	r1, r3
 80075ee:	b283      	uxth	r3, r0
 80075f0:	1acb      	subs	r3, r1, r3
 80075f2:	0c00      	lsrs	r0, r0, #16
 80075f4:	4463      	add	r3, ip
 80075f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80075fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80075fe:	b29b      	uxth	r3, r3
 8007600:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007604:	4576      	cmp	r6, lr
 8007606:	f849 3b04 	str.w	r3, [r9], #4
 800760a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800760e:	d8e5      	bhi.n	80075dc <__mdiff+0x88>
 8007610:	1b33      	subs	r3, r6, r4
 8007612:	3b15      	subs	r3, #21
 8007614:	f023 0303 	bic.w	r3, r3, #3
 8007618:	3415      	adds	r4, #21
 800761a:	3304      	adds	r3, #4
 800761c:	42a6      	cmp	r6, r4
 800761e:	bf38      	it	cc
 8007620:	2304      	movcc	r3, #4
 8007622:	441d      	add	r5, r3
 8007624:	445b      	add	r3, fp
 8007626:	461e      	mov	r6, r3
 8007628:	462c      	mov	r4, r5
 800762a:	4544      	cmp	r4, r8
 800762c:	d30e      	bcc.n	800764c <__mdiff+0xf8>
 800762e:	f108 0103 	add.w	r1, r8, #3
 8007632:	1b49      	subs	r1, r1, r5
 8007634:	f021 0103 	bic.w	r1, r1, #3
 8007638:	3d03      	subs	r5, #3
 800763a:	45a8      	cmp	r8, r5
 800763c:	bf38      	it	cc
 800763e:	2100      	movcc	r1, #0
 8007640:	440b      	add	r3, r1
 8007642:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007646:	b191      	cbz	r1, 800766e <__mdiff+0x11a>
 8007648:	6117      	str	r7, [r2, #16]
 800764a:	e79d      	b.n	8007588 <__mdiff+0x34>
 800764c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007650:	46e6      	mov	lr, ip
 8007652:	0c08      	lsrs	r0, r1, #16
 8007654:	fa1c fc81 	uxtah	ip, ip, r1
 8007658:	4471      	add	r1, lr
 800765a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800765e:	b289      	uxth	r1, r1
 8007660:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007664:	f846 1b04 	str.w	r1, [r6], #4
 8007668:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800766c:	e7dd      	b.n	800762a <__mdiff+0xd6>
 800766e:	3f01      	subs	r7, #1
 8007670:	e7e7      	b.n	8007642 <__mdiff+0xee>
 8007672:	bf00      	nop
 8007674:	08008330 	.word	0x08008330
 8007678:	08008341 	.word	0x08008341

0800767c <__d2b>:
 800767c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007680:	460f      	mov	r7, r1
 8007682:	2101      	movs	r1, #1
 8007684:	ec59 8b10 	vmov	r8, r9, d0
 8007688:	4616      	mov	r6, r2
 800768a:	f7ff fccd 	bl	8007028 <_Balloc>
 800768e:	4604      	mov	r4, r0
 8007690:	b930      	cbnz	r0, 80076a0 <__d2b+0x24>
 8007692:	4602      	mov	r2, r0
 8007694:	4b23      	ldr	r3, [pc, #140]	@ (8007724 <__d2b+0xa8>)
 8007696:	4824      	ldr	r0, [pc, #144]	@ (8007728 <__d2b+0xac>)
 8007698:	f240 310f 	movw	r1, #783	@ 0x30f
 800769c:	f000 fa82 	bl	8007ba4 <__assert_func>
 80076a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80076a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076a8:	b10d      	cbz	r5, 80076ae <__d2b+0x32>
 80076aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076ae:	9301      	str	r3, [sp, #4]
 80076b0:	f1b8 0300 	subs.w	r3, r8, #0
 80076b4:	d023      	beq.n	80076fe <__d2b+0x82>
 80076b6:	4668      	mov	r0, sp
 80076b8:	9300      	str	r3, [sp, #0]
 80076ba:	f7ff fd7c 	bl	80071b6 <__lo0bits>
 80076be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80076c2:	b1d0      	cbz	r0, 80076fa <__d2b+0x7e>
 80076c4:	f1c0 0320 	rsb	r3, r0, #32
 80076c8:	fa02 f303 	lsl.w	r3, r2, r3
 80076cc:	430b      	orrs	r3, r1
 80076ce:	40c2      	lsrs	r2, r0
 80076d0:	6163      	str	r3, [r4, #20]
 80076d2:	9201      	str	r2, [sp, #4]
 80076d4:	9b01      	ldr	r3, [sp, #4]
 80076d6:	61a3      	str	r3, [r4, #24]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	bf0c      	ite	eq
 80076dc:	2201      	moveq	r2, #1
 80076de:	2202      	movne	r2, #2
 80076e0:	6122      	str	r2, [r4, #16]
 80076e2:	b1a5      	cbz	r5, 800770e <__d2b+0x92>
 80076e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80076e8:	4405      	add	r5, r0
 80076ea:	603d      	str	r5, [r7, #0]
 80076ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80076f0:	6030      	str	r0, [r6, #0]
 80076f2:	4620      	mov	r0, r4
 80076f4:	b003      	add	sp, #12
 80076f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076fa:	6161      	str	r1, [r4, #20]
 80076fc:	e7ea      	b.n	80076d4 <__d2b+0x58>
 80076fe:	a801      	add	r0, sp, #4
 8007700:	f7ff fd59 	bl	80071b6 <__lo0bits>
 8007704:	9b01      	ldr	r3, [sp, #4]
 8007706:	6163      	str	r3, [r4, #20]
 8007708:	3020      	adds	r0, #32
 800770a:	2201      	movs	r2, #1
 800770c:	e7e8      	b.n	80076e0 <__d2b+0x64>
 800770e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007712:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007716:	6038      	str	r0, [r7, #0]
 8007718:	6918      	ldr	r0, [r3, #16]
 800771a:	f7ff fd2d 	bl	8007178 <__hi0bits>
 800771e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007722:	e7e5      	b.n	80076f0 <__d2b+0x74>
 8007724:	08008330 	.word	0x08008330
 8007728:	08008341 	.word	0x08008341

0800772c <__ssputs_r>:
 800772c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007730:	688e      	ldr	r6, [r1, #8]
 8007732:	461f      	mov	r7, r3
 8007734:	42be      	cmp	r6, r7
 8007736:	680b      	ldr	r3, [r1, #0]
 8007738:	4682      	mov	sl, r0
 800773a:	460c      	mov	r4, r1
 800773c:	4690      	mov	r8, r2
 800773e:	d82d      	bhi.n	800779c <__ssputs_r+0x70>
 8007740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007744:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007748:	d026      	beq.n	8007798 <__ssputs_r+0x6c>
 800774a:	6965      	ldr	r5, [r4, #20]
 800774c:	6909      	ldr	r1, [r1, #16]
 800774e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007752:	eba3 0901 	sub.w	r9, r3, r1
 8007756:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800775a:	1c7b      	adds	r3, r7, #1
 800775c:	444b      	add	r3, r9
 800775e:	106d      	asrs	r5, r5, #1
 8007760:	429d      	cmp	r5, r3
 8007762:	bf38      	it	cc
 8007764:	461d      	movcc	r5, r3
 8007766:	0553      	lsls	r3, r2, #21
 8007768:	d527      	bpl.n	80077ba <__ssputs_r+0x8e>
 800776a:	4629      	mov	r1, r5
 800776c:	f7ff fbd0 	bl	8006f10 <_malloc_r>
 8007770:	4606      	mov	r6, r0
 8007772:	b360      	cbz	r0, 80077ce <__ssputs_r+0xa2>
 8007774:	6921      	ldr	r1, [r4, #16]
 8007776:	464a      	mov	r2, r9
 8007778:	f000 fa06 	bl	8007b88 <memcpy>
 800777c:	89a3      	ldrh	r3, [r4, #12]
 800777e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007786:	81a3      	strh	r3, [r4, #12]
 8007788:	6126      	str	r6, [r4, #16]
 800778a:	6165      	str	r5, [r4, #20]
 800778c:	444e      	add	r6, r9
 800778e:	eba5 0509 	sub.w	r5, r5, r9
 8007792:	6026      	str	r6, [r4, #0]
 8007794:	60a5      	str	r5, [r4, #8]
 8007796:	463e      	mov	r6, r7
 8007798:	42be      	cmp	r6, r7
 800779a:	d900      	bls.n	800779e <__ssputs_r+0x72>
 800779c:	463e      	mov	r6, r7
 800779e:	6820      	ldr	r0, [r4, #0]
 80077a0:	4632      	mov	r2, r6
 80077a2:	4641      	mov	r1, r8
 80077a4:	f000 f9c6 	bl	8007b34 <memmove>
 80077a8:	68a3      	ldr	r3, [r4, #8]
 80077aa:	1b9b      	subs	r3, r3, r6
 80077ac:	60a3      	str	r3, [r4, #8]
 80077ae:	6823      	ldr	r3, [r4, #0]
 80077b0:	4433      	add	r3, r6
 80077b2:	6023      	str	r3, [r4, #0]
 80077b4:	2000      	movs	r0, #0
 80077b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ba:	462a      	mov	r2, r5
 80077bc:	f000 fa36 	bl	8007c2c <_realloc_r>
 80077c0:	4606      	mov	r6, r0
 80077c2:	2800      	cmp	r0, #0
 80077c4:	d1e0      	bne.n	8007788 <__ssputs_r+0x5c>
 80077c6:	6921      	ldr	r1, [r4, #16]
 80077c8:	4650      	mov	r0, sl
 80077ca:	f7ff fb2d 	bl	8006e28 <_free_r>
 80077ce:	230c      	movs	r3, #12
 80077d0:	f8ca 3000 	str.w	r3, [sl]
 80077d4:	89a3      	ldrh	r3, [r4, #12]
 80077d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077da:	81a3      	strh	r3, [r4, #12]
 80077dc:	f04f 30ff 	mov.w	r0, #4294967295
 80077e0:	e7e9      	b.n	80077b6 <__ssputs_r+0x8a>
	...

080077e4 <_svfiprintf_r>:
 80077e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e8:	4698      	mov	r8, r3
 80077ea:	898b      	ldrh	r3, [r1, #12]
 80077ec:	061b      	lsls	r3, r3, #24
 80077ee:	b09d      	sub	sp, #116	@ 0x74
 80077f0:	4607      	mov	r7, r0
 80077f2:	460d      	mov	r5, r1
 80077f4:	4614      	mov	r4, r2
 80077f6:	d510      	bpl.n	800781a <_svfiprintf_r+0x36>
 80077f8:	690b      	ldr	r3, [r1, #16]
 80077fa:	b973      	cbnz	r3, 800781a <_svfiprintf_r+0x36>
 80077fc:	2140      	movs	r1, #64	@ 0x40
 80077fe:	f7ff fb87 	bl	8006f10 <_malloc_r>
 8007802:	6028      	str	r0, [r5, #0]
 8007804:	6128      	str	r0, [r5, #16]
 8007806:	b930      	cbnz	r0, 8007816 <_svfiprintf_r+0x32>
 8007808:	230c      	movs	r3, #12
 800780a:	603b      	str	r3, [r7, #0]
 800780c:	f04f 30ff 	mov.w	r0, #4294967295
 8007810:	b01d      	add	sp, #116	@ 0x74
 8007812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007816:	2340      	movs	r3, #64	@ 0x40
 8007818:	616b      	str	r3, [r5, #20]
 800781a:	2300      	movs	r3, #0
 800781c:	9309      	str	r3, [sp, #36]	@ 0x24
 800781e:	2320      	movs	r3, #32
 8007820:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007824:	f8cd 800c 	str.w	r8, [sp, #12]
 8007828:	2330      	movs	r3, #48	@ 0x30
 800782a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80079c8 <_svfiprintf_r+0x1e4>
 800782e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007832:	f04f 0901 	mov.w	r9, #1
 8007836:	4623      	mov	r3, r4
 8007838:	469a      	mov	sl, r3
 800783a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800783e:	b10a      	cbz	r2, 8007844 <_svfiprintf_r+0x60>
 8007840:	2a25      	cmp	r2, #37	@ 0x25
 8007842:	d1f9      	bne.n	8007838 <_svfiprintf_r+0x54>
 8007844:	ebba 0b04 	subs.w	fp, sl, r4
 8007848:	d00b      	beq.n	8007862 <_svfiprintf_r+0x7e>
 800784a:	465b      	mov	r3, fp
 800784c:	4622      	mov	r2, r4
 800784e:	4629      	mov	r1, r5
 8007850:	4638      	mov	r0, r7
 8007852:	f7ff ff6b 	bl	800772c <__ssputs_r>
 8007856:	3001      	adds	r0, #1
 8007858:	f000 80a7 	beq.w	80079aa <_svfiprintf_r+0x1c6>
 800785c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800785e:	445a      	add	r2, fp
 8007860:	9209      	str	r2, [sp, #36]	@ 0x24
 8007862:	f89a 3000 	ldrb.w	r3, [sl]
 8007866:	2b00      	cmp	r3, #0
 8007868:	f000 809f 	beq.w	80079aa <_svfiprintf_r+0x1c6>
 800786c:	2300      	movs	r3, #0
 800786e:	f04f 32ff 	mov.w	r2, #4294967295
 8007872:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007876:	f10a 0a01 	add.w	sl, sl, #1
 800787a:	9304      	str	r3, [sp, #16]
 800787c:	9307      	str	r3, [sp, #28]
 800787e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007882:	931a      	str	r3, [sp, #104]	@ 0x68
 8007884:	4654      	mov	r4, sl
 8007886:	2205      	movs	r2, #5
 8007888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800788c:	484e      	ldr	r0, [pc, #312]	@ (80079c8 <_svfiprintf_r+0x1e4>)
 800788e:	f7f8 fcaf 	bl	80001f0 <memchr>
 8007892:	9a04      	ldr	r2, [sp, #16]
 8007894:	b9d8      	cbnz	r0, 80078ce <_svfiprintf_r+0xea>
 8007896:	06d0      	lsls	r0, r2, #27
 8007898:	bf44      	itt	mi
 800789a:	2320      	movmi	r3, #32
 800789c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078a0:	0711      	lsls	r1, r2, #28
 80078a2:	bf44      	itt	mi
 80078a4:	232b      	movmi	r3, #43	@ 0x2b
 80078a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078aa:	f89a 3000 	ldrb.w	r3, [sl]
 80078ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80078b0:	d015      	beq.n	80078de <_svfiprintf_r+0xfa>
 80078b2:	9a07      	ldr	r2, [sp, #28]
 80078b4:	4654      	mov	r4, sl
 80078b6:	2000      	movs	r0, #0
 80078b8:	f04f 0c0a 	mov.w	ip, #10
 80078bc:	4621      	mov	r1, r4
 80078be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078c2:	3b30      	subs	r3, #48	@ 0x30
 80078c4:	2b09      	cmp	r3, #9
 80078c6:	d94b      	bls.n	8007960 <_svfiprintf_r+0x17c>
 80078c8:	b1b0      	cbz	r0, 80078f8 <_svfiprintf_r+0x114>
 80078ca:	9207      	str	r2, [sp, #28]
 80078cc:	e014      	b.n	80078f8 <_svfiprintf_r+0x114>
 80078ce:	eba0 0308 	sub.w	r3, r0, r8
 80078d2:	fa09 f303 	lsl.w	r3, r9, r3
 80078d6:	4313      	orrs	r3, r2
 80078d8:	9304      	str	r3, [sp, #16]
 80078da:	46a2      	mov	sl, r4
 80078dc:	e7d2      	b.n	8007884 <_svfiprintf_r+0xa0>
 80078de:	9b03      	ldr	r3, [sp, #12]
 80078e0:	1d19      	adds	r1, r3, #4
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	9103      	str	r1, [sp, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	bfbb      	ittet	lt
 80078ea:	425b      	neglt	r3, r3
 80078ec:	f042 0202 	orrlt.w	r2, r2, #2
 80078f0:	9307      	strge	r3, [sp, #28]
 80078f2:	9307      	strlt	r3, [sp, #28]
 80078f4:	bfb8      	it	lt
 80078f6:	9204      	strlt	r2, [sp, #16]
 80078f8:	7823      	ldrb	r3, [r4, #0]
 80078fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80078fc:	d10a      	bne.n	8007914 <_svfiprintf_r+0x130>
 80078fe:	7863      	ldrb	r3, [r4, #1]
 8007900:	2b2a      	cmp	r3, #42	@ 0x2a
 8007902:	d132      	bne.n	800796a <_svfiprintf_r+0x186>
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	1d1a      	adds	r2, r3, #4
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	9203      	str	r2, [sp, #12]
 800790c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007910:	3402      	adds	r4, #2
 8007912:	9305      	str	r3, [sp, #20]
 8007914:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80079d8 <_svfiprintf_r+0x1f4>
 8007918:	7821      	ldrb	r1, [r4, #0]
 800791a:	2203      	movs	r2, #3
 800791c:	4650      	mov	r0, sl
 800791e:	f7f8 fc67 	bl	80001f0 <memchr>
 8007922:	b138      	cbz	r0, 8007934 <_svfiprintf_r+0x150>
 8007924:	9b04      	ldr	r3, [sp, #16]
 8007926:	eba0 000a 	sub.w	r0, r0, sl
 800792a:	2240      	movs	r2, #64	@ 0x40
 800792c:	4082      	lsls	r2, r0
 800792e:	4313      	orrs	r3, r2
 8007930:	3401      	adds	r4, #1
 8007932:	9304      	str	r3, [sp, #16]
 8007934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007938:	4824      	ldr	r0, [pc, #144]	@ (80079cc <_svfiprintf_r+0x1e8>)
 800793a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800793e:	2206      	movs	r2, #6
 8007940:	f7f8 fc56 	bl	80001f0 <memchr>
 8007944:	2800      	cmp	r0, #0
 8007946:	d036      	beq.n	80079b6 <_svfiprintf_r+0x1d2>
 8007948:	4b21      	ldr	r3, [pc, #132]	@ (80079d0 <_svfiprintf_r+0x1ec>)
 800794a:	bb1b      	cbnz	r3, 8007994 <_svfiprintf_r+0x1b0>
 800794c:	9b03      	ldr	r3, [sp, #12]
 800794e:	3307      	adds	r3, #7
 8007950:	f023 0307 	bic.w	r3, r3, #7
 8007954:	3308      	adds	r3, #8
 8007956:	9303      	str	r3, [sp, #12]
 8007958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800795a:	4433      	add	r3, r6
 800795c:	9309      	str	r3, [sp, #36]	@ 0x24
 800795e:	e76a      	b.n	8007836 <_svfiprintf_r+0x52>
 8007960:	fb0c 3202 	mla	r2, ip, r2, r3
 8007964:	460c      	mov	r4, r1
 8007966:	2001      	movs	r0, #1
 8007968:	e7a8      	b.n	80078bc <_svfiprintf_r+0xd8>
 800796a:	2300      	movs	r3, #0
 800796c:	3401      	adds	r4, #1
 800796e:	9305      	str	r3, [sp, #20]
 8007970:	4619      	mov	r1, r3
 8007972:	f04f 0c0a 	mov.w	ip, #10
 8007976:	4620      	mov	r0, r4
 8007978:	f810 2b01 	ldrb.w	r2, [r0], #1
 800797c:	3a30      	subs	r2, #48	@ 0x30
 800797e:	2a09      	cmp	r2, #9
 8007980:	d903      	bls.n	800798a <_svfiprintf_r+0x1a6>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d0c6      	beq.n	8007914 <_svfiprintf_r+0x130>
 8007986:	9105      	str	r1, [sp, #20]
 8007988:	e7c4      	b.n	8007914 <_svfiprintf_r+0x130>
 800798a:	fb0c 2101 	mla	r1, ip, r1, r2
 800798e:	4604      	mov	r4, r0
 8007990:	2301      	movs	r3, #1
 8007992:	e7f0      	b.n	8007976 <_svfiprintf_r+0x192>
 8007994:	ab03      	add	r3, sp, #12
 8007996:	9300      	str	r3, [sp, #0]
 8007998:	462a      	mov	r2, r5
 800799a:	4b0e      	ldr	r3, [pc, #56]	@ (80079d4 <_svfiprintf_r+0x1f0>)
 800799c:	a904      	add	r1, sp, #16
 800799e:	4638      	mov	r0, r7
 80079a0:	f7fd fe98 	bl	80056d4 <_printf_float>
 80079a4:	1c42      	adds	r2, r0, #1
 80079a6:	4606      	mov	r6, r0
 80079a8:	d1d6      	bne.n	8007958 <_svfiprintf_r+0x174>
 80079aa:	89ab      	ldrh	r3, [r5, #12]
 80079ac:	065b      	lsls	r3, r3, #25
 80079ae:	f53f af2d 	bmi.w	800780c <_svfiprintf_r+0x28>
 80079b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079b4:	e72c      	b.n	8007810 <_svfiprintf_r+0x2c>
 80079b6:	ab03      	add	r3, sp, #12
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	462a      	mov	r2, r5
 80079bc:	4b05      	ldr	r3, [pc, #20]	@ (80079d4 <_svfiprintf_r+0x1f0>)
 80079be:	a904      	add	r1, sp, #16
 80079c0:	4638      	mov	r0, r7
 80079c2:	f7fe f91f 	bl	8005c04 <_printf_i>
 80079c6:	e7ed      	b.n	80079a4 <_svfiprintf_r+0x1c0>
 80079c8:	08008498 	.word	0x08008498
 80079cc:	080084a2 	.word	0x080084a2
 80079d0:	080056d5 	.word	0x080056d5
 80079d4:	0800772d 	.word	0x0800772d
 80079d8:	0800849e 	.word	0x0800849e

080079dc <__sflush_r>:
 80079dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e4:	0716      	lsls	r6, r2, #28
 80079e6:	4605      	mov	r5, r0
 80079e8:	460c      	mov	r4, r1
 80079ea:	d454      	bmi.n	8007a96 <__sflush_r+0xba>
 80079ec:	684b      	ldr	r3, [r1, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	dc02      	bgt.n	80079f8 <__sflush_r+0x1c>
 80079f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dd48      	ble.n	8007a8a <__sflush_r+0xae>
 80079f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079fa:	2e00      	cmp	r6, #0
 80079fc:	d045      	beq.n	8007a8a <__sflush_r+0xae>
 80079fe:	2300      	movs	r3, #0
 8007a00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a04:	682f      	ldr	r7, [r5, #0]
 8007a06:	6a21      	ldr	r1, [r4, #32]
 8007a08:	602b      	str	r3, [r5, #0]
 8007a0a:	d030      	beq.n	8007a6e <__sflush_r+0x92>
 8007a0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	0759      	lsls	r1, r3, #29
 8007a12:	d505      	bpl.n	8007a20 <__sflush_r+0x44>
 8007a14:	6863      	ldr	r3, [r4, #4]
 8007a16:	1ad2      	subs	r2, r2, r3
 8007a18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a1a:	b10b      	cbz	r3, 8007a20 <__sflush_r+0x44>
 8007a1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a1e:	1ad2      	subs	r2, r2, r3
 8007a20:	2300      	movs	r3, #0
 8007a22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a24:	6a21      	ldr	r1, [r4, #32]
 8007a26:	4628      	mov	r0, r5
 8007a28:	47b0      	blx	r6
 8007a2a:	1c43      	adds	r3, r0, #1
 8007a2c:	89a3      	ldrh	r3, [r4, #12]
 8007a2e:	d106      	bne.n	8007a3e <__sflush_r+0x62>
 8007a30:	6829      	ldr	r1, [r5, #0]
 8007a32:	291d      	cmp	r1, #29
 8007a34:	d82b      	bhi.n	8007a8e <__sflush_r+0xb2>
 8007a36:	4a2a      	ldr	r2, [pc, #168]	@ (8007ae0 <__sflush_r+0x104>)
 8007a38:	410a      	asrs	r2, r1
 8007a3a:	07d6      	lsls	r6, r2, #31
 8007a3c:	d427      	bmi.n	8007a8e <__sflush_r+0xb2>
 8007a3e:	2200      	movs	r2, #0
 8007a40:	6062      	str	r2, [r4, #4]
 8007a42:	04d9      	lsls	r1, r3, #19
 8007a44:	6922      	ldr	r2, [r4, #16]
 8007a46:	6022      	str	r2, [r4, #0]
 8007a48:	d504      	bpl.n	8007a54 <__sflush_r+0x78>
 8007a4a:	1c42      	adds	r2, r0, #1
 8007a4c:	d101      	bne.n	8007a52 <__sflush_r+0x76>
 8007a4e:	682b      	ldr	r3, [r5, #0]
 8007a50:	b903      	cbnz	r3, 8007a54 <__sflush_r+0x78>
 8007a52:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a56:	602f      	str	r7, [r5, #0]
 8007a58:	b1b9      	cbz	r1, 8007a8a <__sflush_r+0xae>
 8007a5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a5e:	4299      	cmp	r1, r3
 8007a60:	d002      	beq.n	8007a68 <__sflush_r+0x8c>
 8007a62:	4628      	mov	r0, r5
 8007a64:	f7ff f9e0 	bl	8006e28 <_free_r>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a6c:	e00d      	b.n	8007a8a <__sflush_r+0xae>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	4628      	mov	r0, r5
 8007a72:	47b0      	blx	r6
 8007a74:	4602      	mov	r2, r0
 8007a76:	1c50      	adds	r0, r2, #1
 8007a78:	d1c9      	bne.n	8007a0e <__sflush_r+0x32>
 8007a7a:	682b      	ldr	r3, [r5, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d0c6      	beq.n	8007a0e <__sflush_r+0x32>
 8007a80:	2b1d      	cmp	r3, #29
 8007a82:	d001      	beq.n	8007a88 <__sflush_r+0xac>
 8007a84:	2b16      	cmp	r3, #22
 8007a86:	d11e      	bne.n	8007ac6 <__sflush_r+0xea>
 8007a88:	602f      	str	r7, [r5, #0]
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	e022      	b.n	8007ad4 <__sflush_r+0xf8>
 8007a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a92:	b21b      	sxth	r3, r3
 8007a94:	e01b      	b.n	8007ace <__sflush_r+0xf2>
 8007a96:	690f      	ldr	r7, [r1, #16]
 8007a98:	2f00      	cmp	r7, #0
 8007a9a:	d0f6      	beq.n	8007a8a <__sflush_r+0xae>
 8007a9c:	0793      	lsls	r3, r2, #30
 8007a9e:	680e      	ldr	r6, [r1, #0]
 8007aa0:	bf08      	it	eq
 8007aa2:	694b      	ldreq	r3, [r1, #20]
 8007aa4:	600f      	str	r7, [r1, #0]
 8007aa6:	bf18      	it	ne
 8007aa8:	2300      	movne	r3, #0
 8007aaa:	eba6 0807 	sub.w	r8, r6, r7
 8007aae:	608b      	str	r3, [r1, #8]
 8007ab0:	f1b8 0f00 	cmp.w	r8, #0
 8007ab4:	dde9      	ble.n	8007a8a <__sflush_r+0xae>
 8007ab6:	6a21      	ldr	r1, [r4, #32]
 8007ab8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007aba:	4643      	mov	r3, r8
 8007abc:	463a      	mov	r2, r7
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b0      	blx	r6
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	dc08      	bgt.n	8007ad8 <__sflush_r+0xfc>
 8007ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ace:	81a3      	strh	r3, [r4, #12]
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad8:	4407      	add	r7, r0
 8007ada:	eba8 0800 	sub.w	r8, r8, r0
 8007ade:	e7e7      	b.n	8007ab0 <__sflush_r+0xd4>
 8007ae0:	dfbffffe 	.word	0xdfbffffe

08007ae4 <_fflush_r>:
 8007ae4:	b538      	push	{r3, r4, r5, lr}
 8007ae6:	690b      	ldr	r3, [r1, #16]
 8007ae8:	4605      	mov	r5, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	b913      	cbnz	r3, 8007af4 <_fflush_r+0x10>
 8007aee:	2500      	movs	r5, #0
 8007af0:	4628      	mov	r0, r5
 8007af2:	bd38      	pop	{r3, r4, r5, pc}
 8007af4:	b118      	cbz	r0, 8007afe <_fflush_r+0x1a>
 8007af6:	6a03      	ldr	r3, [r0, #32]
 8007af8:	b90b      	cbnz	r3, 8007afe <_fflush_r+0x1a>
 8007afa:	f7fe fa2f 	bl	8005f5c <__sinit>
 8007afe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d0f3      	beq.n	8007aee <_fflush_r+0xa>
 8007b06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b08:	07d0      	lsls	r0, r2, #31
 8007b0a:	d404      	bmi.n	8007b16 <_fflush_r+0x32>
 8007b0c:	0599      	lsls	r1, r3, #22
 8007b0e:	d402      	bmi.n	8007b16 <_fflush_r+0x32>
 8007b10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b12:	f7fe fb3a 	bl	800618a <__retarget_lock_acquire_recursive>
 8007b16:	4628      	mov	r0, r5
 8007b18:	4621      	mov	r1, r4
 8007b1a:	f7ff ff5f 	bl	80079dc <__sflush_r>
 8007b1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b20:	07da      	lsls	r2, r3, #31
 8007b22:	4605      	mov	r5, r0
 8007b24:	d4e4      	bmi.n	8007af0 <_fflush_r+0xc>
 8007b26:	89a3      	ldrh	r3, [r4, #12]
 8007b28:	059b      	lsls	r3, r3, #22
 8007b2a:	d4e1      	bmi.n	8007af0 <_fflush_r+0xc>
 8007b2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b2e:	f7fe fb2d 	bl	800618c <__retarget_lock_release_recursive>
 8007b32:	e7dd      	b.n	8007af0 <_fflush_r+0xc>

08007b34 <memmove>:
 8007b34:	4288      	cmp	r0, r1
 8007b36:	b510      	push	{r4, lr}
 8007b38:	eb01 0402 	add.w	r4, r1, r2
 8007b3c:	d902      	bls.n	8007b44 <memmove+0x10>
 8007b3e:	4284      	cmp	r4, r0
 8007b40:	4623      	mov	r3, r4
 8007b42:	d807      	bhi.n	8007b54 <memmove+0x20>
 8007b44:	1e43      	subs	r3, r0, #1
 8007b46:	42a1      	cmp	r1, r4
 8007b48:	d008      	beq.n	8007b5c <memmove+0x28>
 8007b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b52:	e7f8      	b.n	8007b46 <memmove+0x12>
 8007b54:	4402      	add	r2, r0
 8007b56:	4601      	mov	r1, r0
 8007b58:	428a      	cmp	r2, r1
 8007b5a:	d100      	bne.n	8007b5e <memmove+0x2a>
 8007b5c:	bd10      	pop	{r4, pc}
 8007b5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b66:	e7f7      	b.n	8007b58 <memmove+0x24>

08007b68 <_sbrk_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	4d06      	ldr	r5, [pc, #24]	@ (8007b84 <_sbrk_r+0x1c>)
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	4604      	mov	r4, r0
 8007b70:	4608      	mov	r0, r1
 8007b72:	602b      	str	r3, [r5, #0]
 8007b74:	f7f9 fe8e 	bl	8001894 <_sbrk>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	d102      	bne.n	8007b82 <_sbrk_r+0x1a>
 8007b7c:	682b      	ldr	r3, [r5, #0]
 8007b7e:	b103      	cbz	r3, 8007b82 <_sbrk_r+0x1a>
 8007b80:	6023      	str	r3, [r4, #0]
 8007b82:	bd38      	pop	{r3, r4, r5, pc}
 8007b84:	20000b3c 	.word	0x20000b3c

08007b88 <memcpy>:
 8007b88:	440a      	add	r2, r1
 8007b8a:	4291      	cmp	r1, r2
 8007b8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b90:	d100      	bne.n	8007b94 <memcpy+0xc>
 8007b92:	4770      	bx	lr
 8007b94:	b510      	push	{r4, lr}
 8007b96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b9e:	4291      	cmp	r1, r2
 8007ba0:	d1f9      	bne.n	8007b96 <memcpy+0xe>
 8007ba2:	bd10      	pop	{r4, pc}

08007ba4 <__assert_func>:
 8007ba4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ba6:	4614      	mov	r4, r2
 8007ba8:	461a      	mov	r2, r3
 8007baa:	4b09      	ldr	r3, [pc, #36]	@ (8007bd0 <__assert_func+0x2c>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4605      	mov	r5, r0
 8007bb0:	68d8      	ldr	r0, [r3, #12]
 8007bb2:	b954      	cbnz	r4, 8007bca <__assert_func+0x26>
 8007bb4:	4b07      	ldr	r3, [pc, #28]	@ (8007bd4 <__assert_func+0x30>)
 8007bb6:	461c      	mov	r4, r3
 8007bb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bbc:	9100      	str	r1, [sp, #0]
 8007bbe:	462b      	mov	r3, r5
 8007bc0:	4905      	ldr	r1, [pc, #20]	@ (8007bd8 <__assert_func+0x34>)
 8007bc2:	f000 f86f 	bl	8007ca4 <fiprintf>
 8007bc6:	f000 f87f 	bl	8007cc8 <abort>
 8007bca:	4b04      	ldr	r3, [pc, #16]	@ (8007bdc <__assert_func+0x38>)
 8007bcc:	e7f4      	b.n	8007bb8 <__assert_func+0x14>
 8007bce:	bf00      	nop
 8007bd0:	20000018 	.word	0x20000018
 8007bd4:	080084ee 	.word	0x080084ee
 8007bd8:	080084c0 	.word	0x080084c0
 8007bdc:	080084b3 	.word	0x080084b3

08007be0 <_calloc_r>:
 8007be0:	b570      	push	{r4, r5, r6, lr}
 8007be2:	fba1 5402 	umull	r5, r4, r1, r2
 8007be6:	b93c      	cbnz	r4, 8007bf8 <_calloc_r+0x18>
 8007be8:	4629      	mov	r1, r5
 8007bea:	f7ff f991 	bl	8006f10 <_malloc_r>
 8007bee:	4606      	mov	r6, r0
 8007bf0:	b928      	cbnz	r0, 8007bfe <_calloc_r+0x1e>
 8007bf2:	2600      	movs	r6, #0
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	bd70      	pop	{r4, r5, r6, pc}
 8007bf8:	220c      	movs	r2, #12
 8007bfa:	6002      	str	r2, [r0, #0]
 8007bfc:	e7f9      	b.n	8007bf2 <_calloc_r+0x12>
 8007bfe:	462a      	mov	r2, r5
 8007c00:	4621      	mov	r1, r4
 8007c02:	f7fe fa44 	bl	800608e <memset>
 8007c06:	e7f5      	b.n	8007bf4 <_calloc_r+0x14>

08007c08 <__ascii_mbtowc>:
 8007c08:	b082      	sub	sp, #8
 8007c0a:	b901      	cbnz	r1, 8007c0e <__ascii_mbtowc+0x6>
 8007c0c:	a901      	add	r1, sp, #4
 8007c0e:	b142      	cbz	r2, 8007c22 <__ascii_mbtowc+0x1a>
 8007c10:	b14b      	cbz	r3, 8007c26 <__ascii_mbtowc+0x1e>
 8007c12:	7813      	ldrb	r3, [r2, #0]
 8007c14:	600b      	str	r3, [r1, #0]
 8007c16:	7812      	ldrb	r2, [r2, #0]
 8007c18:	1e10      	subs	r0, r2, #0
 8007c1a:	bf18      	it	ne
 8007c1c:	2001      	movne	r0, #1
 8007c1e:	b002      	add	sp, #8
 8007c20:	4770      	bx	lr
 8007c22:	4610      	mov	r0, r2
 8007c24:	e7fb      	b.n	8007c1e <__ascii_mbtowc+0x16>
 8007c26:	f06f 0001 	mvn.w	r0, #1
 8007c2a:	e7f8      	b.n	8007c1e <__ascii_mbtowc+0x16>

08007c2c <_realloc_r>:
 8007c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c30:	4680      	mov	r8, r0
 8007c32:	4615      	mov	r5, r2
 8007c34:	460c      	mov	r4, r1
 8007c36:	b921      	cbnz	r1, 8007c42 <_realloc_r+0x16>
 8007c38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c3c:	4611      	mov	r1, r2
 8007c3e:	f7ff b967 	b.w	8006f10 <_malloc_r>
 8007c42:	b92a      	cbnz	r2, 8007c50 <_realloc_r+0x24>
 8007c44:	f7ff f8f0 	bl	8006e28 <_free_r>
 8007c48:	2400      	movs	r4, #0
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c50:	f000 f841 	bl	8007cd6 <_malloc_usable_size_r>
 8007c54:	4285      	cmp	r5, r0
 8007c56:	4606      	mov	r6, r0
 8007c58:	d802      	bhi.n	8007c60 <_realloc_r+0x34>
 8007c5a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007c5e:	d8f4      	bhi.n	8007c4a <_realloc_r+0x1e>
 8007c60:	4629      	mov	r1, r5
 8007c62:	4640      	mov	r0, r8
 8007c64:	f7ff f954 	bl	8006f10 <_malloc_r>
 8007c68:	4607      	mov	r7, r0
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	d0ec      	beq.n	8007c48 <_realloc_r+0x1c>
 8007c6e:	42b5      	cmp	r5, r6
 8007c70:	462a      	mov	r2, r5
 8007c72:	4621      	mov	r1, r4
 8007c74:	bf28      	it	cs
 8007c76:	4632      	movcs	r2, r6
 8007c78:	f7ff ff86 	bl	8007b88 <memcpy>
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	4640      	mov	r0, r8
 8007c80:	f7ff f8d2 	bl	8006e28 <_free_r>
 8007c84:	463c      	mov	r4, r7
 8007c86:	e7e0      	b.n	8007c4a <_realloc_r+0x1e>

08007c88 <__ascii_wctomb>:
 8007c88:	4603      	mov	r3, r0
 8007c8a:	4608      	mov	r0, r1
 8007c8c:	b141      	cbz	r1, 8007ca0 <__ascii_wctomb+0x18>
 8007c8e:	2aff      	cmp	r2, #255	@ 0xff
 8007c90:	d904      	bls.n	8007c9c <__ascii_wctomb+0x14>
 8007c92:	228a      	movs	r2, #138	@ 0x8a
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9a:	4770      	bx	lr
 8007c9c:	700a      	strb	r2, [r1, #0]
 8007c9e:	2001      	movs	r0, #1
 8007ca0:	4770      	bx	lr
	...

08007ca4 <fiprintf>:
 8007ca4:	b40e      	push	{r1, r2, r3}
 8007ca6:	b503      	push	{r0, r1, lr}
 8007ca8:	4601      	mov	r1, r0
 8007caa:	ab03      	add	r3, sp, #12
 8007cac:	4805      	ldr	r0, [pc, #20]	@ (8007cc4 <fiprintf+0x20>)
 8007cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cb2:	6800      	ldr	r0, [r0, #0]
 8007cb4:	9301      	str	r3, [sp, #4]
 8007cb6:	f000 f83f 	bl	8007d38 <_vfiprintf_r>
 8007cba:	b002      	add	sp, #8
 8007cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cc0:	b003      	add	sp, #12
 8007cc2:	4770      	bx	lr
 8007cc4:	20000018 	.word	0x20000018

08007cc8 <abort>:
 8007cc8:	b508      	push	{r3, lr}
 8007cca:	2006      	movs	r0, #6
 8007ccc:	f000 fa08 	bl	80080e0 <raise>
 8007cd0:	2001      	movs	r0, #1
 8007cd2:	f7f9 fd66 	bl	80017a2 <_exit>

08007cd6 <_malloc_usable_size_r>:
 8007cd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cda:	1f18      	subs	r0, r3, #4
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	bfbc      	itt	lt
 8007ce0:	580b      	ldrlt	r3, [r1, r0]
 8007ce2:	18c0      	addlt	r0, r0, r3
 8007ce4:	4770      	bx	lr

08007ce6 <__sfputc_r>:
 8007ce6:	6893      	ldr	r3, [r2, #8]
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	b410      	push	{r4}
 8007cee:	6093      	str	r3, [r2, #8]
 8007cf0:	da08      	bge.n	8007d04 <__sfputc_r+0x1e>
 8007cf2:	6994      	ldr	r4, [r2, #24]
 8007cf4:	42a3      	cmp	r3, r4
 8007cf6:	db01      	blt.n	8007cfc <__sfputc_r+0x16>
 8007cf8:	290a      	cmp	r1, #10
 8007cfa:	d103      	bne.n	8007d04 <__sfputc_r+0x1e>
 8007cfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d00:	f000 b932 	b.w	8007f68 <__swbuf_r>
 8007d04:	6813      	ldr	r3, [r2, #0]
 8007d06:	1c58      	adds	r0, r3, #1
 8007d08:	6010      	str	r0, [r2, #0]
 8007d0a:	7019      	strb	r1, [r3, #0]
 8007d0c:	4608      	mov	r0, r1
 8007d0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <__sfputs_r>:
 8007d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d16:	4606      	mov	r6, r0
 8007d18:	460f      	mov	r7, r1
 8007d1a:	4614      	mov	r4, r2
 8007d1c:	18d5      	adds	r5, r2, r3
 8007d1e:	42ac      	cmp	r4, r5
 8007d20:	d101      	bne.n	8007d26 <__sfputs_r+0x12>
 8007d22:	2000      	movs	r0, #0
 8007d24:	e007      	b.n	8007d36 <__sfputs_r+0x22>
 8007d26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d2a:	463a      	mov	r2, r7
 8007d2c:	4630      	mov	r0, r6
 8007d2e:	f7ff ffda 	bl	8007ce6 <__sfputc_r>
 8007d32:	1c43      	adds	r3, r0, #1
 8007d34:	d1f3      	bne.n	8007d1e <__sfputs_r+0xa>
 8007d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d38 <_vfiprintf_r>:
 8007d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d3c:	460d      	mov	r5, r1
 8007d3e:	b09d      	sub	sp, #116	@ 0x74
 8007d40:	4614      	mov	r4, r2
 8007d42:	4698      	mov	r8, r3
 8007d44:	4606      	mov	r6, r0
 8007d46:	b118      	cbz	r0, 8007d50 <_vfiprintf_r+0x18>
 8007d48:	6a03      	ldr	r3, [r0, #32]
 8007d4a:	b90b      	cbnz	r3, 8007d50 <_vfiprintf_r+0x18>
 8007d4c:	f7fe f906 	bl	8005f5c <__sinit>
 8007d50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d52:	07d9      	lsls	r1, r3, #31
 8007d54:	d405      	bmi.n	8007d62 <_vfiprintf_r+0x2a>
 8007d56:	89ab      	ldrh	r3, [r5, #12]
 8007d58:	059a      	lsls	r2, r3, #22
 8007d5a:	d402      	bmi.n	8007d62 <_vfiprintf_r+0x2a>
 8007d5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d5e:	f7fe fa14 	bl	800618a <__retarget_lock_acquire_recursive>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	071b      	lsls	r3, r3, #28
 8007d66:	d501      	bpl.n	8007d6c <_vfiprintf_r+0x34>
 8007d68:	692b      	ldr	r3, [r5, #16]
 8007d6a:	b99b      	cbnz	r3, 8007d94 <_vfiprintf_r+0x5c>
 8007d6c:	4629      	mov	r1, r5
 8007d6e:	4630      	mov	r0, r6
 8007d70:	f000 f938 	bl	8007fe4 <__swsetup_r>
 8007d74:	b170      	cbz	r0, 8007d94 <_vfiprintf_r+0x5c>
 8007d76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d78:	07dc      	lsls	r4, r3, #31
 8007d7a:	d504      	bpl.n	8007d86 <_vfiprintf_r+0x4e>
 8007d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d80:	b01d      	add	sp, #116	@ 0x74
 8007d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d86:	89ab      	ldrh	r3, [r5, #12]
 8007d88:	0598      	lsls	r0, r3, #22
 8007d8a:	d4f7      	bmi.n	8007d7c <_vfiprintf_r+0x44>
 8007d8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d8e:	f7fe f9fd 	bl	800618c <__retarget_lock_release_recursive>
 8007d92:	e7f3      	b.n	8007d7c <_vfiprintf_r+0x44>
 8007d94:	2300      	movs	r3, #0
 8007d96:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d98:	2320      	movs	r3, #32
 8007d9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007da2:	2330      	movs	r3, #48	@ 0x30
 8007da4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f54 <_vfiprintf_r+0x21c>
 8007da8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dac:	f04f 0901 	mov.w	r9, #1
 8007db0:	4623      	mov	r3, r4
 8007db2:	469a      	mov	sl, r3
 8007db4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007db8:	b10a      	cbz	r2, 8007dbe <_vfiprintf_r+0x86>
 8007dba:	2a25      	cmp	r2, #37	@ 0x25
 8007dbc:	d1f9      	bne.n	8007db2 <_vfiprintf_r+0x7a>
 8007dbe:	ebba 0b04 	subs.w	fp, sl, r4
 8007dc2:	d00b      	beq.n	8007ddc <_vfiprintf_r+0xa4>
 8007dc4:	465b      	mov	r3, fp
 8007dc6:	4622      	mov	r2, r4
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f7ff ffa2 	bl	8007d14 <__sfputs_r>
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	f000 80a7 	beq.w	8007f24 <_vfiprintf_r+0x1ec>
 8007dd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dd8:	445a      	add	r2, fp
 8007dda:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ddc:	f89a 3000 	ldrb.w	r3, [sl]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f000 809f 	beq.w	8007f24 <_vfiprintf_r+0x1ec>
 8007de6:	2300      	movs	r3, #0
 8007de8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007df0:	f10a 0a01 	add.w	sl, sl, #1
 8007df4:	9304      	str	r3, [sp, #16]
 8007df6:	9307      	str	r3, [sp, #28]
 8007df8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dfe:	4654      	mov	r4, sl
 8007e00:	2205      	movs	r2, #5
 8007e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e06:	4853      	ldr	r0, [pc, #332]	@ (8007f54 <_vfiprintf_r+0x21c>)
 8007e08:	f7f8 f9f2 	bl	80001f0 <memchr>
 8007e0c:	9a04      	ldr	r2, [sp, #16]
 8007e0e:	b9d8      	cbnz	r0, 8007e48 <_vfiprintf_r+0x110>
 8007e10:	06d1      	lsls	r1, r2, #27
 8007e12:	bf44      	itt	mi
 8007e14:	2320      	movmi	r3, #32
 8007e16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e1a:	0713      	lsls	r3, r2, #28
 8007e1c:	bf44      	itt	mi
 8007e1e:	232b      	movmi	r3, #43	@ 0x2b
 8007e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e24:	f89a 3000 	ldrb.w	r3, [sl]
 8007e28:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e2a:	d015      	beq.n	8007e58 <_vfiprintf_r+0x120>
 8007e2c:	9a07      	ldr	r2, [sp, #28]
 8007e2e:	4654      	mov	r4, sl
 8007e30:	2000      	movs	r0, #0
 8007e32:	f04f 0c0a 	mov.w	ip, #10
 8007e36:	4621      	mov	r1, r4
 8007e38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e3c:	3b30      	subs	r3, #48	@ 0x30
 8007e3e:	2b09      	cmp	r3, #9
 8007e40:	d94b      	bls.n	8007eda <_vfiprintf_r+0x1a2>
 8007e42:	b1b0      	cbz	r0, 8007e72 <_vfiprintf_r+0x13a>
 8007e44:	9207      	str	r2, [sp, #28]
 8007e46:	e014      	b.n	8007e72 <_vfiprintf_r+0x13a>
 8007e48:	eba0 0308 	sub.w	r3, r0, r8
 8007e4c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e50:	4313      	orrs	r3, r2
 8007e52:	9304      	str	r3, [sp, #16]
 8007e54:	46a2      	mov	sl, r4
 8007e56:	e7d2      	b.n	8007dfe <_vfiprintf_r+0xc6>
 8007e58:	9b03      	ldr	r3, [sp, #12]
 8007e5a:	1d19      	adds	r1, r3, #4
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	9103      	str	r1, [sp, #12]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	bfbb      	ittet	lt
 8007e64:	425b      	neglt	r3, r3
 8007e66:	f042 0202 	orrlt.w	r2, r2, #2
 8007e6a:	9307      	strge	r3, [sp, #28]
 8007e6c:	9307      	strlt	r3, [sp, #28]
 8007e6e:	bfb8      	it	lt
 8007e70:	9204      	strlt	r2, [sp, #16]
 8007e72:	7823      	ldrb	r3, [r4, #0]
 8007e74:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e76:	d10a      	bne.n	8007e8e <_vfiprintf_r+0x156>
 8007e78:	7863      	ldrb	r3, [r4, #1]
 8007e7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e7c:	d132      	bne.n	8007ee4 <_vfiprintf_r+0x1ac>
 8007e7e:	9b03      	ldr	r3, [sp, #12]
 8007e80:	1d1a      	adds	r2, r3, #4
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	9203      	str	r2, [sp, #12]
 8007e86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e8a:	3402      	adds	r4, #2
 8007e8c:	9305      	str	r3, [sp, #20]
 8007e8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f64 <_vfiprintf_r+0x22c>
 8007e92:	7821      	ldrb	r1, [r4, #0]
 8007e94:	2203      	movs	r2, #3
 8007e96:	4650      	mov	r0, sl
 8007e98:	f7f8 f9aa 	bl	80001f0 <memchr>
 8007e9c:	b138      	cbz	r0, 8007eae <_vfiprintf_r+0x176>
 8007e9e:	9b04      	ldr	r3, [sp, #16]
 8007ea0:	eba0 000a 	sub.w	r0, r0, sl
 8007ea4:	2240      	movs	r2, #64	@ 0x40
 8007ea6:	4082      	lsls	r2, r0
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	3401      	adds	r4, #1
 8007eac:	9304      	str	r3, [sp, #16]
 8007eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb2:	4829      	ldr	r0, [pc, #164]	@ (8007f58 <_vfiprintf_r+0x220>)
 8007eb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007eb8:	2206      	movs	r2, #6
 8007eba:	f7f8 f999 	bl	80001f0 <memchr>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d03f      	beq.n	8007f42 <_vfiprintf_r+0x20a>
 8007ec2:	4b26      	ldr	r3, [pc, #152]	@ (8007f5c <_vfiprintf_r+0x224>)
 8007ec4:	bb1b      	cbnz	r3, 8007f0e <_vfiprintf_r+0x1d6>
 8007ec6:	9b03      	ldr	r3, [sp, #12]
 8007ec8:	3307      	adds	r3, #7
 8007eca:	f023 0307 	bic.w	r3, r3, #7
 8007ece:	3308      	adds	r3, #8
 8007ed0:	9303      	str	r3, [sp, #12]
 8007ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed4:	443b      	add	r3, r7
 8007ed6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ed8:	e76a      	b.n	8007db0 <_vfiprintf_r+0x78>
 8007eda:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ede:	460c      	mov	r4, r1
 8007ee0:	2001      	movs	r0, #1
 8007ee2:	e7a8      	b.n	8007e36 <_vfiprintf_r+0xfe>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	3401      	adds	r4, #1
 8007ee8:	9305      	str	r3, [sp, #20]
 8007eea:	4619      	mov	r1, r3
 8007eec:	f04f 0c0a 	mov.w	ip, #10
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ef6:	3a30      	subs	r2, #48	@ 0x30
 8007ef8:	2a09      	cmp	r2, #9
 8007efa:	d903      	bls.n	8007f04 <_vfiprintf_r+0x1cc>
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d0c6      	beq.n	8007e8e <_vfiprintf_r+0x156>
 8007f00:	9105      	str	r1, [sp, #20]
 8007f02:	e7c4      	b.n	8007e8e <_vfiprintf_r+0x156>
 8007f04:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f08:	4604      	mov	r4, r0
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e7f0      	b.n	8007ef0 <_vfiprintf_r+0x1b8>
 8007f0e:	ab03      	add	r3, sp, #12
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	462a      	mov	r2, r5
 8007f14:	4b12      	ldr	r3, [pc, #72]	@ (8007f60 <_vfiprintf_r+0x228>)
 8007f16:	a904      	add	r1, sp, #16
 8007f18:	4630      	mov	r0, r6
 8007f1a:	f7fd fbdb 	bl	80056d4 <_printf_float>
 8007f1e:	4607      	mov	r7, r0
 8007f20:	1c78      	adds	r0, r7, #1
 8007f22:	d1d6      	bne.n	8007ed2 <_vfiprintf_r+0x19a>
 8007f24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f26:	07d9      	lsls	r1, r3, #31
 8007f28:	d405      	bmi.n	8007f36 <_vfiprintf_r+0x1fe>
 8007f2a:	89ab      	ldrh	r3, [r5, #12]
 8007f2c:	059a      	lsls	r2, r3, #22
 8007f2e:	d402      	bmi.n	8007f36 <_vfiprintf_r+0x1fe>
 8007f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f32:	f7fe f92b 	bl	800618c <__retarget_lock_release_recursive>
 8007f36:	89ab      	ldrh	r3, [r5, #12]
 8007f38:	065b      	lsls	r3, r3, #25
 8007f3a:	f53f af1f 	bmi.w	8007d7c <_vfiprintf_r+0x44>
 8007f3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f40:	e71e      	b.n	8007d80 <_vfiprintf_r+0x48>
 8007f42:	ab03      	add	r3, sp, #12
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	462a      	mov	r2, r5
 8007f48:	4b05      	ldr	r3, [pc, #20]	@ (8007f60 <_vfiprintf_r+0x228>)
 8007f4a:	a904      	add	r1, sp, #16
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f7fd fe59 	bl	8005c04 <_printf_i>
 8007f52:	e7e4      	b.n	8007f1e <_vfiprintf_r+0x1e6>
 8007f54:	08008498 	.word	0x08008498
 8007f58:	080084a2 	.word	0x080084a2
 8007f5c:	080056d5 	.word	0x080056d5
 8007f60:	08007d15 	.word	0x08007d15
 8007f64:	0800849e 	.word	0x0800849e

08007f68 <__swbuf_r>:
 8007f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6a:	460e      	mov	r6, r1
 8007f6c:	4614      	mov	r4, r2
 8007f6e:	4605      	mov	r5, r0
 8007f70:	b118      	cbz	r0, 8007f7a <__swbuf_r+0x12>
 8007f72:	6a03      	ldr	r3, [r0, #32]
 8007f74:	b90b      	cbnz	r3, 8007f7a <__swbuf_r+0x12>
 8007f76:	f7fd fff1 	bl	8005f5c <__sinit>
 8007f7a:	69a3      	ldr	r3, [r4, #24]
 8007f7c:	60a3      	str	r3, [r4, #8]
 8007f7e:	89a3      	ldrh	r3, [r4, #12]
 8007f80:	071a      	lsls	r2, r3, #28
 8007f82:	d501      	bpl.n	8007f88 <__swbuf_r+0x20>
 8007f84:	6923      	ldr	r3, [r4, #16]
 8007f86:	b943      	cbnz	r3, 8007f9a <__swbuf_r+0x32>
 8007f88:	4621      	mov	r1, r4
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	f000 f82a 	bl	8007fe4 <__swsetup_r>
 8007f90:	b118      	cbz	r0, 8007f9a <__swbuf_r+0x32>
 8007f92:	f04f 37ff 	mov.w	r7, #4294967295
 8007f96:	4638      	mov	r0, r7
 8007f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f9a:	6823      	ldr	r3, [r4, #0]
 8007f9c:	6922      	ldr	r2, [r4, #16]
 8007f9e:	1a98      	subs	r0, r3, r2
 8007fa0:	6963      	ldr	r3, [r4, #20]
 8007fa2:	b2f6      	uxtb	r6, r6
 8007fa4:	4283      	cmp	r3, r0
 8007fa6:	4637      	mov	r7, r6
 8007fa8:	dc05      	bgt.n	8007fb6 <__swbuf_r+0x4e>
 8007faa:	4621      	mov	r1, r4
 8007fac:	4628      	mov	r0, r5
 8007fae:	f7ff fd99 	bl	8007ae4 <_fflush_r>
 8007fb2:	2800      	cmp	r0, #0
 8007fb4:	d1ed      	bne.n	8007f92 <__swbuf_r+0x2a>
 8007fb6:	68a3      	ldr	r3, [r4, #8]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	60a3      	str	r3, [r4, #8]
 8007fbc:	6823      	ldr	r3, [r4, #0]
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	6022      	str	r2, [r4, #0]
 8007fc2:	701e      	strb	r6, [r3, #0]
 8007fc4:	6962      	ldr	r2, [r4, #20]
 8007fc6:	1c43      	adds	r3, r0, #1
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d004      	beq.n	8007fd6 <__swbuf_r+0x6e>
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	07db      	lsls	r3, r3, #31
 8007fd0:	d5e1      	bpl.n	8007f96 <__swbuf_r+0x2e>
 8007fd2:	2e0a      	cmp	r6, #10
 8007fd4:	d1df      	bne.n	8007f96 <__swbuf_r+0x2e>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4628      	mov	r0, r5
 8007fda:	f7ff fd83 	bl	8007ae4 <_fflush_r>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	d0d9      	beq.n	8007f96 <__swbuf_r+0x2e>
 8007fe2:	e7d6      	b.n	8007f92 <__swbuf_r+0x2a>

08007fe4 <__swsetup_r>:
 8007fe4:	b538      	push	{r3, r4, r5, lr}
 8007fe6:	4b29      	ldr	r3, [pc, #164]	@ (800808c <__swsetup_r+0xa8>)
 8007fe8:	4605      	mov	r5, r0
 8007fea:	6818      	ldr	r0, [r3, #0]
 8007fec:	460c      	mov	r4, r1
 8007fee:	b118      	cbz	r0, 8007ff8 <__swsetup_r+0x14>
 8007ff0:	6a03      	ldr	r3, [r0, #32]
 8007ff2:	b90b      	cbnz	r3, 8007ff8 <__swsetup_r+0x14>
 8007ff4:	f7fd ffb2 	bl	8005f5c <__sinit>
 8007ff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ffc:	0719      	lsls	r1, r3, #28
 8007ffe:	d422      	bmi.n	8008046 <__swsetup_r+0x62>
 8008000:	06da      	lsls	r2, r3, #27
 8008002:	d407      	bmi.n	8008014 <__swsetup_r+0x30>
 8008004:	2209      	movs	r2, #9
 8008006:	602a      	str	r2, [r5, #0]
 8008008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800800c:	81a3      	strh	r3, [r4, #12]
 800800e:	f04f 30ff 	mov.w	r0, #4294967295
 8008012:	e033      	b.n	800807c <__swsetup_r+0x98>
 8008014:	0758      	lsls	r0, r3, #29
 8008016:	d512      	bpl.n	800803e <__swsetup_r+0x5a>
 8008018:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800801a:	b141      	cbz	r1, 800802e <__swsetup_r+0x4a>
 800801c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008020:	4299      	cmp	r1, r3
 8008022:	d002      	beq.n	800802a <__swsetup_r+0x46>
 8008024:	4628      	mov	r0, r5
 8008026:	f7fe feff 	bl	8006e28 <_free_r>
 800802a:	2300      	movs	r3, #0
 800802c:	6363      	str	r3, [r4, #52]	@ 0x34
 800802e:	89a3      	ldrh	r3, [r4, #12]
 8008030:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008034:	81a3      	strh	r3, [r4, #12]
 8008036:	2300      	movs	r3, #0
 8008038:	6063      	str	r3, [r4, #4]
 800803a:	6923      	ldr	r3, [r4, #16]
 800803c:	6023      	str	r3, [r4, #0]
 800803e:	89a3      	ldrh	r3, [r4, #12]
 8008040:	f043 0308 	orr.w	r3, r3, #8
 8008044:	81a3      	strh	r3, [r4, #12]
 8008046:	6923      	ldr	r3, [r4, #16]
 8008048:	b94b      	cbnz	r3, 800805e <__swsetup_r+0x7a>
 800804a:	89a3      	ldrh	r3, [r4, #12]
 800804c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008054:	d003      	beq.n	800805e <__swsetup_r+0x7a>
 8008056:	4621      	mov	r1, r4
 8008058:	4628      	mov	r0, r5
 800805a:	f000 f883 	bl	8008164 <__smakebuf_r>
 800805e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008062:	f013 0201 	ands.w	r2, r3, #1
 8008066:	d00a      	beq.n	800807e <__swsetup_r+0x9a>
 8008068:	2200      	movs	r2, #0
 800806a:	60a2      	str	r2, [r4, #8]
 800806c:	6962      	ldr	r2, [r4, #20]
 800806e:	4252      	negs	r2, r2
 8008070:	61a2      	str	r2, [r4, #24]
 8008072:	6922      	ldr	r2, [r4, #16]
 8008074:	b942      	cbnz	r2, 8008088 <__swsetup_r+0xa4>
 8008076:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800807a:	d1c5      	bne.n	8008008 <__swsetup_r+0x24>
 800807c:	bd38      	pop	{r3, r4, r5, pc}
 800807e:	0799      	lsls	r1, r3, #30
 8008080:	bf58      	it	pl
 8008082:	6962      	ldrpl	r2, [r4, #20]
 8008084:	60a2      	str	r2, [r4, #8]
 8008086:	e7f4      	b.n	8008072 <__swsetup_r+0x8e>
 8008088:	2000      	movs	r0, #0
 800808a:	e7f7      	b.n	800807c <__swsetup_r+0x98>
 800808c:	20000018 	.word	0x20000018

08008090 <_raise_r>:
 8008090:	291f      	cmp	r1, #31
 8008092:	b538      	push	{r3, r4, r5, lr}
 8008094:	4605      	mov	r5, r0
 8008096:	460c      	mov	r4, r1
 8008098:	d904      	bls.n	80080a4 <_raise_r+0x14>
 800809a:	2316      	movs	r3, #22
 800809c:	6003      	str	r3, [r0, #0]
 800809e:	f04f 30ff 	mov.w	r0, #4294967295
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80080a6:	b112      	cbz	r2, 80080ae <_raise_r+0x1e>
 80080a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80080ac:	b94b      	cbnz	r3, 80080c2 <_raise_r+0x32>
 80080ae:	4628      	mov	r0, r5
 80080b0:	f000 f830 	bl	8008114 <_getpid_r>
 80080b4:	4622      	mov	r2, r4
 80080b6:	4601      	mov	r1, r0
 80080b8:	4628      	mov	r0, r5
 80080ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080be:	f000 b817 	b.w	80080f0 <_kill_r>
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d00a      	beq.n	80080dc <_raise_r+0x4c>
 80080c6:	1c59      	adds	r1, r3, #1
 80080c8:	d103      	bne.n	80080d2 <_raise_r+0x42>
 80080ca:	2316      	movs	r3, #22
 80080cc:	6003      	str	r3, [r0, #0]
 80080ce:	2001      	movs	r0, #1
 80080d0:	e7e7      	b.n	80080a2 <_raise_r+0x12>
 80080d2:	2100      	movs	r1, #0
 80080d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80080d8:	4620      	mov	r0, r4
 80080da:	4798      	blx	r3
 80080dc:	2000      	movs	r0, #0
 80080de:	e7e0      	b.n	80080a2 <_raise_r+0x12>

080080e0 <raise>:
 80080e0:	4b02      	ldr	r3, [pc, #8]	@ (80080ec <raise+0xc>)
 80080e2:	4601      	mov	r1, r0
 80080e4:	6818      	ldr	r0, [r3, #0]
 80080e6:	f7ff bfd3 	b.w	8008090 <_raise_r>
 80080ea:	bf00      	nop
 80080ec:	20000018 	.word	0x20000018

080080f0 <_kill_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4d07      	ldr	r5, [pc, #28]	@ (8008110 <_kill_r+0x20>)
 80080f4:	2300      	movs	r3, #0
 80080f6:	4604      	mov	r4, r0
 80080f8:	4608      	mov	r0, r1
 80080fa:	4611      	mov	r1, r2
 80080fc:	602b      	str	r3, [r5, #0]
 80080fe:	f7f9 fb40 	bl	8001782 <_kill>
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	d102      	bne.n	800810c <_kill_r+0x1c>
 8008106:	682b      	ldr	r3, [r5, #0]
 8008108:	b103      	cbz	r3, 800810c <_kill_r+0x1c>
 800810a:	6023      	str	r3, [r4, #0]
 800810c:	bd38      	pop	{r3, r4, r5, pc}
 800810e:	bf00      	nop
 8008110:	20000b3c 	.word	0x20000b3c

08008114 <_getpid_r>:
 8008114:	f7f9 bb2d 	b.w	8001772 <_getpid>

08008118 <__swhatbuf_r>:
 8008118:	b570      	push	{r4, r5, r6, lr}
 800811a:	460c      	mov	r4, r1
 800811c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008120:	2900      	cmp	r1, #0
 8008122:	b096      	sub	sp, #88	@ 0x58
 8008124:	4615      	mov	r5, r2
 8008126:	461e      	mov	r6, r3
 8008128:	da0d      	bge.n	8008146 <__swhatbuf_r+0x2e>
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008130:	f04f 0100 	mov.w	r1, #0
 8008134:	bf14      	ite	ne
 8008136:	2340      	movne	r3, #64	@ 0x40
 8008138:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800813c:	2000      	movs	r0, #0
 800813e:	6031      	str	r1, [r6, #0]
 8008140:	602b      	str	r3, [r5, #0]
 8008142:	b016      	add	sp, #88	@ 0x58
 8008144:	bd70      	pop	{r4, r5, r6, pc}
 8008146:	466a      	mov	r2, sp
 8008148:	f000 f848 	bl	80081dc <_fstat_r>
 800814c:	2800      	cmp	r0, #0
 800814e:	dbec      	blt.n	800812a <__swhatbuf_r+0x12>
 8008150:	9901      	ldr	r1, [sp, #4]
 8008152:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008156:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800815a:	4259      	negs	r1, r3
 800815c:	4159      	adcs	r1, r3
 800815e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008162:	e7eb      	b.n	800813c <__swhatbuf_r+0x24>

08008164 <__smakebuf_r>:
 8008164:	898b      	ldrh	r3, [r1, #12]
 8008166:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008168:	079d      	lsls	r5, r3, #30
 800816a:	4606      	mov	r6, r0
 800816c:	460c      	mov	r4, r1
 800816e:	d507      	bpl.n	8008180 <__smakebuf_r+0x1c>
 8008170:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	6123      	str	r3, [r4, #16]
 8008178:	2301      	movs	r3, #1
 800817a:	6163      	str	r3, [r4, #20]
 800817c:	b003      	add	sp, #12
 800817e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008180:	ab01      	add	r3, sp, #4
 8008182:	466a      	mov	r2, sp
 8008184:	f7ff ffc8 	bl	8008118 <__swhatbuf_r>
 8008188:	9f00      	ldr	r7, [sp, #0]
 800818a:	4605      	mov	r5, r0
 800818c:	4639      	mov	r1, r7
 800818e:	4630      	mov	r0, r6
 8008190:	f7fe febe 	bl	8006f10 <_malloc_r>
 8008194:	b948      	cbnz	r0, 80081aa <__smakebuf_r+0x46>
 8008196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819a:	059a      	lsls	r2, r3, #22
 800819c:	d4ee      	bmi.n	800817c <__smakebuf_r+0x18>
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	f043 0302 	orr.w	r3, r3, #2
 80081a6:	81a3      	strh	r3, [r4, #12]
 80081a8:	e7e2      	b.n	8008170 <__smakebuf_r+0xc>
 80081aa:	89a3      	ldrh	r3, [r4, #12]
 80081ac:	6020      	str	r0, [r4, #0]
 80081ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081b2:	81a3      	strh	r3, [r4, #12]
 80081b4:	9b01      	ldr	r3, [sp, #4]
 80081b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80081ba:	b15b      	cbz	r3, 80081d4 <__smakebuf_r+0x70>
 80081bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081c0:	4630      	mov	r0, r6
 80081c2:	f000 f81d 	bl	8008200 <_isatty_r>
 80081c6:	b128      	cbz	r0, 80081d4 <__smakebuf_r+0x70>
 80081c8:	89a3      	ldrh	r3, [r4, #12]
 80081ca:	f023 0303 	bic.w	r3, r3, #3
 80081ce:	f043 0301 	orr.w	r3, r3, #1
 80081d2:	81a3      	strh	r3, [r4, #12]
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	431d      	orrs	r5, r3
 80081d8:	81a5      	strh	r5, [r4, #12]
 80081da:	e7cf      	b.n	800817c <__smakebuf_r+0x18>

080081dc <_fstat_r>:
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	4d07      	ldr	r5, [pc, #28]	@ (80081fc <_fstat_r+0x20>)
 80081e0:	2300      	movs	r3, #0
 80081e2:	4604      	mov	r4, r0
 80081e4:	4608      	mov	r0, r1
 80081e6:	4611      	mov	r1, r2
 80081e8:	602b      	str	r3, [r5, #0]
 80081ea:	f7f9 fb2a 	bl	8001842 <_fstat>
 80081ee:	1c43      	adds	r3, r0, #1
 80081f0:	d102      	bne.n	80081f8 <_fstat_r+0x1c>
 80081f2:	682b      	ldr	r3, [r5, #0]
 80081f4:	b103      	cbz	r3, 80081f8 <_fstat_r+0x1c>
 80081f6:	6023      	str	r3, [r4, #0]
 80081f8:	bd38      	pop	{r3, r4, r5, pc}
 80081fa:	bf00      	nop
 80081fc:	20000b3c 	.word	0x20000b3c

08008200 <_isatty_r>:
 8008200:	b538      	push	{r3, r4, r5, lr}
 8008202:	4d06      	ldr	r5, [pc, #24]	@ (800821c <_isatty_r+0x1c>)
 8008204:	2300      	movs	r3, #0
 8008206:	4604      	mov	r4, r0
 8008208:	4608      	mov	r0, r1
 800820a:	602b      	str	r3, [r5, #0]
 800820c:	f7f9 fb29 	bl	8001862 <_isatty>
 8008210:	1c43      	adds	r3, r0, #1
 8008212:	d102      	bne.n	800821a <_isatty_r+0x1a>
 8008214:	682b      	ldr	r3, [r5, #0]
 8008216:	b103      	cbz	r3, 800821a <_isatty_r+0x1a>
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	bd38      	pop	{r3, r4, r5, pc}
 800821c:	20000b3c 	.word	0x20000b3c

08008220 <_init>:
 8008220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008222:	bf00      	nop
 8008224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008226:	bc08      	pop	{r3}
 8008228:	469e      	mov	lr, r3
 800822a:	4770      	bx	lr

0800822c <_fini>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	bf00      	nop
 8008230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008232:	bc08      	pop	{r3}
 8008234:	469e      	mov	lr, r3
 8008236:	4770      	bx	lr
