INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'demux' [D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/demux.v:1]
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fifo' [D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/fifo.v:1]
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [D:/CVLSI/lab7/lab7/lab7.srcs/sources_1/imports/hdl/memory.v:1]
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sim_1/imports/sim/svbt_base_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sim_1/imports/sim/svbt_channel_out_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab7/lab7/lab7.srcs/sim_1/imports/sim/svbt_environment.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'svbt_packet' is not declared [D:/CVLSI/lab7/lab7/lab7.srcs/sim_1/imports/sim/svbt_data_in_generator.sv:27]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [D:/CVLSI/lab7/lab7/lab7.srcs/sim_1/imports/sim/svbt_channel_out_monitor.sv:52]
