{
  "module_name": "sdw_registers.h",
  "hash_id": "b35702b3a5bc45d25270f07ae99b6a78a82873e1accde396a3a7156c6b558c4e",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/soundwire/sdw_registers.h",
  "human_readable_source": " \n \n\n#ifndef __SDW_REGISTERS_H\n#define __SDW_REGISTERS_H\n\n \n#define SDW_REGADDR\t\t\t\tGENMASK(14, 0)\n#define SDW_SCP_ADDRPAGE2_MASK\t\t\tGENMASK(22, 15)\n#define SDW_SCP_ADDRPAGE1_MASK\t\t\tGENMASK(30, 23)\n\n#define SDW_REG_NO_PAGE\t\t\t\t0x00008000\n#define SDW_REG_OPTIONAL_PAGE\t\t\t0x00010000\n#define SDW_REG_MAX\t\t\t\t0x80000000\n\n#define SDW_DPN_SIZE\t\t\t\t0x100\n#define SDW_BANK1_OFFSET\t\t\t0x10\n\n \n\n \n#define SDW_DP0_INT\t\t\t\t0x0\n#define SDW_DP0_INTMASK\t\t\t\t0x1\n#define SDW_DP0_PORTCTRL\t\t\t0x2\n#define SDW_DP0_BLOCKCTRL1\t\t\t0x3\n#define SDW_DP0_PREPARESTATUS\t\t\t0x4\n#define SDW_DP0_PREPARECTRL\t\t\t0x5\n\n#define SDW_DP0_INT_TEST_FAIL\t\t\tBIT(0)\n#define SDW_DP0_INT_PORT_READY\t\t\tBIT(1)\n#define SDW_DP0_INT_BRA_FAILURE\t\t\tBIT(2)\n#define SDW_DP0_SDCA_CASCADE\t\t\tBIT(3)\n \n#define SDW_DP0_INT_IMPDEF1\t\t\tBIT(5)\n#define SDW_DP0_INT_IMPDEF2\t\t\tBIT(6)\n#define SDW_DP0_INT_IMPDEF3\t\t\tBIT(7)\n#define SDW_DP0_INTERRUPTS\t\t\t(SDW_DP0_INT_TEST_FAIL | \\\n\t\t\t\t\t\t SDW_DP0_INT_PORT_READY | \\\n\t\t\t\t\t\t SDW_DP0_INT_BRA_FAILURE | \\\n\t\t\t\t\t\t SDW_DP0_INT_IMPDEF1 | \\\n\t\t\t\t\t\t SDW_DP0_INT_IMPDEF2 | \\\n\t\t\t\t\t\t SDW_DP0_INT_IMPDEF3)\n\n#define SDW_DP0_PORTCTRL_DATAMODE\t\tGENMASK(3, 2)\n#define SDW_DP0_PORTCTRL_NXTINVBANK\t\tBIT(4)\n#define SDW_DP0_PORTCTRL_BPT_PAYLD\t\tGENMASK(7, 6)\n\n#define SDW_DP0_CHANNELEN\t\t\t0x20\n#define SDW_DP0_SAMPLECTRL1\t\t\t0x22\n#define SDW_DP0_SAMPLECTRL2\t\t\t0x23\n#define SDW_DP0_OFFSETCTRL1\t\t\t0x24\n#define SDW_DP0_OFFSETCTRL2\t\t\t0x25\n#define SDW_DP0_HCTRL\t\t\t\t0x26\n#define SDW_DP0_LANECTRL\t\t\t0x28\n\n \n#define SDW_SCP_INT1\t\t\t\t0x40\n#define SDW_SCP_INTMASK1\t\t\t0x41\n\n#define SDW_SCP_INT1_PARITY\t\t\tBIT(0)\n#define SDW_SCP_INT1_BUS_CLASH\t\t\tBIT(1)\n#define SDW_SCP_INT1_IMPL_DEF\t\t\tBIT(2)\n#define SDW_SCP_INT1_SCP2_CASCADE\t\tBIT(7)\n#define SDW_SCP_INT1_PORT0_3\t\t\tGENMASK(6, 3)\n\n#define SDW_SCP_INTSTAT2\t\t\t0x42\n#define SDW_SCP_INTSTAT2_SCP3_CASCADE\t\tBIT(7)\n#define SDW_SCP_INTSTAT2_PORT4_10\t\tGENMASK(6, 0)\n\n#define SDW_SCP_INTSTAT3\t\t\t0x43\n#define SDW_SCP_INTSTAT3_PORT11_14\t\tGENMASK(3, 0)\n\n \n#define SDW_NUM_INT_STAT_REGISTERS\t\t3\n\n \n#define SDW_NUM_INT_CLEAR_REGISTERS\t\t1\n\n#define SDW_SCP_CTRL\t\t\t\t0x44\n#define SDW_SCP_CTRL_CLK_STP_NOW\t\tBIT(1)\n#define SDW_SCP_CTRL_FORCE_RESET\t\tBIT(7)\n\n#define SDW_SCP_STAT\t\t\t\t0x44\n#define SDW_SCP_STAT_CLK_STP_NF\t\t\tBIT(0)\n#define SDW_SCP_STAT_HPHY_NOK\t\t\tBIT(5)\n#define SDW_SCP_STAT_CURR_BANK\t\t\tBIT(6)\n\n#define SDW_SCP_SYSTEMCTRL\t\t\t0x45\n#define SDW_SCP_SYSTEMCTRL_CLK_STP_PREP\t\tBIT(0)\n#define SDW_SCP_SYSTEMCTRL_CLK_STP_MODE\t\tBIT(2)\n#define SDW_SCP_SYSTEMCTRL_WAKE_UP_EN\t\tBIT(3)\n#define SDW_SCP_SYSTEMCTRL_HIGH_PHY\t\tBIT(4)\n\n#define SDW_SCP_SYSTEMCTRL_CLK_STP_MODE0\t0\n#define SDW_SCP_SYSTEMCTRL_CLK_STP_MODE1\tBIT(2)\n\n#define SDW_SCP_DEVNUMBER\t\t\t0x46\n#define SDW_SCP_HIGH_PHY_CHECK\t\t\t0x47\n#define SDW_SCP_ADDRPAGE1\t\t\t0x48\n#define SDW_SCP_ADDRPAGE2\t\t\t0x49\n#define SDW_SCP_KEEPEREN\t\t\t0x4A\n#define SDW_SCP_BANKDELAY\t\t\t0x4B\n#define SDW_SCP_COMMIT\t\t\t\t0x4C\n\n#define SDW_SCP_BUS_CLOCK_BASE\t\t\t0x4D\n#define SDW_SCP_BASE_CLOCK_FREQ\t\t\tGENMASK(2, 0)\n#define SDW_SCP_BASE_CLOCK_UNKNOWN\t\t0x0\n#define SDW_SCP_BASE_CLOCK_19200000_HZ\t\t0x1\n#define SDW_SCP_BASE_CLOCK_24000000_HZ\t\t0x2\n#define SDW_SCP_BASE_CLOCK_24576000_HZ\t\t0x3\n#define SDW_SCP_BASE_CLOCK_22579200_HZ\t\t0x4\n#define SDW_SCP_BASE_CLOCK_32000000_HZ\t\t0x5\n#define SDW_SCP_BASE_CLOCK_RESERVED\t\t0x6\n#define SDW_SCP_BASE_CLOCK_IMP_DEF\t\t0x7\n\n \n#define SDW_SCP_TESTMODE\t\t\t0x4F\n#define SDW_SCP_DEVID_0\t\t\t\t0x50\n#define SDW_SCP_DEVID_1\t\t\t\t0x51\n#define SDW_SCP_DEVID_2\t\t\t\t0x52\n#define SDW_SCP_DEVID_3\t\t\t\t0x53\n#define SDW_SCP_DEVID_4\t\t\t\t0x54\n#define SDW_SCP_DEVID_5\t\t\t\t0x55\n\n \n#define SDW_SCP_SDCA_INT1\t\t\t0x58\n#define SDW_SCP_SDCA_INT_SDCA_0\t\t\tBIT(0)\n#define SDW_SCP_SDCA_INT_SDCA_1\t\t\tBIT(1)\n#define SDW_SCP_SDCA_INT_SDCA_2\t\t\tBIT(2)\n#define SDW_SCP_SDCA_INT_SDCA_3\t\t\tBIT(3)\n#define SDW_SCP_SDCA_INT_SDCA_4\t\t\tBIT(4)\n#define SDW_SCP_SDCA_INT_SDCA_5\t\t\tBIT(5)\n#define SDW_SCP_SDCA_INT_SDCA_6\t\t\tBIT(6)\n#define SDW_SCP_SDCA_INT_SDCA_7\t\t\tBIT(7)\n\n#define SDW_SCP_SDCA_INT2\t\t\t0x59\n#define SDW_SCP_SDCA_INT_SDCA_8\t\t\tBIT(0)\n#define SDW_SCP_SDCA_INT_SDCA_9\t\t\tBIT(1)\n#define SDW_SCP_SDCA_INT_SDCA_10\t\tBIT(2)\n#define SDW_SCP_SDCA_INT_SDCA_11\t\tBIT(3)\n#define SDW_SCP_SDCA_INT_SDCA_12\t\tBIT(4)\n#define SDW_SCP_SDCA_INT_SDCA_13\t\tBIT(5)\n#define SDW_SCP_SDCA_INT_SDCA_14\t\tBIT(6)\n#define SDW_SCP_SDCA_INT_SDCA_15\t\tBIT(7)\n\n#define SDW_SCP_SDCA_INT3\t\t\t0x5A\n#define SDW_SCP_SDCA_INT_SDCA_16\t\tBIT(0)\n#define SDW_SCP_SDCA_INT_SDCA_17\t\tBIT(1)\n#define SDW_SCP_SDCA_INT_SDCA_18\t\tBIT(2)\n#define SDW_SCP_SDCA_INT_SDCA_19\t\tBIT(3)\n#define SDW_SCP_SDCA_INT_SDCA_20\t\tBIT(4)\n#define SDW_SCP_SDCA_INT_SDCA_21\t\tBIT(5)\n#define SDW_SCP_SDCA_INT_SDCA_22\t\tBIT(6)\n#define SDW_SCP_SDCA_INT_SDCA_23\t\tBIT(7)\n\n#define SDW_SCP_SDCA_INT4\t\t\t0x5B\n#define SDW_SCP_SDCA_INT_SDCA_24\t\tBIT(0)\n#define SDW_SCP_SDCA_INT_SDCA_25\t\tBIT(1)\n#define SDW_SCP_SDCA_INT_SDCA_26\t\tBIT(2)\n#define SDW_SCP_SDCA_INT_SDCA_27\t\tBIT(3)\n#define SDW_SCP_SDCA_INT_SDCA_28\t\tBIT(4)\n#define SDW_SCP_SDCA_INT_SDCA_29\t\tBIT(5)\n#define SDW_SCP_SDCA_INT_SDCA_30\t\tBIT(6)\n \n\n#define SDW_SCP_SDCA_INTMASK1\t\t\t0x5C\n#define SDW_SCP_SDCA_INTMASK_SDCA_0\t\tBIT(0)\n#define SDW_SCP_SDCA_INTMASK_SDCA_1\t\tBIT(1)\n#define SDW_SCP_SDCA_INTMASK_SDCA_2\t\tBIT(2)\n#define SDW_SCP_SDCA_INTMASK_SDCA_3\t\tBIT(3)\n#define SDW_SCP_SDCA_INTMASK_SDCA_4\t\tBIT(4)\n#define SDW_SCP_SDCA_INTMASK_SDCA_5\t\tBIT(5)\n#define SDW_SCP_SDCA_INTMASK_SDCA_6\t\tBIT(6)\n#define SDW_SCP_SDCA_INTMASK_SDCA_7\t\tBIT(7)\n\n#define SDW_SCP_SDCA_INTMASK2\t\t\t0x5D\n#define SDW_SCP_SDCA_INTMASK_SDCA_8\t\tBIT(0)\n#define SDW_SCP_SDCA_INTMASK_SDCA_9\t\tBIT(1)\n#define SDW_SCP_SDCA_INTMASK_SDCA_10\t\tBIT(2)\n#define SDW_SCP_SDCA_INTMASK_SDCA_11\t\tBIT(3)\n#define SDW_SCP_SDCA_INTMASK_SDCA_12\t\tBIT(4)\n#define SDW_SCP_SDCA_INTMASK_SDCA_13\t\tBIT(5)\n#define SDW_SCP_SDCA_INTMASK_SDCA_14\t\tBIT(6)\n#define SDW_SCP_SDCA_INTMASK_SDCA_15\t\tBIT(7)\n\n#define SDW_SCP_SDCA_INTMASK3\t\t\t0x5E\n#define SDW_SCP_SDCA_INTMASK_SDCA_16\t\tBIT(0)\n#define SDW_SCP_SDCA_INTMASK_SDCA_17\t\tBIT(1)\n#define SDW_SCP_SDCA_INTMASK_SDCA_18\t\tBIT(2)\n#define SDW_SCP_SDCA_INTMASK_SDCA_19\t\tBIT(3)\n#define SDW_SCP_SDCA_INTMASK_SDCA_20\t\tBIT(4)\n#define SDW_SCP_SDCA_INTMASK_SDCA_21\t\tBIT(5)\n#define SDW_SCP_SDCA_INTMASK_SDCA_22\t\tBIT(6)\n#define SDW_SCP_SDCA_INTMASK_SDCA_23\t\tBIT(7)\n\n#define SDW_SCP_SDCA_INTMASK4\t\t\t0x5F\n#define SDW_SCP_SDCA_INTMASK_SDCA_24\t\tBIT(0)\n#define SDW_SCP_SDCA_INTMASK_SDCA_25\t\tBIT(1)\n#define SDW_SCP_SDCA_INTMASK_SDCA_26\t\tBIT(2)\n#define SDW_SCP_SDCA_INTMASK_SDCA_27\t\tBIT(3)\n#define SDW_SCP_SDCA_INTMASK_SDCA_28\t\tBIT(4)\n#define SDW_SCP_SDCA_INTMASK_SDCA_29\t\tBIT(5)\n#define SDW_SCP_SDCA_INTMASK_SDCA_30\t\tBIT(6)\n \n\n \n#define SDW_SCP_FRAMECTRL_B0\t\t\t0x60\n#define SDW_SCP_FRAMECTRL_B1\t\t\t(0x60 + SDW_BANK1_OFFSET)\n#define SDW_SCP_NEXTFRAME_B0\t\t\t0x61\n#define SDW_SCP_NEXTFRAME_B1\t\t\t(0x61 + SDW_BANK1_OFFSET)\n\n#define SDW_SCP_BUSCLOCK_SCALE_B0\t\t0x62\n#define SDW_SCP_BUSCLOCK_SCALE_B1\t\t(0x62 + SDW_BANK1_OFFSET)\n#define SDW_SCP_CLOCK_SCALE\t\t\tGENMASK(3, 0)\n\n \n#define SDW_SCP_PHY_OUT_CTRL_0\t\t\t0x80\n#define SDW_SCP_PHY_OUT_CTRL_1\t\t\t0x81\n#define SDW_SCP_PHY_OUT_CTRL_2\t\t\t0x82\n#define SDW_SCP_PHY_OUT_CTRL_3\t\t\t0x83\n#define SDW_SCP_PHY_OUT_CTRL_4\t\t\t0x84\n#define SDW_SCP_PHY_OUT_CTRL_5\t\t\t0x85\n#define SDW_SCP_PHY_OUT_CTRL_6\t\t\t0x86\n#define SDW_SCP_PHY_OUT_CTRL_7\t\t\t0x87\n\n#define SDW_SCP_CAP_LOAD_CTRL\t\t\tGENMASK(2, 0)\n#define SDW_SCP_DRIVE_STRENGTH_CTRL\t\tGENMASK(5, 3)\n#define SDW_SCP_SLEW_TIME_CTRL\t\t\tGENMASK(7, 6)\n\n \n#define SDW_DPN_INT(n)\t\t\t\t(0x0 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_INTMASK(n)\t\t\t(0x1 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_PORTCTRL(n)\t\t\t(0x2 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_BLOCKCTRL1(n)\t\t\t(0x3 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_PREPARESTATUS(n)\t\t(0x4 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_PREPARECTRL(n)\t\t\t(0x5 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_INT_TEST_FAIL\t\t\tBIT(0)\n#define SDW_DPN_INT_PORT_READY\t\t\tBIT(1)\n#define SDW_DPN_INT_IMPDEF1\t\t\tBIT(5)\n#define SDW_DPN_INT_IMPDEF2\t\t\tBIT(6)\n#define SDW_DPN_INT_IMPDEF3\t\t\tBIT(7)\n#define SDW_DPN_INTERRUPTS\t\t\t(SDW_DPN_INT_TEST_FAIL | \\\n\t\t\t\t\t\t SDW_DPN_INT_PORT_READY | \\\n\t\t\t\t\t\t SDW_DPN_INT_IMPDEF1 | \\\n\t\t\t\t\t\t SDW_DPN_INT_IMPDEF2 | \\\n\t\t\t\t\t\t SDW_DPN_INT_IMPDEF3)\n\n#define SDW_DPN_PORTCTRL_FLOWMODE\t\tGENMASK(1, 0)\n#define SDW_DPN_PORTCTRL_DATAMODE\t\tGENMASK(3, 2)\n#define SDW_DPN_PORTCTRL_NXTINVBANK\t\tBIT(4)\n\n#define SDW_DPN_BLOCKCTRL1_WDLEN\t\tGENMASK(5, 0)\n\n#define SDW_DPN_PREPARECTRL_CH_PREP\t\tGENMASK(7, 0)\n\n#define SDW_DPN_CHANNELEN_B0(n)\t\t\t(0x20 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_CHANNELEN_B1(n)\t\t\t(0x30 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_BLOCKCTRL2_B0(n)\t\t(0x21 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_BLOCKCTRL2_B1(n)\t\t(0x31 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_SAMPLECTRL1_B0(n)\t\t(0x22 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_SAMPLECTRL1_B1(n)\t\t(0x32 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_SAMPLECTRL2_B0(n)\t\t(0x23 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_SAMPLECTRL2_B1(n)\t\t(0x33 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_OFFSETCTRL1_B0(n)\t\t(0x24 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_OFFSETCTRL1_B1(n)\t\t(0x34 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_OFFSETCTRL2_B0(n)\t\t(0x25 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_OFFSETCTRL2_B1(n)\t\t(0x35 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_HCTRL_B0(n)\t\t\t(0x26 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_HCTRL_B1(n)\t\t\t(0x36 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_BLOCKCTRL3_B0(n)\t\t(0x27 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_BLOCKCTRL3_B1(n)\t\t(0x37 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_LANECTRL_B0(n)\t\t\t(0x28 + SDW_DPN_SIZE * (n))\n#define SDW_DPN_LANECTRL_B1(n)\t\t\t(0x38 + SDW_DPN_SIZE * (n))\n\n#define SDW_DPN_SAMPLECTRL_LOW\t\t\tGENMASK(7, 0)\n#define SDW_DPN_SAMPLECTRL_HIGH\t\t\tGENMASK(15, 8)\n\n#define SDW_DPN_HCTRL_HSTART\t\t\tGENMASK(7, 4)\n#define SDW_DPN_HCTRL_HSTOP\t\t\tGENMASK(3, 0)\n\n#define SDW_NUM_CASC_PORT_INTSTAT1\t\t4\n#define SDW_CASC_PORT_START_INTSTAT1\t\t0\n#define SDW_CASC_PORT_MASK_INTSTAT1\t\t0x8\n#define SDW_CASC_PORT_REG_OFFSET_INTSTAT1\t0x0\n\n#define SDW_NUM_CASC_PORT_INTSTAT2\t\t7\n#define SDW_CASC_PORT_START_INTSTAT2\t\t4\n#define SDW_CASC_PORT_MASK_INTSTAT2\t\t1\n#define SDW_CASC_PORT_REG_OFFSET_INTSTAT2\t1\n\n#define SDW_NUM_CASC_PORT_INTSTAT3\t\t4\n#define SDW_CASC_PORT_START_INTSTAT3\t\t11\n#define SDW_CASC_PORT_MASK_INTSTAT3\t\t1\n#define SDW_CASC_PORT_REG_OFFSET_INTSTAT3\t2\n\n \n\n#define SDW_SDCA_CTL(fun, ent, ctl, ch)\t\t(BIT(30) |\t\t\t\\\n\t\t\t\t\t\t (((fun) & 0x7) << 22) |\t\\\n\t\t\t\t\t\t (((ent) & 0x40) << 15) |\t\\\n\t\t\t\t\t\t (((ent) & 0x3f) << 7) |\t\\\n\t\t\t\t\t\t (((ctl) & 0x30) << 15) |\t\\\n\t\t\t\t\t\t (((ctl) & 0x0f) << 3) |\t\\\n\t\t\t\t\t\t (((ch) & 0x38) << 12) |\t\\\n\t\t\t\t\t\t ((ch) & 0x07))\n\n#define SDW_SDCA_MBQ_CTL(reg)\t\t\t((reg) | BIT(13))\n#define SDW_SDCA_NEXT_CTL(reg)\t\t\t((reg) | BIT(14))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}