{
 "Files" : [
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/ADC8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_dpb/gowin_dpb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_rpll/gowin_rpll_327480.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_rpll/pll20480k.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_sdpb/gowin_sdpb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_sdpb/gowin_sdpb2048.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/gowin_sdpb/gowin_sdpb2k.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/lcd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/luni/Videos/FPGA/Docker/Volume/code/SonarScanner/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}