onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -expand -group lane_decoder_0 -group {Clock et resets} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_clk
add wave -noupdate -expand -group lane_decoder_0 -group {Clock et resets} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_reset
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/idle_character
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_phy_en
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/input_data
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Pixel clock et reset} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_clk
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Pixel clock et reset} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_reset_Meta1
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Pixel clock et reset} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_reset_Meta2
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Pixel clock et reset} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_reset
add wave -noupdate -expand -group lane_decoder_0 -color Gold -subitemconfig {/testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(11) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(10) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(9) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(8) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(7) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(6) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(5) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(4) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(3) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(2) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(1) {-color Gold} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data(0) {-color Gold}} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data
add wave -noupdate -expand -group lane_decoder_0 -color Cyan /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sync_code_detected
add wave -noupdate -expand -group lane_decoder_0 -color Gold /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_shift_register
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/pix_data_p1
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/idle_sequence_detected
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/dataCntr
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_0_valid
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_1_valid
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_2_valid
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_3_valid
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_valid
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_mux
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/lane_id
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_fifo_full
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_fifo_wen
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/hispi_state
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_0
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_1
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_2
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/packer_3
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/fifo_overrun
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/crc_enable
add wave -noupdate -expand -group lane_decoder_0 /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/flr_enable
add wave -noupdate -expand -group lane_decoder_0 -expand -group Sync /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/embeded_data
add wave -noupdate -expand -group lane_decoder_0 -expand -group Sync /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sof_flag
add wave -noupdate -expand -group lane_decoder_0 -expand -group Sync /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/eof_flag
add wave -noupdate -expand -group lane_decoder_0 -expand -group Sync /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/sol_flag
add wave -noupdate -expand -group lane_decoder_0 -expand -group Sync /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/eol_flag
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Output FiFo} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/fifo_read_clk
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Output FiFo} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/fifo_read_en
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Output FiFo} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/fifo_empty
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Output FiFo} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/fifo_read_data_valid
add wave -noupdate -expand -group lane_decoder_0 -expand -group {Output FiFo} /testbench_athena/DUT/system_i/axiHiSPi_0/U0/top_hispi_phy/G_lane_decoder(0)/inst_lane_decoder/fifo_read_data
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {887204350 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 206
configure wave -valuecolwidth 190
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 1
configure wave -timelineunits ns
update
WaveRestoreZoom {880510662 ps} {895135058 ps}
