-- Generated by vxx2ghdl
--
-- Generated by VASY
--
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY argmax_boog IS
PORT(
  clk	: IN STD_LOGIC;
  c_argmax	: IN STD_LOGIC;
  in_argmax_val	: IN STD_LOGIC_VECTOR(20 DOWNTO 0);
  in_argmax_index	: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
  out_argmax_index	: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
);
END argmax_boog;

ARCHITECTURE RTL OF argmax_boog IS
  SIGNAL not_in_argmax_val	: STD_LOGIC_VECTOR(19 DOWNTO 0);
  SIGNAL not_reg_argmax_val	: STD_LOGIC_VECTOR(20 DOWNTO 0);
  SIGNAL not_rtlcarry_2	: STD_LOGIC_VECTOR(20 DOWNTO 20);
  SIGNAL reg_argmax_val	: STD_LOGIC_VECTOR(20 DOWNTO 0);
  SIGNAL rtlalc_3	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL rtlcarry_2	: STD_LOGIC_VECTOR(19 DOWNTO 2);
  SIGNAL oa22_x2_sig	: STD_LOGIC;
  SIGNAL not_c_argmax	: STD_LOGIC;
  SIGNAL not_aux7	: STD_LOGIC;
  SIGNAL not_aux6	: STD_LOGIC;
  SIGNAL not_aux5	: STD_LOGIC;
  SIGNAL not_aux4	: STD_LOGIC;
  SIGNAL not_aux2	: STD_LOGIC;
  SIGNAL noa22_x1_sig	: STD_LOGIC;
  SIGNAL noa22_x1_2_sig	: STD_LOGIC;
  SIGNAL nmx2_x1_sig	: STD_LOGIC;
  SIGNAL na3_x1_sig	: STD_LOGIC;
  SIGNAL na3_x1_7_sig	: STD_LOGIC;
  SIGNAL na3_x1_6_sig	: STD_LOGIC;
  SIGNAL na3_x1_5_sig	: STD_LOGIC;
  SIGNAL na3_x1_4_sig	: STD_LOGIC;
  SIGNAL na3_x1_3_sig	: STD_LOGIC;
  SIGNAL na3_x1_2_sig	: STD_LOGIC;
  SIGNAL na2_x1_sig	: STD_LOGIC;
  SIGNAL na2_x1_5_sig	: STD_LOGIC;
  SIGNAL na2_x1_4_sig	: STD_LOGIC;
  SIGNAL na2_x1_3_sig	: STD_LOGIC;
  SIGNAL na2_x1_2_sig	: STD_LOGIC;
  SIGNAL inv_x2_sig	: STD_LOGIC;
  SIGNAL inv_x2_9_sig	: STD_LOGIC;
  SIGNAL inv_x2_8_sig	: STD_LOGIC;
  SIGNAL inv_x2_7_sig	: STD_LOGIC;
  SIGNAL inv_x2_6_sig	: STD_LOGIC;
  SIGNAL inv_x2_5_sig	: STD_LOGIC;
  SIGNAL inv_x2_4_sig	: STD_LOGIC;
  SIGNAL inv_x2_3_sig	: STD_LOGIC;
  SIGNAL inv_x2_2_sig	: STD_LOGIC;
  SIGNAL inv_x2_21_sig	: STD_LOGIC;
  SIGNAL inv_x2_20_sig	: STD_LOGIC;
  SIGNAL inv_x2_19_sig	: STD_LOGIC;
  SIGNAL inv_x2_18_sig	: STD_LOGIC;
  SIGNAL inv_x2_17_sig	: STD_LOGIC;
  SIGNAL inv_x2_16_sig	: STD_LOGIC;
  SIGNAL inv_x2_15_sig	: STD_LOGIC;
  SIGNAL inv_x2_14_sig	: STD_LOGIC;
  SIGNAL inv_x2_13_sig	: STD_LOGIC;
  SIGNAL inv_x2_12_sig	: STD_LOGIC;
  SIGNAL inv_x2_11_sig	: STD_LOGIC;
  SIGNAL inv_x2_10_sig	: STD_LOGIC;
  SIGNAL aux3	: STD_LOGIC;
  SIGNAL aux1	: STD_LOGIC;
  SIGNAL aux0	: STD_LOGIC;
  SIGNAL ao2o22_x2_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_9_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_8_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_7_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_6_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_5_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_4_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_3_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_2_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_15_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_14_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_13_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_12_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_11_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_10_sig	: STD_LOGIC;
  SIGNAL ao22_x2_sig	: STD_LOGIC;
  SIGNAL ao22_x2_6_sig	: STD_LOGIC;
  SIGNAL ao22_x2_5_sig	: STD_LOGIC;
  SIGNAL ao22_x2_4_sig	: STD_LOGIC;
  SIGNAL ao22_x2_3_sig	: STD_LOGIC;
  SIGNAL ao22_x2_2_sig	: STD_LOGIC;
  SIGNAL a3_x2_sig	: STD_LOGIC;
  SIGNAL a3_x2_2_sig	: STD_LOGIC;

  COMPONENT buf_x2
  PORT(
  i	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT sff1_x4
  PORT(
  ck	: IN STD_LOGIC;
  i	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT ao2o22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT na2_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT inv_x2
  PORT(
  i	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT oa22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT ao22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT na3_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT noa22_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT a3_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT nmx2_x1
  PORT(
  cmd	: IN STD_LOGIC;
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT oa2a2a23_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  i4	: IN STD_LOGIC;
  i5	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT oa2a22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT o2_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT a2_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT an12_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT noa2a2a23_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  i4	: IN STD_LOGIC;
  i5	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC
   );
  END COMPONENT;

  COMPONENT on12_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC
   );
  END COMPONENT;

BEGIN
  out_argmax_index_3_ins : buf_x2
  PORT MAP (
    i => rtlalc_3(3),
    q => out_argmax_index(3)
  );
  out_argmax_index_2_ins : buf_x2
  PORT MAP (
    i => rtlalc_3(2),
    q => out_argmax_index(2)
  );
  out_argmax_index_1_ins : buf_x2
  PORT MAP (
    i => rtlalc_3(1),
    q => out_argmax_index(1)
  );
  out_argmax_index_0_ins : buf_x2
  PORT MAP (
    i => rtlalc_3(0),
    q => out_argmax_index(0)
  );
  rtlalc_3_3_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_15_sig,
    q => rtlalc_3(3)
  );
  ao2o22_x2_15_ins : ao2o22_x2
  PORT MAP (
    i0 => na2_x1_5_sig,
    i1 => rtlalc_3(3),
    i2 => not_aux4,
    i3 => in_argmax_index(3),
    q => ao2o22_x2_15_sig
  );
  na2_x1_5_ins : na2_x1
  PORT MAP (
    i0 => not_aux5,
    i1 => not_aux6,
    nq => na2_x1_5_sig
  );
  rtlalc_3_2_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_14_sig,
    q => rtlalc_3(2)
  );
  ao2o22_x2_14_ins : ao2o22_x2
  PORT MAP (
    i0 => na2_x1_4_sig,
    i1 => rtlalc_3(2),
    i2 => not_aux4,
    i3 => in_argmax_index(2),
    q => ao2o22_x2_14_sig
  );
  na2_x1_4_ins : na2_x1
  PORT MAP (
    i0 => not_aux5,
    i1 => not_aux6,
    nq => na2_x1_4_sig
  );
  rtlalc_3_1_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_13_sig,
    q => rtlalc_3(1)
  );
  ao2o22_x2_13_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_index(1),
    i1 => not_aux4,
    i2 => inv_x2_21_sig,
    i3 => rtlalc_3(1),
    q => ao2o22_x2_13_sig
  );
  inv_x2_21_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_21_sig
  );
  rtlalc_3_0_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_12_sig,
    q => rtlalc_3(0)
  );
  ao2o22_x2_12_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_index(0),
    i1 => not_aux4,
    i2 => inv_x2_20_sig,
    i3 => rtlalc_3(0),
    q => ao2o22_x2_12_sig
  );
  inv_x2_20_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_20_sig
  );
  reg_argmax_val_20_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => oa22_x2_sig,
    q => reg_argmax_val(20)
  );
  oa22_x2_ins : oa22_x2
  PORT MAP (
    i0 => c_argmax,
    i1 => in_argmax_val(20),
    i2 => reg_argmax_val(20),
    q => oa22_x2_sig
  );
  reg_argmax_val_19_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao22_x2_6_sig,
    q => reg_argmax_val(19)
  );
  ao22_x2_6_ins : ao22_x2
  PORT MAP (
    i0 => reg_argmax_val(19),
    i1 => inv_x2_19_sig,
    i2 => na3_x1_7_sig,
    q => ao22_x2_6_sig
  );
  inv_x2_19_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_19_sig
  );
  na3_x1_7_ins : na3_x1
  PORT MAP (
    i0 => c_argmax,
    i1 => not_aux7,
    i2 => not_in_argmax_val(19),
    nq => na3_x1_7_sig
  );
  reg_argmax_val_18_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_11_sig,
    q => reg_argmax_val(18)
  );
  ao2o22_x2_11_ins : ao2o22_x2
  PORT MAP (
    i0 => na2_x1_3_sig,
    i1 => reg_argmax_val(18),
    i2 => not_aux4,
    i3 => in_argmax_val(18),
    q => ao2o22_x2_11_sig
  );
  na2_x1_3_ins : na2_x1
  PORT MAP (
    i0 => not_aux5,
    i1 => not_aux6,
    nq => na2_x1_3_sig
  );
  reg_argmax_val_17_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao22_x2_5_sig,
    q => reg_argmax_val(17)
  );
  ao22_x2_5_ins : ao22_x2
  PORT MAP (
    i0 => reg_argmax_val(17),
    i1 => inv_x2_18_sig,
    i2 => na3_x1_6_sig,
    q => ao22_x2_5_sig
  );
  inv_x2_18_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_18_sig
  );
  na3_x1_6_ins : na3_x1
  PORT MAP (
    i0 => c_argmax,
    i1 => not_aux7,
    i2 => not_in_argmax_val(17),
    nq => na3_x1_6_sig
  );
  reg_argmax_val_16_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao22_x2_4_sig,
    q => reg_argmax_val(16)
  );
  ao22_x2_4_ins : ao22_x2
  PORT MAP (
    i0 => reg_argmax_val(16),
    i1 => inv_x2_17_sig,
    i2 => na3_x1_5_sig,
    q => ao22_x2_4_sig
  );
  inv_x2_17_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_17_sig
  );
  na3_x1_5_ins : na3_x1
  PORT MAP (
    i0 => c_argmax,
    i1 => not_aux7,
    i2 => not_in_argmax_val(16),
    nq => na3_x1_5_sig
  );
  reg_argmax_val_15_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_10_sig,
    q => reg_argmax_val(15)
  );
  ao2o22_x2_10_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(15),
    i1 => not_aux4,
    i2 => inv_x2_16_sig,
    i3 => reg_argmax_val(15),
    q => ao2o22_x2_10_sig
  );
  inv_x2_16_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_16_sig
  );
  reg_argmax_val_14_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao22_x2_3_sig,
    q => reg_argmax_val(14)
  );
  ao22_x2_3_ins : ao22_x2
  PORT MAP (
    i0 => reg_argmax_val(14),
    i1 => inv_x2_15_sig,
    i2 => na3_x1_4_sig,
    q => ao22_x2_3_sig
  );
  inv_x2_15_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_15_sig
  );
  na3_x1_4_ins : na3_x1
  PORT MAP (
    i0 => c_argmax,
    i1 => not_aux7,
    i2 => not_in_argmax_val(14),
    nq => na3_x1_4_sig
  );
  reg_argmax_val_13_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_9_sig,
    q => reg_argmax_val(13)
  );
  ao2o22_x2_9_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(13),
    i1 => not_aux4,
    i2 => inv_x2_14_sig,
    i3 => reg_argmax_val(13),
    q => ao2o22_x2_9_sig
  );
  inv_x2_14_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_14_sig
  );
  reg_argmax_val_12_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_8_sig,
    q => reg_argmax_val(12)
  );
  ao2o22_x2_8_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(12),
    i1 => not_aux4,
    i2 => inv_x2_13_sig,
    i3 => reg_argmax_val(12),
    q => ao2o22_x2_8_sig
  );
  inv_x2_13_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_13_sig
  );
  reg_argmax_val_11_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_7_sig,
    q => reg_argmax_val(11)
  );
  ao2o22_x2_7_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(11),
    i1 => not_aux4,
    i2 => inv_x2_12_sig,
    i3 => reg_argmax_val(11),
    q => ao2o22_x2_7_sig
  );
  inv_x2_12_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_12_sig
  );
  reg_argmax_val_10_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao22_x2_2_sig,
    q => reg_argmax_val(10)
  );
  ao22_x2_2_ins : ao22_x2
  PORT MAP (
    i0 => reg_argmax_val(10),
    i1 => inv_x2_11_sig,
    i2 => na3_x1_3_sig,
    q => ao22_x2_2_sig
  );
  inv_x2_11_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_11_sig
  );
  na3_x1_3_ins : na3_x1
  PORT MAP (
    i0 => c_argmax,
    i1 => not_aux7,
    i2 => not_in_argmax_val(10),
    nq => na3_x1_3_sig
  );
  reg_argmax_val_9_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_6_sig,
    q => reg_argmax_val(9)
  );
  ao2o22_x2_6_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(9),
    i1 => not_aux4,
    i2 => inv_x2_10_sig,
    i3 => reg_argmax_val(9),
    q => ao2o22_x2_6_sig
  );
  inv_x2_10_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_10_sig
  );
  reg_argmax_val_8_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_5_sig,
    q => reg_argmax_val(8)
  );
  ao2o22_x2_5_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(8),
    i1 => not_aux4,
    i2 => inv_x2_9_sig,
    i3 => reg_argmax_val(8),
    q => ao2o22_x2_5_sig
  );
  inv_x2_9_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_9_sig
  );
  reg_argmax_val_7_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao22_x2_sig,
    q => reg_argmax_val(7)
  );
  ao22_x2_ins : ao22_x2
  PORT MAP (
    i0 => reg_argmax_val(7),
    i1 => inv_x2_8_sig,
    i2 => na3_x1_2_sig,
    q => ao22_x2_sig
  );
  inv_x2_8_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_8_sig
  );
  na3_x1_2_ins : na3_x1
  PORT MAP (
    i0 => c_argmax,
    i1 => not_aux7,
    i2 => not_in_argmax_val(7),
    nq => na3_x1_2_sig
  );
  reg_argmax_val_6_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_4_sig,
    q => reg_argmax_val(6)
  );
  ao2o22_x2_4_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(6),
    i1 => not_aux4,
    i2 => inv_x2_7_sig,
    i3 => reg_argmax_val(6),
    q => ao2o22_x2_4_sig
  );
  inv_x2_7_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_7_sig
  );
  reg_argmax_val_5_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_3_sig,
    q => reg_argmax_val(5)
  );
  ao2o22_x2_3_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(5),
    i1 => not_aux4,
    i2 => inv_x2_6_sig,
    i3 => reg_argmax_val(5),
    q => ao2o22_x2_3_sig
  );
  inv_x2_6_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_6_sig
  );
  reg_argmax_val_4_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_2_sig,
    q => reg_argmax_val(4)
  );
  ao2o22_x2_2_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(4),
    i1 => not_aux4,
    i2 => inv_x2_5_sig,
    i3 => reg_argmax_val(4),
    q => ao2o22_x2_2_sig
  );
  inv_x2_5_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_5_sig
  );
  reg_argmax_val_3_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => noa22_x1_2_sig,
    q => reg_argmax_val(3)
  );
  noa22_x1_2_ins : noa22_x1
  PORT MAP (
    i0 => not_aux4,
    i1 => inv_x2_4_sig,
    i2 => a3_x2_2_sig,
    nq => noa22_x1_2_sig
  );
  inv_x2_4_ins : inv_x2
  PORT MAP (
    i => reg_argmax_val(3),
    nq => inv_x2_4_sig
  );
  a3_x2_2_ins : a3_x2
  PORT MAP (
    i0 => not_in_argmax_val(3),
    i1 => not_aux2,
    i2 => aux3,
    q => a3_x2_2_sig
  );
  reg_argmax_val_2_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => ao2o22_x2_sig,
    q => reg_argmax_val(2)
  );
  ao2o22_x2_ins : ao2o22_x2
  PORT MAP (
    i0 => in_argmax_val(2),
    i1 => not_aux4,
    i2 => inv_x2_3_sig,
    i3 => reg_argmax_val(2),
    q => ao2o22_x2_sig
  );
  inv_x2_3_ins : inv_x2
  PORT MAP (
    i => not_aux4,
    nq => inv_x2_3_sig
  );
  reg_argmax_val_1_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => nmx2_x1_sig,
    q => reg_argmax_val(1)
  );
  nmx2_x1_ins : nmx2_x1
  PORT MAP (
    cmd => not_aux4,
    i0 => inv_x2_2_sig,
    i1 => not_reg_argmax_val(1),
    nq => nmx2_x1_sig
  );
  inv_x2_2_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(1),
    nq => inv_x2_2_sig
  );
  reg_argmax_val_0_ins : sff1_x4
  PORT MAP (
    ck => clk,
    i => noa22_x1_sig,
    q => reg_argmax_val(0)
  );
  noa22_x1_ins : noa22_x1
  PORT MAP (
    i0 => not_reg_argmax_val(0),
    i1 => not_aux4,
    i2 => a3_x2_sig,
    nq => noa22_x1_sig
  );
  a3_x2_ins : a3_x2
  PORT MAP (
    i0 => not_aux7,
    i1 => c_argmax,
    i2 => not_in_argmax_val(0),
    q => a3_x2_sig
  );
  rtlcarry_2_19_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(18),
    i1 => not_in_argmax_val(18),
    i2 => reg_argmax_val(18),
    i3 => rtlcarry_2(18),
    i4 => rtlcarry_2(18),
    i5 => not_in_argmax_val(18),
    q => rtlcarry_2(19)
  );
  rtlcarry_2_18_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(17),
    i1 => not_in_argmax_val(17),
    i2 => reg_argmax_val(17),
    i3 => rtlcarry_2(17),
    i4 => rtlcarry_2(17),
    i5 => not_in_argmax_val(17),
    q => rtlcarry_2(18)
  );
  rtlcarry_2_17_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(16),
    i1 => not_in_argmax_val(16),
    i2 => reg_argmax_val(16),
    i3 => rtlcarry_2(16),
    i4 => rtlcarry_2(16),
    i5 => not_in_argmax_val(16),
    q => rtlcarry_2(17)
  );
  rtlcarry_2_16_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(15),
    i1 => not_in_argmax_val(15),
    i2 => reg_argmax_val(15),
    i3 => rtlcarry_2(15),
    i4 => rtlcarry_2(15),
    i5 => not_in_argmax_val(15),
    q => rtlcarry_2(16)
  );
  rtlcarry_2_15_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(14),
    i1 => not_in_argmax_val(14),
    i2 => reg_argmax_val(14),
    i3 => rtlcarry_2(14),
    i4 => rtlcarry_2(14),
    i5 => not_in_argmax_val(14),
    q => rtlcarry_2(15)
  );
  rtlcarry_2_14_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(13),
    i1 => not_in_argmax_val(13),
    i2 => reg_argmax_val(13),
    i3 => rtlcarry_2(13),
    i4 => rtlcarry_2(13),
    i5 => not_in_argmax_val(13),
    q => rtlcarry_2(14)
  );
  rtlcarry_2_13_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(12),
    i1 => not_in_argmax_val(12),
    i2 => reg_argmax_val(12),
    i3 => rtlcarry_2(12),
    i4 => rtlcarry_2(12),
    i5 => not_in_argmax_val(12),
    q => rtlcarry_2(13)
  );
  rtlcarry_2_12_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(11),
    i1 => not_in_argmax_val(11),
    i2 => reg_argmax_val(11),
    i3 => rtlcarry_2(11),
    i4 => rtlcarry_2(11),
    i5 => not_in_argmax_val(11),
    q => rtlcarry_2(12)
  );
  rtlcarry_2_11_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(10),
    i1 => not_in_argmax_val(10),
    i2 => reg_argmax_val(10),
    i3 => rtlcarry_2(10),
    i4 => rtlcarry_2(10),
    i5 => not_in_argmax_val(10),
    q => rtlcarry_2(11)
  );
  rtlcarry_2_10_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(9),
    i1 => not_in_argmax_val(9),
    i2 => reg_argmax_val(9),
    i3 => rtlcarry_2(9),
    i4 => rtlcarry_2(9),
    i5 => not_in_argmax_val(9),
    q => rtlcarry_2(10)
  );
  rtlcarry_2_9_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(8),
    i1 => not_in_argmax_val(8),
    i2 => reg_argmax_val(8),
    i3 => rtlcarry_2(8),
    i4 => rtlcarry_2(8),
    i5 => not_in_argmax_val(8),
    q => rtlcarry_2(9)
  );
  rtlcarry_2_8_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(7),
    i1 => not_in_argmax_val(7),
    i2 => reg_argmax_val(7),
    i3 => rtlcarry_2(7),
    i4 => rtlcarry_2(7),
    i5 => not_in_argmax_val(7),
    q => rtlcarry_2(8)
  );
  rtlcarry_2_7_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(6),
    i1 => not_in_argmax_val(6),
    i2 => reg_argmax_val(6),
    i3 => rtlcarry_2(6),
    i4 => rtlcarry_2(6),
    i5 => not_in_argmax_val(6),
    q => rtlcarry_2(7)
  );
  rtlcarry_2_6_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(5),
    i1 => not_in_argmax_val(5),
    i2 => reg_argmax_val(5),
    i3 => rtlcarry_2(5),
    i4 => rtlcarry_2(5),
    i5 => not_in_argmax_val(5),
    q => rtlcarry_2(6)
  );
  rtlcarry_2_5_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(4),
    i1 => not_in_argmax_val(4),
    i2 => reg_argmax_val(4),
    i3 => rtlcarry_2(4),
    i4 => rtlcarry_2(4),
    i5 => not_in_argmax_val(4),
    q => rtlcarry_2(5)
  );
  rtlcarry_2_4_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(3),
    i1 => not_in_argmax_val(3),
    i2 => reg_argmax_val(3),
    i3 => rtlcarry_2(3),
    i4 => rtlcarry_2(3),
    i5 => not_in_argmax_val(3),
    q => rtlcarry_2(4)
  );
  rtlcarry_2_3_ins : oa2a2a23_x2
  PORT MAP (
    i0 => reg_argmax_val(2),
    i1 => not_in_argmax_val(2),
    i2 => reg_argmax_val(2),
    i3 => rtlcarry_2(2),
    i4 => rtlcarry_2(2),
    i5 => not_in_argmax_val(2),
    q => rtlcarry_2(3)
  );
  rtlcarry_2_2_ins : oa2a22_x2
  PORT MAP (
    i0 => na2_x1_2_sig,
    i1 => na3_x1_sig,
    i2 => reg_argmax_val(1),
    i3 => inv_x2_sig,
    q => rtlcarry_2(2)
  );
  na2_x1_2_ins : na2_x1
  PORT MAP (
    i0 => in_argmax_val(1),
    i1 => not_reg_argmax_val(1),
    nq => na2_x1_2_sig
  );
  na3_x1_ins : na3_x1
  PORT MAP (
    i0 => in_argmax_val(0),
    i1 => not_reg_argmax_val(0),
    i2 => na2_x1_sig,
    nq => na3_x1_sig
  );
  na2_x1_ins : na2_x1
  PORT MAP (
    i0 => not_in_argmax_val(0),
    i1 => reg_argmax_val(0),
    nq => na2_x1_sig
  );
  inv_x2_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(1),
    nq => inv_x2_sig
  );
  aux0_ins : o2_x2
  PORT MAP (
    i0 => in_argmax_val(20),
    i1 => not_rtlcarry_2(20),
    q => aux0
  );
  aux1_ins : a2_x2
  PORT MAP (
    i0 => in_argmax_val(20),
    i1 => not_rtlcarry_2(20),
    q => aux1
  );
  aux3_ins : an12_x1
  PORT MAP (
    i0 => not_c_argmax,
    i1 => aux0,
    q => aux3
  );
  not_in_argmax_val_0_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(0),
    nq => not_in_argmax_val(0)
  );
  not_in_argmax_val_2_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(2),
    nq => not_in_argmax_val(2)
  );
  not_in_argmax_val_3_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(3),
    nq => not_in_argmax_val(3)
  );
  not_in_argmax_val_4_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(4),
    nq => not_in_argmax_val(4)
  );
  not_in_argmax_val_5_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(5),
    nq => not_in_argmax_val(5)
  );
  not_in_argmax_val_6_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(6),
    nq => not_in_argmax_val(6)
  );
  not_in_argmax_val_7_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(7),
    nq => not_in_argmax_val(7)
  );
  not_in_argmax_val_8_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(8),
    nq => not_in_argmax_val(8)
  );
  not_in_argmax_val_9_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(9),
    nq => not_in_argmax_val(9)
  );
  not_in_argmax_val_10_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(10),
    nq => not_in_argmax_val(10)
  );
  not_in_argmax_val_11_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(11),
    nq => not_in_argmax_val(11)
  );
  not_in_argmax_val_12_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(12),
    nq => not_in_argmax_val(12)
  );
  not_in_argmax_val_13_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(13),
    nq => not_in_argmax_val(13)
  );
  not_in_argmax_val_14_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(14),
    nq => not_in_argmax_val(14)
  );
  not_in_argmax_val_15_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(15),
    nq => not_in_argmax_val(15)
  );
  not_in_argmax_val_16_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(16),
    nq => not_in_argmax_val(16)
  );
  not_in_argmax_val_17_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(17),
    nq => not_in_argmax_val(17)
  );
  not_in_argmax_val_18_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(18),
    nq => not_in_argmax_val(18)
  );
  not_in_argmax_val_19_ins : inv_x2
  PORT MAP (
    i => in_argmax_val(19),
    nq => not_in_argmax_val(19)
  );
  not_c_argmax_ins : inv_x2
  PORT MAP (
    i => c_argmax,
    nq => not_c_argmax
  );
  not_reg_argmax_val_0_ins : inv_x2
  PORT MAP (
    i => reg_argmax_val(0),
    nq => not_reg_argmax_val(0)
  );
  not_reg_argmax_val_1_ins : inv_x2
  PORT MAP (
    i => reg_argmax_val(1),
    nq => not_reg_argmax_val(1)
  );
  not_rtlcarry_2_20_ins : noa2a2a23_x1
  PORT MAP (
    i0 => reg_argmax_val(19),
    i1 => not_in_argmax_val(19),
    i2 => reg_argmax_val(19),
    i3 => rtlcarry_2(19),
    i4 => rtlcarry_2(19),
    i5 => not_in_argmax_val(19),
    nq => not_rtlcarry_2(20)
  );
  not_reg_argmax_val_20_ins : inv_x2
  PORT MAP (
    i => reg_argmax_val(20),
    nq => not_reg_argmax_val(20)
  );
  not_aux2_ins : o2_x2
  PORT MAP (
    i0 => aux1,
    i1 => not_reg_argmax_val(20),
    q => not_aux2
  );
  not_aux4_ins : na2_x1
  PORT MAP (
    i0 => not_aux2,
    i1 => aux3,
    nq => not_aux4
  );
  not_aux7_ins : a2_x2
  PORT MAP (
    i0 => not_aux2,
    i1 => aux0,
    q => not_aux7
  );
  not_aux6_ins : on12_x1
  PORT MAP (
    i0 => aux3,
    i1 => reg_argmax_val(20),
    q => not_aux6
  );
  not_aux5_ins : on12_x1
  PORT MAP (
    i0 => aux1,
    i1 => not_c_argmax,
    q => not_aux5
  );
END RTL;



-- Configuration for sxlib/VITAL library...
library sxlib;
use sxlib.vcomponents.all;

configuration CFG_argmax_boog of argmax_boog is
  for RTL
    for all: buf_x2 use entity sxlib.buf_x2(vital); end for;
    for all: sff1_x4 use entity sxlib.sff1_x4(vital); end for;
    for all: ao2o22_x2 use entity sxlib.ao2o22_x2(vital); end for;
    for all: na2_x1 use entity sxlib.na2_x1(vital); end for;
    for all: inv_x2 use entity sxlib.inv_x2(vital); end for;
    for all: oa22_x2 use entity sxlib.oa22_x2(vital); end for;
    for all: ao22_x2 use entity sxlib.ao22_x2(vital); end for;
    for all: na3_x1 use entity sxlib.na3_x1(vital); end for;
    for all: noa22_x1 use entity sxlib.noa22_x1(vital); end for;
    for all: a3_x2 use entity sxlib.a3_x2(vital); end for;
    for all: nmx2_x1 use entity sxlib.nmx2_x1(vital); end for;
    for all: oa2a2a23_x2 use entity sxlib.oa2a2a23_x2(vital); end for;
    for all: oa2a22_x2 use entity sxlib.oa2a22_x2(vital); end for;
    for all: o2_x2 use entity sxlib.o2_x2(vital); end for;
    for all: a2_x2 use entity sxlib.a2_x2(vital); end for;
    for all: an12_x1 use entity sxlib.an12_x1(vital); end for;
    for all: noa2a2a23_x1 use entity sxlib.noa2a2a23_x1(vital); end for;
    for all: on12_x1 use entity sxlib.on12_x1(vital); end for;
  end for;
end CFG_argmax_boog;
