INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:04:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 buffer51/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer47/outs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.907ns (23.542%)  route 6.193ns (76.458%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1074, unset)         0.508     0.508    buffer51/clk
    SLICE_X8Y142         FDRE                                         r  buffer51/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer51/outs_reg[5]/Q
                         net (fo=7, routed)           0.322     1.084    buffer51/control/buffer51_outs[5]
    SLICE_X9Y142         LUT2 (Prop_lut2_I1_O)        0.043     1.127 r  buffer51/control/out0_valid_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.127    cmpi1/S[1]
    SLICE_X9Y142         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.315 f  cmpi1/out0_valid_INST_0_i_2/CO[3]
                         net (fo=35, routed)          0.852     2.167    init0/control/result[0]
    SLICE_X16Y158        LUT6 (Prop_lut6_I3_O)        0.043     2.210 r  init0/control/transmitValue_i_2__0/O
                         net (fo=71, routed)          0.751     2.961    init0/control/transmitValue_reg_3
    SLICE_X6Y154         LUT5 (Prop_lut5_I0_O)        0.051     3.012 r  init0/control/dataReg[5]_i_2__0/O
                         net (fo=1, routed)           0.501     3.513    init6/control/buffer4_outs[5]
    SLICE_X14Y154        LUT6 (Prop_lut6_I5_O)        0.132     3.645 r  init6/control/dataReg[5]_i_1__2/O
                         net (fo=2, routed)           0.294     3.939    buffer15/control/outs_reg[31][5]
    SLICE_X15Y153        LUT3 (Prop_lut3_I0_O)        0.043     3.982 r  buffer15/control/outs[5]_i_1__1/O
                         net (fo=2, routed)           0.173     4.155    buffer15/control/D[5]
    SLICE_X14Y154        LUT5 (Prop_lut5_I0_O)        0.043     4.198 r  buffer15/control/transmitValue_i_70/O
                         net (fo=1, routed)           0.167     4.366    cmpi4/transmitValue_i_27_0
    SLICE_X14Y155        LUT6 (Prop_lut6_I5_O)        0.043     4.409 r  cmpi4/transmitValue_i_50/O
                         net (fo=1, routed)           0.334     4.743    cmpi4/transmitValue_i_50_n_0
    SLICE_X15Y155        LUT6 (Prop_lut6_I5_O)        0.043     4.786 r  cmpi4/transmitValue_i_27/O
                         net (fo=1, routed)           0.000     4.786    cmpi4/transmitValue_i_27_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.043 r  cmpi4/transmitValue_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.043    cmpi4/transmitValue_reg_i_14_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.092 r  cmpi4/transmitValue_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpi4/transmitValue_reg_i_7_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.199 f  cmpi4/transmitValue_reg_i_3/CO[2]
                         net (fo=8, routed)           0.316     5.515    buffer15/control/result[0]
    SLICE_X18Y156        LUT2 (Prop_lut2_I0_O)        0.127     5.642 f  buffer15/control/transmitValue_i_6__7/O
                         net (fo=2, routed)           0.229     5.871    init12/control/transmitValue_i_4__13_0
    SLICE_X18Y155        LUT6 (Prop_lut6_I0_O)        0.127     5.998 f  init12/control/transmitValue_i_8__1/O
                         net (fo=3, routed)           0.224     6.223    init12/control/transmitValue_i_8__1_n_0
    SLICE_X19Y155        LUT6 (Prop_lut6_I3_O)        0.043     6.266 r  init12/control/fullReg_i_8__2/O
                         net (fo=1, routed)           0.210     6.476    init12/control/fullReg_i_8__2_n_0
    SLICE_X19Y155        LUT5 (Prop_lut5_I2_O)        0.043     6.519 r  init12/control/fullReg_i_7/O
                         net (fo=1, routed)           0.373     6.892    buffer47/control/ins_ready13_out
    SLICE_X17Y151        LUT6 (Prop_lut6_I3_O)        0.043     6.935 f  buffer47/control/fullReg_i_6__3/O
                         net (fo=3, routed)           0.377     7.313    fork35/control/generateBlocks[1].regblock/fullReg_i_3__5_0
    SLICE_X20Y146        LUT6 (Prop_lut6_I4_O)        0.043     7.356 f  fork35/control/generateBlocks[1].regblock/fullReg_i_5__0/O
                         net (fo=1, routed)           0.402     7.757    buffer47/control/transmitValue_reg_19
    SLICE_X20Y142        LUT5 (Prop_lut5_I3_O)        0.050     7.807 f  buffer47/control/fullReg_i_3__5/O
                         net (fo=7, routed)           0.336     8.143    control_merge2/tehb/control/fullReg_reg_12
    SLICE_X20Y140        LUT4 (Prop_lut4_I3_O)        0.135     8.278 r  control_merge2/tehb/control/outs[5]_i_1__7/O
                         net (fo=7, routed)           0.330     8.608    buffer47/outs_reg[5]_1[0]
    SLICE_X21Y138        FDRE                                         r  buffer47/outs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1074, unset)         0.483     9.683    buffer47/clk
    SLICE_X21Y138        FDRE                                         r  buffer47/outs_reg[2]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X21Y138        FDRE (Setup_fdre_C_CE)      -0.283     9.364    buffer47/outs_reg[2]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.756    




