From a9bbdf630975f53ebe4aa255499ae68738bf9140 Mon Sep 17 00:00:00 2001
From: Jens Rottmann <JRottmann@LiPPERTembedded.de>
Date: Tue, 11 Mar 2014 21:07:41 +0100
Subject: Adapt LVDS and parallel RGB panel interfaces.

- Drop mxcfb0 (LVDS1), causing the remaining 3 framebuffers to get
  renumbered.
- We have a GPIO gating display panel power. Unfortunately Freescale's
  display drivers don't support regulators yet.
- Use 24 bit mode on the (physical) parallel RGB interface.
- Also switch the framebuffer (RAM) data format for LVDS and parallel RGB
  to 24 bit. Only when all framebuffers have the same format can X11
  (Xinerama) merge the screens.
- Change dcic2 (Display Content Integrity Checker) to watch LVDS0 instead
  of LVDS1.
- Make LVDS0 the primary port and remove LVDS1 from the LDB (LVDS Display
  Bridge) configurations.
- Move fb 'status' to the common .dtsi, where all devices are enabled. This
  keeps things simple, particularly for Quad/Dual.
- Only Solo/DualLite must disable either LVDS or parallel RGB devices, so
  create a specific option in the .dts.

diff --git a/arch/arm/boot/dts/lec-imx6.dtsi b/arch/arm/boot/dts/lec-imx6.dtsi
index cffb568..8702806 100644
--- a/arch/arm/boot/dts/lec-imx6.dtsi
+++ b/arch/arm/boot/dts/lec-imx6.dtsi
@@ -28,7 +28,6 @@
 		mxcfb0 = &mxcfb1;
 		mxcfb1 = &mxcfb2;
 		mxcfb2 = &mxcfb3;
-		mxcfb3 = &mxcfb4;
 	};
 
 	chosen {
@@ -56,6 +55,16 @@
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_regulators>;
 
+		reg_smarc_lcd_vdd: regulator@130 {
+			compatible = "regulator-fixed";
+			reg = <130>;
+			regulator-name = "smarc_lcd_vdd";
+			gpio = <&gpio1 30 GPIO_ACTIVE_HIGH>; /* SMARC LCD_VDD_EN */
+			enable-active-high;
+			regulator-always-on; /* Freescale's fb/lcd/ldb drivers can't control a regulator yet :-( */
+			regulator-state-mem { regulator-off-in-suspend; }; /* no effect? */
+		};
+
 		reg_smarc_usb0: regulator@127 {
 			compatible = "regulator-fixed";
 			reg = <127>;
@@ -211,16 +220,6 @@
 
 	mxcfb1: fb@0 {
 		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "ldb";
-		interface_pix_fmt = "RGB666";
-		default_bpp = <16>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb2: fb@1 {
-		compatible = "fsl,mxc_sdc_fb";
 		disp_dev = "hdmi";
 		interface_pix_fmt = "RGB24";
 		mode_str ="1920x1080M@60";
@@ -230,34 +229,36 @@
 		status = "disabled";
 	};
 
-	mxcfb3: fb@2 {
+	mxcfb2: fb@1 {	/* IPU1 DI0: /dev/fb2=parallel RGB */
 		compatible = "fsl,mxc_sdc_fb";
 		disp_dev = "lcd";
-		interface_pix_fmt = "RGB565";
+		interface_pix_fmt = "RGB24";
 		mode_str ="CLAA-WVGA";
-		default_bpp = <16>;
+		default_bpp = <24>;
 		int_clk = <0>;
 		late_init = <0>;
-		status = "disabled";
+		status = "okay";
 	};
 
-	mxcfb4: fb@3 {
+	mxcfb3: fb@2 {	/* IPU2 DI0: /dev/fb3=LVDS, fb4=IPU2's overlay
+		         * Solo/DL: IPU1, fb2 competing with par. RGB, no overlay */
 		compatible = "fsl,mxc_sdc_fb";
 		disp_dev = "ldb";
 		interface_pix_fmt = "RGB666";
-		default_bpp = <16>;
+		default_bpp = <24>;
 		int_clk = <0>;
 		late_init = <0>;
-		status = "disabled";
+		status = "okay";
 	};
 
-	lcd@0 {
+	rgb: lcd@0 {	/* parallel RGB (see fb above) */
 		compatible = "fsl,lcd";
 		ipu_id = <0>;
 		disp_id = <0>;
-		default_ifmt = "RGB565";
+		default_ifmt = "RGB24";
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_ipu1>;
+		disp-power-on-supply = <&reg_smarc_lcd_vdd>; /* unsupported by driver */
 		status = "okay";
 	};
 
@@ -311,8 +312,8 @@
 };
 
 &clks {
-	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
-	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
+	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>; /* LVDS */
+	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>; /* unused */
 };
 
 #if !CONFIG_I2S_AUDIO
@@ -375,7 +376,7 @@
 
 &dcic2 {
 	dcic_id = <1>;
-	dcic_mux = "dcic-lvds1";
+	dcic_mux = "dcic-lvds0";
 	status = "okay";
 };
 
@@ -660,6 +661,7 @@
 
 		pinctrl_regulators: regulatorsgrp {
 			fsl,pins = <
+				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30     0x80000000 /* SMARC LCD_VDD_EN */
 				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x1a8b0 /* SMARC USB0_EN_OC# (open-drain) */
 				MX6QDL_PAD_EIM_D29__GPIO3_IO29		0x1a8b0 /* SMARC USB1_EN_OC# (open-drain) */
 				MX6QDL_PAD_EIM_D30__GPIO3_IO30		0x1a8b0 /* SMARC USB2_EN_OC# (open-drain) */
@@ -942,12 +944,14 @@
 	};
 };
 
-&ldb {
+&ldb {		/* LVDS (see fb above) */
+	disp-power-on-supply = <&reg_smarc_lcd_vdd>; /* unsupported by driver */
 	status = "okay";
 
 	lvds-channel@0 {
-		fsl,data-mapping = "spwg";
+		fsl,data-mapping = "spwg"; /* spwg or jeida (see chapter "Bit Mapping" in i.MX6 Reference Manual) */
 		fsl,data-width = <18>;
+		primary;
 		status = "okay";
 
 		display-timings {
@@ -965,28 +969,6 @@
 			};
 		};
 	};
-
-	lvds-channel@1 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <18>;
-		primary;
-		status = "okay";
-
-		display-timings {
-			native-mode = <&timing1>;
-			timing1: hsd100pxn1 {
-				clock-frequency = <65000000>;
-				hactive = <1024>;
-				vactive = <768>;
-				hback-porch = <220>;
-				hfront-porch = <40>;
-				vback-porch = <21>;
-				vfront-porch = <7>;
-				hsync-len = <60>;
-				vsync-len = <10>;
-			};
-		};
-	};
 };
 
 #ifdef CONFIG_SER_CAMERA
diff --git a/arch/arm/boot/dts/lec-imx6q.dts b/arch/arm/boot/dts/lec-imx6q.dts
index 172ea2f..268d10b 100644
--- a/arch/arm/boot/dts/lec-imx6q.dts
+++ b/arch/arm/boot/dts/lec-imx6q.dts
@@ -21,32 +21,16 @@
 	compatible = "adlink,lec-imx6", "fsl,imx6q";
 };
 
-&ldb {
+&ldb {		/* LVDS (see fb in lec-imx6.dtsi) */
 	lvds-channel@0 {
 		crtc = "ipu2-di0";
 	};
-
-	lvds-channel@1 {
-		crtc = "ipu2-di1";
-	};
 };
 
 &mxcfb1 {
 	status = "okay";
 };
 
-&mxcfb2 {
-	status = "okay";
-};
-
-&mxcfb3 {
-	status = "okay";
-};
-
-&mxcfb4 {
-	status = "okay";
-};
-
 &sata {
 	status = "okay";
 };
diff --git a/arch/arm/boot/dts/lec-imx6s.dts b/arch/arm/boot/dts/lec-imx6s.dts
index 03032d6..2381b60 100644
--- a/arch/arm/boot/dts/lec-imx6s.dts
+++ b/arch/arm/boot/dts/lec-imx6s.dts
@@ -7,6 +7,13 @@
  * published by the Free Software Foundation.
  */
 
+/* The i.MX6 Solo/DualLite only has 1 IPU i.e. can only operate 2 of the 3
+ * display options at the same time. lec-imx6.dtsi assigns the IPU's 2 DIs such
+ * that HDMI always works, whereas parallel RGB and LVDS compete for the same
+ * DI. The following option leaves only one of them enabled. (The Quad/Dual DTS
+ * maps LVDS to the 2nd IPU, enabling all displays simultaneously.) */
+#define CONFIG_SOLO_LVDS	0
+
 /dts-v1/;
 
 #include "imx6dl.dtsi"
@@ -17,22 +24,30 @@
 	compatible = "adlink,lec-imx6", "fsl,imx6dl";
 };
 
-&ldb {
+&ldb {		/* LVDS (see fb in lec-imx6.dtsi) */
 	lvds-channel@0 {
 		crtc = "ipu1-di0";
 	};
-
-	lvds-channel@1 {
-		crtc = "ipu1-di1";
-	};
 };
 
 &mxcfb1 {
 	status = "okay";
 };
 
-&mxcfb2 {
-	status = "okay";
+#if CONFIG_SOLO_LVDS
+&mxcfb2 {	/* parallel RGB */
+#else
+&mxcfb3 {	/* LVDS */
+#endif
+	status = "disabled";
+};
+
+#if CONFIG_SOLO_LVDS
+&rgb {		/* parallel RGB */
+#else
+&ldb {		/* LVDS */
+#endif
+	status = "disabled";
 };
 
 &pxp {
-- 
2.1.4

