[
  {"top": "callisto3",                     "stage": "pnr"},
  {"top": "clockControlDemo0",             "stage": "bitstream"},
  {"top": "clockControlDemo1",             "stage": "bitstream"},
  {"top": "counterReducedPins",            "stage": "pnr"},
  {"top": "elasticBuffer5",                "stage": "pnr"},
  {"top": "gatherUnit1K",                  "stage": "hdl"},
  {"top": "gatherUnit1KReducedPins",       "stage": "pnr"},
  {"top": "safeDffSynchronizer",           "stage": "pnr"},
  {"top": "scatterUnit1K",                 "stage": "hdl"},
  {"top": "scatterUnit1KReducedPins",      "stage": "pnr"},
  {"top": "si5391Spi",                     "stage": "pnr"},
  {"top": "stabilityChecker_3_1M",         "stage": "pnr"},
  {"top": "switchCalendar1k",              "stage": "hdl"},
  {"top": "switchCalendar1kReducedPins",   "stage": "pnr"},

  {"top": "extendedHardwareInTheLoopTest", "stage": "test",   "targets": "All"          },
  {"top": "fincFdecTests",                 "stage": "test",   "targets": "Specific [-1]"},
  {"top": "fullMeshHwCcTest",              "stage": "test",   "targets": "All"          },
  {"top": "simpleHardwareInTheLoopTest",   "stage": "test",   "targets": "All"          },
  {"top": "syncInSyncOut",                 "stage": "test",   "targets": "All"          },
  {"top": "transceiversUpTest",            "stage": "test",   "targets": "All"          },
  {"top": "vexRiscvTest",                  "stage": "test",   "targets": "Specific [-1]"}
]
