1.

module qOne
   input C1, C2, C3;
   wire [2:0]C;
   output reg out;
   always @(C,C1,C2,C3)
      C={C1,C2,C3)
      case (C)
         0: out=1;
         1: out=0;
	 2: out=1;
	 3: out=1;
	 4: out=1;
	 5: out=0;
	 6: out=0;
	 7: out=1;
      endcase
endmodule

2.

module qTwo
   input C1, C2;
   input [7:0] Y,X;
   wire [1:0] C;
   output reg [7:0] Z;
   always @(C,C1,C2)
      C={C1,C2}
      case (C)
         0: Z = X + Y;
	 1: Z = X - Y;
	 2: Z = X << Y;
	 3: z =	X >> Y;
      endcase
endmodule

3.

module qThree
   input
      
