- ğŸ‘‹ Hi, Iâ€™m @Rishav0037
- ğŸ‘€ Iâ€™m interested in VLSI design, architecture, embedded, verilog.
- ğŸŒ± Iâ€™m currently learning microelectronics and VLSI design at MNNIT Allhabad (batch of '22)
- ğŸ’ï¸ Iâ€™m looking to collaborate on topics related to embedded and VLSI design.
- ğŸ“« Reach me by sending an email on rishav0037@gmail.com.

<!---
Rishav0037/Rishav0037 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
