Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 20 02:27:58 2018
| Host         : DESKTOP-C5LKN8N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spektrop2_cmv4000_top_control_sets_placed.rpt
| Design       : spektrop2_cmv4000_top
| Device       : xc7z015
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   207 |
| Unused register locations in slices containing registers |   460 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             367 |          116 |
| No           | No                    | Yes                    |             131 |           38 |
| No           | Yes                   | No                     |             890 |          253 |
| Yes          | No                    | No                     |             504 |          146 |
| Yes          | No                    | Yes                    |             199 |           40 |
| Yes          | Yes                   | No                     |            1009 |          331 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                                                                   Enable Signal                                                                                                                                                   |                                                                                                                                                         Set/Reset Signal                                                                                                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_clocking/sen_reset_n_reg                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                      | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                1 |              2 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                      | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                1 |              2 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/cnt_samples[3]_i_1_n_0                                                                                                                                                                                                                                                        | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/FSM_sequential_fsm_align[3]_i_1_n_0                                                                                                                                                                                                                                           | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                             |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                       | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                          |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                         |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                             |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                         |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                                                      |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                        | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                          |                1 |              4 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/cnt_align[3]_i_1_n_0                                                                                                                                                                                                                                                          | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                          | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                         |                1 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                          | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                         |                2 |              5 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/chan_sel[4]_i_1_n_0                                                                                                                                                                                                                                                           | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                          | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                2 |              6 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                  |                5 |              6 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                         | system_wrapper_i/system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                 |                1 |              6 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/loc_eye_end                                                                                                                                                                                                                                                                   | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                          | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                2 |              6 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       |                                                                                                                                                                                                                                                                                                                   | tsc_ms1_top_i/inst_clocking/rst_sys_pipe_reg[5]_0[0]                                                                                                                                                                                                                                                                             |                2 |              6 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/AS[0]                                                                                                                                                                                                                                                                                                           |                3 |              6 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/loc_eye_start[5]_i_1_n_0                                                                                                                                                                                                                                                      | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                5 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                     | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                7 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                      | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                6 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                       | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                     | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                6 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                     | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                     | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                      | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                       | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                     | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/cnt_steps[7]_i_1_n_0                                                                                                                                                                                                                                                          | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                             | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                5 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                           | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                            | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                2 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |                4 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                      | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              9 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[0].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                2 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[9].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                5 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[6].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                2 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[8].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[7].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[14].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                5 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[5].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[15].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                2 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[4].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_datapath/inst_rx/data_prev[9]_i_1_n_0                                                                                                                                                                                                                                                          | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[10].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[11].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                4 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[1].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                5 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[2].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[3].inst_ser2par/load_parallel                                                                                                                                                                                                                                     | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[12].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                3 |             10 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[13].inst_ser2par/load_parallel                                                                                                                                                                                                                                    | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |                5 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                     | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                     | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                            |                5 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                  |                3 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                  |                6 |             17 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                  |                7 |             17 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                5 |             20 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             20 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                4 |             20 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             20 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                        | system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                            |               10 |             21 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5       | tsc_ms1_top_i/inst_control/cnt_down                                                                                                                                                                                                                                                                               | tsc_ms1_top_i/inst_control/rst_cnt                                                                                                                                                                                                                                                                                               |                6 |             23 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       | tsc_ms1_top_i/inst_control/cnt_prev0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                  |               11 |             24 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                8 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |               10 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/register_0/U0/register_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                          | system_wrapper_i/system_i/register_0/U0/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                     |               32 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                9 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                8 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                  |               11 |             35 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                  |               10 |             44 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                  |                9 |             44 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                  |                9 |             44 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |               12 |             47 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                  |               13 |             47 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               16 |             48 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               16 |             48 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                              |               13 |             59 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4       |                                                                                                                                                                                                                                                                                                                   | tsc_ms1_top_i/inst_clocking/Q[0]                                                                                                                                                                                                                                                                                                 |               32 |             74 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |               23 |             84 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   | system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                               |               22 |             84 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                  |              113 |            363 |
|  tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2       |                                                                                                                                                                                                                                                                                                                   | tsc_ms1_top_i/inst_datapath/inst_rx/gen_ser2par[16].inst_ser2par/SR[0]                                                                                                                                                                                                                                                           |               96 |            391 |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     3 |
| 3      |                     8 |
| 4      |                    19 |
| 5      |                     5 |
| 6      |                    10 |
| 8      |                    85 |
| 9      |                     7 |
| 10     |                    22 |
| 12     |                     2 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                    40 |
+--------+-----------------------+


