
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.49+5 (git sha1 954250d1d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `ALU8_Mult_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../ALU8_Mult_wrapper.v
Parsing Verilog input from `../../ALU8_Mult_wrapper.v' to AST representation.
Generating RTLIL representation for module `\ALU8_Mult_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../ALU8_Mult_wrapper.v:48
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../source/ALU8_Mult.v
Parsing Verilog input from `../../../source/ALU8_Mult.v' to AST representation.
Generating RTLIL representation for module `\ALU8_Mult'.
../../../source/ALU8_Mult.v:52: Warning: Ignoring call to system task $dumpfile.
../../../source/ALU8_Mult.v:53: Warning: Ignoring call to system task $dumpvars.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../source/ALU8.v
Parsing Verilog input from `../../../source/ALU8.v' to AST representation.
Generating RTLIL representation for module `\ALU8'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \ALU8_Mult_wrapper
Used module:     \ALU8_Mult
Used module:         \ALU8

4.2. Analyzing design hierarchy..
Top module:  \ALU8_Mult_wrapper
Used module:     \ALU8_Mult
Used module:         \ALU8
Removed 0 unused modules.

5. Executing SYNTH_GOWIN pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \ALU8_Mult_wrapper
Used module:     \ALU8_Mult
Used module:         \ALU8

5.3.2. Analyzing design hierarchy..
Top module:  \ALU8_Mult_wrapper
Used module:     \ALU8_Mult
Used module:         \ALU8
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$308'.
Removing empty process `ALU8_Mult.$proc$../../../source/ALU8_Mult.v:0$56'.
Cleaned up 1 empty switch.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$304 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$302 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$300 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$298 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$296 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$294 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$292 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$290 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$284 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$282 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$280 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$278 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$276 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$274 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$272 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$270 in module DFFS.
Removed 1 dead cases from process $proc$../../../source/ALU8.v:67$65 in module ALU8.
Marked 1 switch rules as full_case in process $proc$../../../source/ALU8.v:67$65 in module ALU8.
Removed 1 dead cases from process $proc$../../../source/ALU8.v:53$61 in module ALU8.
Marked 2 switch rules as full_case in process $proc$../../../source/ALU8.v:53$61 in module ALU8.
Marked 4 switch rules as full_case in process $proc$../../../source/ALU8_Mult.v:103$55 in module ALU8_Mult.
Marked 3 switch rules as full_case in process $proc$../../ALU8_Mult_wrapper.v:33$10 in module ALU8_Mult_wrapper.
Removed a total of 2 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 70 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$355'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$325'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$305'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$303'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$301'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$299'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$297'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$295'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$293'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$291'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$289'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$287'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$285'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$283'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$281'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$279'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$277'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$275'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$271'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$269'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$267'.
  Set init value: \Q = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$304'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$302'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$300'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$298'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$284'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$282'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$280'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$278'.
Found async reset \reset in `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:103$55'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~33 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
     1/8: $1$lookahead\mem3$367[15:0]$384
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$359[3:0]$380
     3/8: $1$lookahead\mem2$366[15:0]$383
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$358[3:0]$379
     5/8: $1$lookahead\mem1$365[15:0]$382
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$357[3:0]$378
     7/8: $1$lookahead\mem0$364[15:0]$381
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$356[3:0]$377
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$355'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
     1/4: $1$lookahead\mem1$331[15:0]$340
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$327[3:0]$338
     3/4: $1$lookahead\mem0$330[15:0]$339
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$326[3:0]$337
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$325'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313'.
     1/2: $1$lookahead\mem$312[15:0]$317
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$310[3:0]$316
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$308'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$305'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$304'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$303'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$302'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$301'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$300'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$299'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$298'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$297'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$296'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$295'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$294'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$293'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$292'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$291'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$290'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$289'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$288'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$287'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$286'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$285'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$284'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$283'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$282'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$281'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$280'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$279'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$278'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$277'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$276'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$275'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$274'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$272'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$271'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$270'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$269'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$268'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$267'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$266'.
Creating decoders for process `\ALU8.$proc$../../../source/ALU8.v:87$72'.
Creating decoders for process `\ALU8.$proc$../../../source/ALU8.v:67$65'.
     1/1: $1\temp_BI[7:0]
Creating decoders for process `\ALU8.$proc$../../../source/ALU8.v:53$61'.
     1/2: $2\temp_logic[8:0]
     2/2: $1\temp_logic[8:0]
Creating decoders for process `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:103$55'.
     1/1: $0\ACC_o[7:0]
Creating decoders for process `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:57$49'.
     1/3: $0\rCmd[7:0]
     2/3: $0\rB[7:0]
     3/3: $0\rA[7:0]
Creating decoders for process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
     1/28: $3$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_DATA[7:0]$48
     2/28: $2$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$47
     3/28: $2$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_DATA[7:0]$46
     4/28: $2$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_ADDR[2:0]$45
     5/28: $2$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_DATA[7:0]$44
     6/28: $2$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_ADDR[0:0]$43
     7/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:43$8[7:0]$31
     8/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:42$7[7:0]$30
     9/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:41$6[7:0]$29
    10/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:40$5[7:0]$28
    11/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:39$4[7:0]$27
    12/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:38$3[7:0]$26
    13/28: $1$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:37$2[7:0]$25
    14/28: $1$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$34
    15/28: $1$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_DATA[7:0]$33
    16/28: $1$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_ADDR[2:0]$32
    17/28: $1$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_DATA[7:0]$24
    18/28: $1$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_ADDR[0:0]$23
    19/28: $0\vectOut[0][7:0]
    20/28: $0\ABCmd_i[7:0]
    21/28: $0\Flag_i[0:0]
    22/28: $0\MulH_i[0:0]
    23/28: $0\MulL_i[0:0]
    24/28: $0\LoadCmd_i[0:0]
    25/28: $0\LoadB_i[0:0]
    26/28: $0\LoadA_i[0:0]
    27/28: $0\reset[0:0]
    28/28: $0\Dout_emu[7:0]

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ALU8.\temp_l' from process `\ALU8.$proc$../../../source/ALU8.v:87$72'.
No latch inferred for signal `\ALU8.\temp_h' from process `\ALU8.$proc$../../../source/ALU8.v:87$72'.
No latch inferred for signal `\ALU8.\temp_BI' from process `\ALU8.$proc$../../../source/ALU8.v:67$65'.
No latch inferred for signal `\ALU8.\temp_logic' from process `\ALU8.$proc$../../../source/ALU8.v:53$61'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$356' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$357' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$358' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$359' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$364' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$365' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$366' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$367' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$326' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$327' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$330' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$331' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$310' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$312' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$308'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$308'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$304'.
  created $adff cell `$procdff$669' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$302'.
  created $adff cell `$procdff$672' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$300'.
  created $adff cell `$procdff$675' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$298'.
  created $adff cell `$procdff$678' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$296'.
  created $dff cell `$procdff$679' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$294'.
  created $dff cell `$procdff$680' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$292'.
  created $dff cell `$procdff$681' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$290'.
  created $dff cell `$procdff$682' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$288'.
  created $dff cell `$procdff$683' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$286'.
  created $dff cell `$procdff$684' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$284'.
  created $adff cell `$procdff$687' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$282'.
  created $adff cell `$procdff$690' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$280'.
  created $adff cell `$procdff$693' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$278'.
  created $adff cell `$procdff$696' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$276'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$274'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$272'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$270'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$268'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$266'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\ALU8_Mult.\ACC_o' using process `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:103$55'.
  created $adff cell `$procdff$705' with positive edge clock and positive level reset.
Creating register for signal `\ALU8_Mult.\rA' using process `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:57$49'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\ALU8_Mult.\rB' using process `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:57$49'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\ALU8_Mult.\rCmd' using process `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:57$49'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\Dout_emu' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\reset' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\LoadA_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\LoadB_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\LoadCmd_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\MulL_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\MulH_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\Flag_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\ABCmd_i' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.\vectOut[0]' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_ADDR' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_DATA' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:37$2' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:38$3' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:39$4' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:40$5' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:41$6' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:42$7' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$mem2bits$\stimIn$../../ALU8_Mult_wrapper.v:43$8' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_ADDR' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_DATA' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\ALU8_Mult_wrapper.$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN' using process `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
  created $dff cell `$procdff$730' with positive edge clock.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$368'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$355'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$332'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$325'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$313'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$308'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$305'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$304'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$304'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$303'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$302'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$301'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$300'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$300'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$299'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$298'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$297'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$296'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$296'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$295'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$294'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$294'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$293'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$292'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$292'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$291'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$290'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$290'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$289'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$288'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$288'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$287'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$286'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$285'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$284'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$284'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$283'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$282'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$281'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$280'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$280'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$279'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$278'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$277'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$276'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$276'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$275'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$274'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$274'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$272'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$272'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$271'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$270'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$270'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$269'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$268'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$268'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$267'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$266'.
Removing empty process `ALU8.$proc$../../../source/ALU8.v:87$72'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../source/ALU8.v:67$65'.
Removing empty process `ALU8.$proc$../../../source/ALU8.v:67$65'.
Found and cleaned up 2 empty switches in `\ALU8.$proc$../../../source/ALU8.v:53$61'.
Removing empty process `ALU8.$proc$../../../source/ALU8.v:53$61'.
Found and cleaned up 3 empty switches in `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:103$55'.
Removing empty process `ALU8_Mult.$proc$../../../source/ALU8_Mult.v:103$55'.
Found and cleaned up 3 empty switches in `\ALU8_Mult.$proc$../../../source/ALU8_Mult.v:57$49'.
Removing empty process `ALU8_Mult.$proc$../../../source/ALU8_Mult.v:57$49'.
Found and cleaned up 3 empty switches in `\ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
Removing empty process `ALU8_Mult_wrapper.$proc$../../ALU8_Mult_wrapper.v:33$10'.
Cleaned up 33 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8.
<suppressed ~2 debug messages>
Optimizing module ALU8_Mult.
<suppressed ~1 debug messages>
Optimizing module ALU8_Mult_wrapper.
<suppressed ~2 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module ALU8.
Deleting now unused module ALU8_Mult.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing SYNTH pass.

5.8.1. Executing PROC pass (convert processes to netlists).

5.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.8.1.4. Executing PROC_INIT pass (extract init attributes).

5.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

5.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 26 unused cells and 135 unused wires.
<suppressed ~30 debug messages>

5.8.4. Executing CHECK pass (checking for obvious problems).
Checking module ALU8_Mult_wrapper...
Found and reported 0 problems.

5.8.5. Executing OPT pass (performing simple optimizations).

5.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

5.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$539.
    dead port 1/2 on $mux $procmux$542.
    dead port 1/2 on $mux $procmux$548.
    dead port 1/2 on $mux $procmux$554.
    dead port 1/2 on $mux $procmux$560.
Removed 5 multiplexer ports.
<suppressed ~22 debug messages>

5.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
    Consolidated identical input bits for $mux cell $procmux$545:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$545_Y
      New ports: A=1'1, B=1'0, Y=$procmux$545_Y [0]
      New connections: $procmux$545_Y [7:1] = { $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] $procmux$545_Y [0] }
  Optimizing cells in module \ALU8_Mult_wrapper.
    Consolidated identical input bits for $mux cell $procmux$596:
      Old ports: A=$2$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$47, B=8'00000000, Y=$0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22
      New ports: A=$procmux$545_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0]
      New connections: $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [7:1] = { $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] $0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_EN[7:0]$22 [0] }
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 2 changes.

5.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

5.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

5.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.5.16. Finished OPT passes. (There is nothing left to do.)

5.8.6. Executing FSM pass (extract and optimize FSM).

5.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).

5.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.8.7. Executing OPT pass (performing simple optimizations).

5.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

5.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$718 ($dff) from module ALU8_Mult_wrapper (D = \u_ALU8_Mult.ACC_o, Q = \vectOut[0]).
Adding EN signal on $procdff$717 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:44$42_DATA, Q = \ABCmd_i).
Adding EN signal on $procdff$716 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [6], Q = \Flag_i).
Adding EN signal on $procdff$715 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [5], Q = \MulH_i).
Adding EN signal on $procdff$714 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [4], Q = \MulL_i).
Adding EN signal on $procdff$713 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [3], Q = \LoadCmd_i).
Adding EN signal on $procdff$712 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [2], Q = \LoadB_i).
Adding EN signal on $procdff$711 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [1], Q = \LoadA_i).
Adding EN signal on $procdff$710 ($dff) from module ALU8_Mult_wrapper (D = $memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35_DATA [0], Q = \reset).
Adding EN signal on $procdff$709 ($dff) from module ALU8_Mult_wrapper (D = $3$mem2reg_rd$\vectOut$../../ALU8_Mult_wrapper.v:53$1_DATA[7:0]$48, Q = \Dout_emu).
Adding EN signal on $flatten\u_ALU8_Mult.$procdff$708 ($dff) from module ALU8_Mult_wrapper (D = \ABCmd_i, Q = \u_ALU8_Mult.rCmd).
Adding EN signal on $flatten\u_ALU8_Mult.$procdff$707 ($dff) from module ALU8_Mult_wrapper (D = \ABCmd_i, Q = \u_ALU8_Mult.rB).
Adding EN signal on $flatten\u_ALU8_Mult.$procdff$706 ($dff) from module ALU8_Mult_wrapper (D = \ABCmd_i, Q = \u_ALU8_Mult.rA).

5.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 15 unused cells and 15 unused wires.
<suppressed ~16 debug messages>

5.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

5.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

5.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.7.23. Finished OPT passes. (There is nothing left to do.)

5.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 address bits (of 3) from memory init port ALU8_Mult_wrapper.$auto$proc_memwr.cc:45:proc_memwr$731 (stimIn).
Removed top 31 address bits (of 32) from memory read port ALU8_Mult_wrapper.$memrd$\stimIn$../../ALU8_Mult_wrapper.v:37$35 (stimIn).
Removed top 31 address bits (of 32) from memory read port ALU8_Mult_wrapper.$memrd$\stimIn$../../ALU8_Mult_wrapper.v:44$42 (stimIn).
Removed top 2 bits (of 3) from mux cell ALU8_Mult_wrapper.$procmux$602 ($mux).
Removed top 31 bits (of 32) from mux cell ALU8_Mult_wrapper.$flatten\u_ALU8_Mult.\u_ALU8.$ternary$../../../source/ALU8.v:48$60 ($mux).
Removed top 1 bits (of 2) from port B of cell ALU8_Mult_wrapper.$flatten\u_ALU8_Mult.\u_ALU8.$procmux$510_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ALU8_Mult_wrapper.$flatten\u_ALU8_Mult.\u_ALU8.$procmux$518_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell ALU8_Mult_wrapper.$flatten\u_ALU8_Mult.$ternary$../../../source/ALU8_Mult.v:81$53 ($mux).
Removed top 24 bits (of 32) from mux cell ALU8_Mult_wrapper.$flatten\u_ALU8_Mult.$ternary$../../../source/ALU8_Mult.v:80$51 ($mux).
Removed top 2 bits (of 3) from mux cell ALU8_Mult_wrapper.$procmux$557 ($mux).
Removed top 2 bits (of 3) from wire ALU8_Mult_wrapper.$0$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_ADDR[2:0]$20.
Removed top 2 bits (of 3) from wire ALU8_Mult_wrapper.$2$memwr$\stimIn$../../ALU8_Mult_wrapper.v:52$9_ADDR[2:0]$45.

5.8.9. Executing PEEPOPT pass (run peephole optimizers).

5.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

5.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALU8_Mult_wrapper:
  creating $macc model for $flatten\u_ALU8_Mult.$mul$../../../source/ALU8_Mult.v:83$54 ($mul).
  creating $macc model for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:89$73 ($add).
  creating $macc model for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:89$74 ($add).
  creating $macc model for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:90$75 ($add).
  creating $macc model for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:90$76 ($add).
  merging $macc model for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:90$75 into $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:90$76.
  merging $macc model for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:89$73 into $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:89$74.
  creating $alu model for $macc $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:89$74.
  creating $alu model for $macc $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:90$76.
  creating $macc cell for $flatten\u_ALU8_Mult.$mul$../../../source/ALU8_Mult.v:83$54: $auto$alumacc.cc:365:replace_macc$759
  creating $alu model for $flatten\u_ALU8_Mult.\u_ALU8.$ge$../../../source/ALU8.v:77$67 ($ge): new $alu
  creating $alu model for $flatten\u_ALU8_Mult.\u_ALU8.$ge$../../../source/ALU8.v:80$69 ($ge): new $alu
  creating $alu cell for $flatten\u_ALU8_Mult.\u_ALU8.$ge$../../../source/ALU8.v:80$69: $auto$alumacc.cc:485:replace_alu$762
  creating $alu cell for $flatten\u_ALU8_Mult.\u_ALU8.$ge$../../../source/ALU8.v:77$67: $auto$alumacc.cc:485:replace_alu$771
  creating $alu cell for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:90$76: $auto$alumacc.cc:485:replace_alu$780
  creating $alu cell for $flatten\u_ALU8_Mult.\u_ALU8.$add$../../../source/ALU8.v:89$74: $auto$alumacc.cc:485:replace_alu$783
  created 4 $alu and 1 $macc cells.

5.8.12. Executing SHARE pass (SAT-based resource sharing).

5.8.13. Executing OPT pass (performing simple optimizations).

5.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

5.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

5.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.8.13.16. Finished OPT passes. (There is nothing left to do.)

5.8.14. Executing MEMORY pass.

5.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ALU8_Mult_wrapper.stimIn write port 0.

5.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\ALU8_Mult_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\ALU8_Mult_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 8 unused cells and 16 unused wires.
<suppressed ~9 debug messages>

5.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ALU8_Mult_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).

5.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory ALU8_Mult_wrapper.stimIn
<suppressed ~636 debug messages>

5.10. Executing TECHMAP pass (map to technology primitives).

5.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

5.10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

5.10.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.
<suppressed ~9 debug messages>

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.11.3. Executing OPT_DFF pass (perform DFF optimizations).

5.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 4 unused cells and 9 unused wires.
<suppressed ~5 debug messages>

5.11.5. Finished fast OPT passes.

5.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \ALU8_Mult_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of ALU8_Mult_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.
<suppressed ~4 debug messages>

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\u_ALU8_Mult.\u_ALU8.$procmux$515:
      Old ports: A={ 1'0 $flatten\u_ALU8_Mult.\u_ALU8.$or$../../../source/ALU8.v:55$62_Y }, B={ 1'0 $flatten\u_ALU8_Mult.\u_ALU8.$and$../../../source/ALU8.v:56$63_Y 1'0 $flatten\u_ALU8_Mult.\u_ALU8.$xor$../../../source/ALU8.v:57$64_Y 1'0 \u_ALU8_Mult.rA }, Y=$flatten\u_ALU8_Mult.\u_ALU8.$1\temp_logic[8:0]
      New ports: A=$flatten\u_ALU8_Mult.\u_ALU8.$or$../../../source/ALU8.v:55$62_Y, B={ $flatten\u_ALU8_Mult.\u_ALU8.$and$../../../source/ALU8.v:56$63_Y $flatten\u_ALU8_Mult.\u_ALU8.$xor$../../../source/ALU8.v:57$64_Y \u_ALU8_Mult.rA }, Y=$flatten\u_ALU8_Mult.\u_ALU8.$1\temp_logic[8:0] [7:0]
      New connections: $flatten\u_ALU8_Mult.\u_ALU8.$1\temp_logic[8:0] [8] = 1'0
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 1 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[1]$1011 ($dff) from module ALU8_Mult_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$1009 ($dff) from module ALU8_Mult_wrapper (D = \Din_emu, Q = \stimIn[0]).

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing TECHMAP pass (map to technology primitives).

5.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.14.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

5.14.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper maccmap for cells of type $macc.
  add \u_ALU8_Mult.Mult_AI * \u_ALU8_Mult.Mult_BI (8x8 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_80_gw1n_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~489 debug messages>

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.
<suppressed ~429 debug messages>

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.15.3. Executing OPT_DFF pass (perform DFF optimizations).

5.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 27 unused cells and 295 unused wires.
<suppressed ~28 debug messages>

5.15.5. Finished fast OPT passes.

5.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ALU8_Mult_wrapper.Addr_emu using IBUF.
Mapping port ALU8_Mult_wrapper.Din_emu using IBUF.
Mapping port ALU8_Mult_wrapper.Dout_emu using OBUF.
Mapping port ALU8_Mult_wrapper.clk_dut using IBUF.
Mapping port ALU8_Mult_wrapper.clk_emu using IBUF.
Mapping port ALU8_Mult_wrapper.get_emu using IBUF.
Mapping port ALU8_Mult_wrapper.load_emu using IBUF.

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~101 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.
<suppressed ~15 debug messages>

5.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.22. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.23. Executing ABC9 pass.

5.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.3. Executing PROC pass (convert processes to netlists).

5.23.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$2459'.
Cleaned up 1 empty switch.

5.23.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.23.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

5.23.3.4. Executing PROC_INIT pass (extract init attributes).

5.23.3.5. Executing PROC_ARST pass (detect async resets in processes).

5.23.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.23.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$2459'.

5.23.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.23.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$2459'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$2459'.
  created direct connection (no actual register cell created).

5.23.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.23.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$2459'.
Cleaned up 0 empty switches.

5.23.3.12. Executing OPT_EXPR pass (perform const folding).

5.23.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ALU8_Mult_wrapper.
Found 0 SCCs.

5.23.5. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.6. Executing PROC pass (convert processes to netlists).

5.23.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.23.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.23.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.23.6.4. Executing PROC_INIT pass (extract init attributes).

5.23.6.5. Executing PROC_ARST pass (detect async resets in processes).

5.23.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.23.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.23.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.23.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.23.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.23.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.23.6.12. Executing OPT_EXPR pass (perform const folding).

5.23.7. Executing TECHMAP pass (map to technology primitives).

5.23.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.23.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

5.23.8. Executing OPT pass (performing simple optimizations).

5.23.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

5.23.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

5.23.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.23.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

5.23.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

5.23.8.6. Executing OPT_DFF pass (perform DFF optimizations).

5.23.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

5.23.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

5.23.8.9. Finished OPT passes. (There is nothing left to do.)

5.23.9. Executing TECHMAP pass (map to technology primitives).

5.23.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

5.23.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~11 debug messages>

5.23.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.23.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~142 debug messages>

5.23.12. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.23.14. Executing TECHMAP pass (map to technology primitives).

5.23.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.23.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

5.23.15. Executing OPT pass (performing simple optimizations).

5.23.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.23.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.23.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.23.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.23.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.23.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.23.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

5.23.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.23.15.9. Rerunning OPT passes. (Maybe there is more to do..)

5.23.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU8_Mult_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.23.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU8_Mult_wrapper.
Performed a total of 0 changes.

5.23.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU8_Mult_wrapper'.
Removed a total of 0 cells.

5.23.15.13. Executing OPT_DFF pass (perform DFF optimizations).

5.23.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU8_Mult_wrapper..

5.23.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8_Mult_wrapper.

5.23.15.16. Finished OPT passes. (There is nothing left to do.)

5.23.16. Executing AIGMAP pass (map logic to AIG).
Module ALU8_Mult_wrapper: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

5.23.17. Executing AIGMAP pass (map logic to AIG).
Module ALU8_Mult_wrapper: replaced 263 cells with 1571 new cells, skipped 522 cells.
  replaced 3 cell types:
      90 $_OR_
     106 $_XOR_
      67 $_MUX_
  not replaced 11 cell types:
       2 $scopeinfo
      28 $_NOT_
     217 $_AND_
      26 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010
      70 DFFE
       8 DFFC
      15 IBUF
       8 OBUF
       8 DFFC_$abc9_byp
      70 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
      70 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000

5.23.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.17.3. Executing XAIGER backend.
<suppressed ~89 debug messages>
Extracted 826 AND gates and 2192 wires from module `ALU8_Mult_wrapper' to a netlist network with 114 inputs and 167 outputs.

5.23.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.23.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    114/    167  and =     671  lev =   25 (1.63)  mem = 0.02 MB  box = 174  bb = 148
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    114/    167  and =     746  lev =   18 (1.41)  mem = 0.02 MB  ch =   77  box = 174  bb = 148
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =     746.  Ch =    76.  Total mem =    0.24 MB. Peak cut mem =    0.03 MB.
ABC: P:  Del = 11505.00.  Ar =    1149.0.  Edge =      846.  Cut =    11632.  T =     0.00 sec
ABC: P:  Del = 11505.00.  Ar =    1167.0.  Edge =      844.  Cut =    11393.  T =     0.00 sec
ABC: P:  Del = 11505.00.  Ar =     960.0.  Edge =      879.  Cut =    21416.  T =     0.01 sec
ABC: F:  Del = 11505.00.  Ar =     531.0.  Edge =      854.  Cut =    17007.  T =     0.00 sec
ABC: A:  Del = 11505.00.  Ar =     508.0.  Edge =      797.  Cut =    16024.  T =     0.00 sec
ABC: A:  Del = 11505.00.  Ar =     500.0.  Edge =      791.  Cut =    15553.  T =     0.00 sec
ABC: Total time =     0.03 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    114/    167  and =    1593  lev =   26 (1.67)  mem = 0.03 MB  box = 174  bb = 148
ABC: Mapping (K=8)  :  lut =    189  edge =     763  lev =    6 (0.52)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   26  mem = 0.01 MB
ABC: LUT = 189 : 2=32 16.9 %  3=56 29.6 %  4=32 16.9 %  5=42 22.2 %  6=10 5.3 %  7=3 1.6 %  8=14 7.4 %  Ave = 4.04
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.58 seconds, total: 0.58 seconds

5.23.17.6. Executing AIGER frontend.
<suppressed ~574 debug messages>
Removed 2674 unused cells and 3439 unused wires.

5.23.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      189
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:       26
ABC RESULTS:   \DFFC_$abc9_byp cells:        8
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:      146
Removing temp directory.

5.23.18. Executing TECHMAP pass (map to technology primitives).

5.23.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.23.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~41 debug messages>
Removed 29 unused cells and 2747 unused wires.

5.24. Executing TECHMAP pass (map to technology primitives).

5.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.24.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$405d1bb1a962b813808a05b43ebd91335b139b05\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$94775d1003fd9a8c5868b35a33db1df43efa5b1a\$lut for cells of type $lut.
Using template $paramod$0ff0701fa7307c511b76c9daa95f87e048e89d50\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$2198d322c39cf8d604a6b68dc67d83863879f81f\$lut for cells of type $lut.
Using template $paramod$43efb39e293e9c924efca29717547300da1c0766\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$003aaa0287ff3d41297e1201706d8efb5c449066\$lut for cells of type $lut.
Using template $paramod$a8ec63879893685e8048960a6ab1b6b7d0dc79d2\$lut for cells of type $lut.
Using template $paramod$91b235b467e98ebc2e7ebd8719fef8dd27e7303f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$1ff25f2183b07e0365f6bf2ac1917af1ec7a3aa2\$lut for cells of type $lut.
Using template $paramod$08a5251094e6791f0c6a19a79c33ed46d064f1e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$1015f1ea668b41addd5fbeac1cbaf1170bd89614\$lut for cells of type $lut.
Using template $paramod$351044de526a31c9bcc5bcf3daa7e6aabf096f40\$lut for cells of type $lut.
Using template $paramod$126d24eb947cc1893775d963d75153ff2cdcac0c\$lut for cells of type $lut.
Using template $paramod$2541db1c3ac220c8f1ece085fe42b0ac6fd635f5\$lut for cells of type $lut.
Using template $paramod$dca61a98be704f9e961dfbe1dd896bebe595a135\$lut for cells of type $lut.
Using template $paramod$a3a9e36831051f038c62b244c2d823fb0ae84ba2\$lut for cells of type $lut.
Using template $paramod$e8d9d92537e53b9a25d5c29ac149bcaffab75ece\$lut for cells of type $lut.
Using template $paramod$19ce103f7be6800745def8e1ec4b705852ff8a3c\$lut for cells of type $lut.
Using template $paramod$ca6e226c4cf6b921a9cb91406b33849c04e6f5fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$1500f1a8d2199dd6014543a99fed1a6fd2294d04\$lut for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$651277bec8389e26c5b14f6bfe34bb974682e36f\$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66\$lut for cells of type $lut.
Using template $paramod$86072e15907e3fb998442e746c45ed9198867ed7\$lut for cells of type $lut.
Using template $paramod$36f52b4c701b15ad738045a246171183d1a4233d\$lut for cells of type $lut.
Using template $paramod$bc7e4d8ec2aef771797a8dc0c9a375427b79e5f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$3fbf9e179448527cc5870685155541058c0f9f7a\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$c4e2d227461e4f3ce872f94565321e89a99e4ce3\$lut for cells of type $lut.
Using template $paramod$af0c0e3aea5daa768aac0697b02a2a49301800b1\$lut for cells of type $lut.
Using template $paramod$8279cdaaf4ceb067552b60fee272becefdc9fd3a\$lut for cells of type $lut.
Using template $paramod$dfe00d99deb2c7874bea2dbcc0eb1b238654374c\$lut for cells of type $lut.
Using template $paramod$902e5c20796fed8cf4dd10c327084e1d2e999ea4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$7c3946cc971b503e40ac7005d7be5ee15603f4fa\$lut for cells of type $lut.
Using template $paramod$bf9db4fb1490916742e787fb6866c65f874c55d1\$lut for cells of type $lut.
Using template $paramod$ed0de7de28d7ea2a18fd2621d18a6f25b6bb9fb5\$lut for cells of type $lut.
Using template $paramod$7c71e387bc0420cc062fc85ff81484f3575c128c\$lut for cells of type $lut.
Using template $paramod$62d2b7103c1460edb046921f4efd43eb8da6a7a3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$1c30d08c403f38fa94ec53dfc832770bdc564fe4\$lut for cells of type $lut.
Using template $paramod$7f91b6aba53c47e1460722c8a4023f8d724a9eb1\$lut for cells of type $lut.
Using template $paramod$4d569dacf8592d6730319f7a1315cba41d5e6981\$lut for cells of type $lut.
Using template $paramod$242b15da019db5a86406b735387ef1138f0d4418\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$162ada7c1ab8e1c8a098e39a97410118d3209000\$lut for cells of type $lut.
Using template $paramod$51396268d68256ca790c3322e64e80e0302637b4\$lut for cells of type $lut.
Using template $paramod$b1ce548c22fb9791b32ddb7388b153cacde40870\$lut for cells of type $lut.
Using template $paramod$7c57228df39eed5240de04995e61ac6a2ad834e4\$lut for cells of type $lut.
Using template $paramod$ba5a208834c36ff04db4e3f921afebec07026172\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$e34d3283fac6edfa550dd4ae129a5f913e7c8fce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c93083768903e88c37e0c9b82fead370b0886961\$lut for cells of type $lut.
Using template $paramod$c9ace714f5914f37c6d2101760e136ec16854a14\$lut for cells of type $lut.
Using template $paramod$aa303281300d823589424554037b082b3d506968\$lut for cells of type $lut.
Using template $paramod$22cc3c6b4f57b7128c5f3a6c91c8cf239c3a0ce0\$lut for cells of type $lut.
Using template $paramod$d11f22ba2cf503b6cb541175373625cc717fad0d\$lut for cells of type $lut.
Using template $paramod$c8e823d045d2cb99351ad4848f355ada59117c98\$lut for cells of type $lut.
Using template $paramod$ac74062b9182d8c98e3ddc8b918af84d3aad8ecd\$lut for cells of type $lut.
Using template $paramod$a5fa44317ba0565248297b2fcc4e00e523a98456\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$810e7cb9867a4fc7ad6fb53ded16ec1542259579\$lut for cells of type $lut.
Using template $paramod$f2fc8a0b5f0d280e12834c429f79d557873d34b2\$lut for cells of type $lut.
Using template $paramod$f8798c7f2928822eda5a0036832b6cd741a421db\$lut for cells of type $lut.
Using template $paramod$b0df1ab67a3f9de335ebb8ea188af48cb76a2528\$lut for cells of type $lut.
Using template $paramod$409d05510f4ba96905a0082183d3931fc6d66b0c\$lut for cells of type $lut.
Using template $paramod$e6e9da385ebc83bd996cfc754757fd6185d6ff5d\$lut for cells of type $lut.
Using template $paramod$4ab20f2e18682e7cf646e1bf259efb96ed2a200a\$lut for cells of type $lut.
Using template $paramod$056ee914d6dfe3c2f4858bb887bc6e1f690b83ab\$lut for cells of type $lut.
Using template $paramod$b28f8332fd4ae145b754a60aa64d7ee0d96bce02\$lut for cells of type $lut.
Using template $paramod$4ae932c57078abb2f510805a04282ee83922d3ee\$lut for cells of type $lut.
Using template $paramod$e8c8366a9349a523c1d29f463b8118ded52651ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$4609d6170df9df51ab903023a98ef7fe930e70d9\$lut for cells of type $lut.
Using template $paramod$2417bf7493f1ffc389999ffa67cec23f05fc89c5\$lut for cells of type $lut.
Using template $paramod$e479386c8bae7bfbc89d2695035fe0f2558d041b\$lut for cells of type $lut.
Using template $paramod$3678fb521f50a8be33047b38242bf0ee1c9f8844\$lut for cells of type $lut.
Using template $paramod$125f9ed40975775669fc6738aba86f16a07c8562\$lut for cells of type $lut.
Using template $paramod$54383a1bcef4e81effdde487713b973b95a35fea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$b1ff5b6c63a4f11ec405dc84572700526fe83a52\$lut for cells of type $lut.
Using template $paramod$c2f80d509100066e817aed54abdda4020cb78c4f\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$67871df7b26729e35f97dd855b1dae4e0faba7e1\$lut for cells of type $lut.
Using template $paramod$4dd39b2b7a4bbdc3c94a25c15acc23c0f1a653a1\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$f334a66568927a452cdab725d03a5ccfcacb1a5f\$lut for cells of type $lut.
Using template $paramod$c0ca1e52caf2c9a3e9368622098e6cb6d5740e52\$lut for cells of type $lut.
Using template $paramod$379dd63d9a96889a11b39734eb2e40090cbca6ec\$lut for cells of type $lut.
Using template $paramod$480c9079ca63effbfaa920db5ab35eb668fcc712\$lut for cells of type $lut.
Using template $paramod$cdada7783643b1c323847cd10c7acb7c03331593\$lut for cells of type $lut.
Using template $paramod$7b9a276af959f3a244e3d33370d68a76aa1acb74\$lut for cells of type $lut.
Using template $paramod$61c3f7f89097d9ce98a0bb0c6f045ba3daf83101\$lut for cells of type $lut.
Using template $paramod$bf5406a03801a7fb5ac9dedcc41e435b295d425b\$lut for cells of type $lut.
Using template $paramod$69d07534b4ff5d0739178b60bdab154221c516a5\$lut for cells of type $lut.
Using template $paramod$5a3fd59c920288e618618a73b0894366e22db80b\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$68ebf5e928c31e09150ec52bd8856394763def5b\$lut for cells of type $lut.
Using template $paramod$5f98f936fa96da445679c7d0edeff5965c6c361b\$lut for cells of type $lut.
Using template $paramod$6a50ef29d6f6fac8c1a2e1b96273b263e69772c4\$lut for cells of type $lut.
Using template $paramod$651369594d68ecd2922d85983de4e2dd9969fdd5\$lut for cells of type $lut.
Using template $paramod$e411e1c821d3684fc6c234623c1dbfbc32298275\$lut for cells of type $lut.
Using template $paramod$5c4400f8fe8d282fe98a14d1b0e5f3c07217b925\$lut for cells of type $lut.
Using template $paramod$32f49f0dcae2472f2b195f40a1982299ba787c7a\$lut for cells of type $lut.
Using template $paramod$5546ce0f275f216388084e7954580f1d8b444565\$lut for cells of type $lut.
Using template $paramod$92fa921f48a6eae20f3a64b50ead763816c216d4\$lut for cells of type $lut.
Using template $paramod$e681f2fc1e5759eb776395e609815d4cffc2d583\$lut for cells of type $lut.
Using template $paramod$7ac5ba87b028c9c7563c1a93eacc8a32c88c88c7\$lut for cells of type $lut.
Using template $paramod$9915100fddc9867b79361978ad382b80bdcf58e7\$lut for cells of type $lut.
Using template $paramod$fc58e771eed42346829e398e8533da9fed857920\$lut for cells of type $lut.
Using template $paramod$49ec94b1c249140bda5b06878cb5f5086a0a8a49\$lut for cells of type $lut.
Using template $paramod$8511620ac19936d2cfc7b6c5ad7b35ef8bb8fc70\$lut for cells of type $lut.
Using template $paramod$a33127edf4b06d32fa83d75f2b5014ea8232832e\$lut for cells of type $lut.
Using template $paramod$4101f7a61e432882cc136acaae206f573b7cd3db\$lut for cells of type $lut.
Using template $paramod$e156433f825b4f0bef48bd57a9c29a666bfaf520\$lut for cells of type $lut.
Using template $paramod$07f4d4a9694d77525f505d0f3f0d44e7aa8d30fa\$lut for cells of type $lut.
Using template $paramod$7dd4ab42142ba7a510a9ec51789aa57b06300e05\$lut for cells of type $lut.
Using template $paramod$5f6b72baf078fc35c13bbe56eff27bb52c9105cb\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$a86d99bf922fa0decfda8462f601fbea426684b1\$lut for cells of type $lut.
Using template $paramod$c46333c3f7b60680ed6fc6e4822e33c52fbdfe89\$lut for cells of type $lut.
Using template $paramod$9df5e36229dd072ace307952a9a3b771714682c6\$lut for cells of type $lut.
Using template $paramod$8891e00a2073855b038f64057f14e5058d966964\$lut for cells of type $lut.
Using template $paramod$44166077814a23026519b525d8ec306bbcaac037\$lut for cells of type $lut.
Using template $paramod$ea0a782270cbebe4c72becfd701f94f80c4ba914\$lut for cells of type $lut.
Using template $paramod$ae016047518365ef1edcb410638935fd2e830df9\$lut for cells of type $lut.
Using template $paramod$eff9795925ec591ce914a59d20427bf5ca6c4bfa\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$10dce14ec0ef8109bbfb07f8536e79ac0213d43e\$lut for cells of type $lut.
Using template $paramod$d694aa8270fa97559f224aa539fe6860f0829cc1\$lut for cells of type $lut.
Using template $paramod$64bb7d9f5a5c626483c8c4c35e67f39e429a6e0a\$lut for cells of type $lut.
Using template $paramod$ab9b1b294b587a969eec7858d25e4f87cd8ff50b\$lut for cells of type $lut.
Using template $paramod$ddef2ebd53584b9a05e893c1772f1d94f056e5d3\$lut for cells of type $lut.
Using template $paramod$226df2e328e4e3ecac2427f7379b0897773ec4c7\$lut for cells of type $lut.
Using template $paramod$aa41e5c65897e703f1dfcb7136eadc7133e20df1\$lut for cells of type $lut.
Using template $paramod$26c6eee984c99ab7c3bb4a85cab5854f70684cc5\$lut for cells of type $lut.
Using template $paramod$db1ccd4978a767f7a89b59202830e9f375dfd4d5\$lut for cells of type $lut.
Using template $paramod$c89417f8c3cda2b6df10eaeef008f455cd81c08d\$lut for cells of type $lut.
Using template $paramod$007b1f0a3e629962625a63ca8d7f719f0a62929e\$lut for cells of type $lut.
Using template $paramod$047b5c8c84938a251b1e05bd2ee1aabc75b9a500\$lut for cells of type $lut.
Using template $paramod$40d67952852fc7add670501589f9ee0fbfc0cf8a\$lut for cells of type $lut.
Using template $paramod$6a5a4d22ddb060f73ae96e7201d959ca4da8532e\$lut for cells of type $lut.
Using template $paramod$3d87014b757baf96996a35ccd76f60afbc9621d4\$lut for cells of type $lut.
Using template $paramod$1e14cb677885518f99b45cb905d2cbe2bde51a24\$lut for cells of type $lut.
Using template $paramod$8e2ddc576be727dc01c1b57f049f7f3505a0048b\$lut for cells of type $lut.
Using template $paramod$553c9b48d9ce3a458baa1268bc4e784f2c97d6d2\$lut for cells of type $lut.
Using template $paramod$7400a1325962270cce74fbf641778daf660d6626\$lut for cells of type $lut.
Using template $paramod$b77eef7d481d9e0f0de4c72b5770437314684f63\$lut for cells of type $lut.
Using template $paramod$62dab899541d3a26292a6b8b551d083ee23f6690\$lut for cells of type $lut.
Using template $paramod$b51202924d0436e4ea2fab49aa747dac3028e4ae\$lut for cells of type $lut.
Using template $paramod$090d2ff60d4361ffa1314dc56d9079e5f8f6fa59\$lut for cells of type $lut.
Using template $paramod$4a153ce5486584cc54b4e0e2e52691077ed33b83\$lut for cells of type $lut.
Using template $paramod$e365aa8d744104d096fce0fa0116a3c1f5b07ee8\$lut for cells of type $lut.
Using template $paramod$4f01a93725eab82753e2b18784c3a94b27ae5b8a\$lut for cells of type $lut.
Using template $paramod$0b7ecee4ff5e7d8173fcbd13ba37c607c2b07154\$lut for cells of type $lut.
Using template $paramod$f6eb978df36039fa73086230d7e1ab76c915140c\$lut for cells of type $lut.
Using template $paramod$43207054a098146b6e5110cde03894b67a385fc8\$lut for cells of type $lut.
Using template $paramod$a29b8734335eb45ab26f2985e27555e490f73c31\$lut for cells of type $lut.
Using template $paramod$630b10b13fc0e929ca695b26e0171cd366c8bf52\$lut for cells of type $lut.
Using template $paramod$741dbe150447739841722df256061132ae24b7ca\$lut for cells of type $lut.
Using template $paramod$2184d1afde43772bef968603461f38ea4b6055d1\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$dd3c046626c12227dbe62e343652705a1c60f559\$lut for cells of type $lut.
Using template $paramod$82dd5906353d74a9f258bd751123651ff7819bb0\$lut for cells of type $lut.
Using template $paramod$c60c58f8ca0cee1db084281a9bdc893d1ac0c0b3\$lut for cells of type $lut.
Using template $paramod$cba70b6e653a9200d4db4a28a637d318ceb4e4f3\$lut for cells of type $lut.
Using template $paramod$53adf2b0c50f324533c7d6443140bd6acddc87a1\$lut for cells of type $lut.
Using template $paramod$aa5057e3154b200b9dd86a7586e82d5885a15292\$lut for cells of type $lut.
Using template $paramod$63b9e136af3070a8b9ea2d1a503d1ec62e5d310a\$lut for cells of type $lut.
Using template $paramod$7f1ac89bd45a01b57875b94c31fa0f6608d02e31\$lut for cells of type $lut.
Using template $paramod$0c22040d1adf5833da7b522cc000661fd63e5dad\$lut for cells of type $lut.
Using template $paramod$d4b31f832afe87a72001000d8e8ec72b92fd33d3\$lut for cells of type $lut.
Using template $paramod$ae7dec30d5d5608b8478412cdcc080c4e68a8343\$lut for cells of type $lut.
Using template $paramod$175f565fe52dc68616eaa6c88643fd9c41616e45\$lut for cells of type $lut.
Using template $paramod$905381b7ac9f5432c09ff06a1fb23da89d2307c2\$lut for cells of type $lut.
Using template $paramod$825ca3980e53083c9a571405af69997a45f7534a\$lut for cells of type $lut.
Using template $paramod$c317e7132906cd5defb788dfb6e06cfeceec3da0\$lut for cells of type $lut.
Using template $paramod$d4f49b57e0a289f7b28c8d71862910b0178245cc\$lut for cells of type $lut.
Using template $paramod$3ea60f2d17218e32b7752f1e869e77af78733895\$lut for cells of type $lut.
Using template $paramod$e0b192dcf742212c7befd720b774997b20cd9310\$lut for cells of type $lut.
Using template $paramod$165e99a32e53492c2dee6fda4ae7a7f27df1fca1\$lut for cells of type $lut.
Using template $paramod$7b1b51369e8cc52bd8821c7dad7b5b34750b008a\$lut for cells of type $lut.
Using template $paramod$40fee15a9b488d606dfb5a707f6421b4bfc3bc9b\$lut for cells of type $lut.
Using template $paramod$e41bdc3e3daabd9b27ad2886ec070870227d7609\$lut for cells of type $lut.
Using template $paramod$bc47072874ca9d88b81c309e1fc2222112c85db5\$lut for cells of type $lut.
Using template $paramod$257d9a0729cbf9e36c1dbfe0b360e1af55eb17bd\$lut for cells of type $lut.
Using template $paramod$6daaf194686adbeaa92c9a1cab6c22f91c992a0c\$lut for cells of type $lut.
Using template $paramod$a98a3f72381c953f685268dc923efa0bb245aa57\$lut for cells of type $lut.
Using template $paramod$cc7e55477086472a94728c80d5f0956d301e8786\$lut for cells of type $lut.
Using template $paramod$fa367cdec3d1614a64913e97e22925b0413c5407\$lut for cells of type $lut.
Using template $paramod$48a2a051fc08fc0aad6e616ced537126f33d8fa0\$lut for cells of type $lut.
Using template $paramod$cba948227f85e45e3261bc160f90de416ae03c93\$lut for cells of type $lut.
Using template $paramod$a69b21487fd4bfb3ca8f328b567b51b06c225bea\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$90013a2c859fc0946067d6dceee8adbec544bf63\$lut for cells of type $lut.
Using template $paramod$5f495cdad5071e51e88d46a583d25b7f3df7daca\$lut for cells of type $lut.
Using template $paramod$e43567d7b562c24c2a2379de741ddc1f5b547865\$lut for cells of type $lut.
Using template $paramod$c74cc91a1d89c973d8ed77c03c886f9dbd4002c0\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$f1bdf5268949b7a35eadbfacdb53293543d36a3a\$lut for cells of type $lut.
Using template $paramod$e774fe2dce57c924dec96077d1636d43dd4b4ef5\$lut for cells of type $lut.
Using template $paramod$afbb7ce752611e45f22faf989903b063462246b8\$lut for cells of type $lut.
Using template $paramod$df33a378108ee62360f453800bd6226e4b2e56a8\$lut for cells of type $lut.
Using template $paramod$4788b9c62ab6b69555648af0c17371c2d890d437\$lut for cells of type $lut.
Using template $paramod$9a9413aff4a68cc89b53b446a951c62ac89c6f92\$lut for cells of type $lut.
Using template $paramod$98e1cc699f460c9735dd0511ed7f3b5cf0875f85\$lut for cells of type $lut.
Using template $paramod$4702e62ebc6560e517e789414fc5a6d635398d32\$lut for cells of type $lut.
Using template $paramod$6ced58c754d57a22aea1358e70fdcb7850bf02d4\$lut for cells of type $lut.
Using template $paramod$b0bf691066a99bc35e3d92cdc2f4915d51062066\$lut for cells of type $lut.
Using template $paramod$5c0f001166a321f0e16dbc25ea524e78d27f3c63\$lut for cells of type $lut.
Using template $paramod$53987f5e3eff98f85e90b19fd38873ea4567aea5\$lut for cells of type $lut.
Using template $paramod$be5417775fec415abad8da2a90d80521d9fe8160\$lut for cells of type $lut.
Using template $paramod$7b3a3dcf2afdebaae28f040114ac491e1b1eef93\$lut for cells of type $lut.
Using template $paramod$9bb98dd9c4ce20dee059fd5803cb6882674ca85b\$lut for cells of type $lut.
Using template $paramod$4b0b95f1d2124b1e227d3b79907f77d4edb126c2\$lut for cells of type $lut.
Using template $paramod$a8e216a45bcd080886d540bc6c2f5d8d2755b68e\$lut for cells of type $lut.
Using template $paramod$8c4c19c25050dbe2bb3db865e34fc06ea7f64b80\$lut for cells of type $lut.
Using template $paramod$2ffaf9ee28181f96a599cb3e8005897767a86da2\$lut for cells of type $lut.
Using template $paramod$f6e4b88553c807ab861e079d277eee02fd39a772\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$d997cd35314e0fe217be2afbf35ccefe2eb5805e\$lut for cells of type $lut.
Using template $paramod$577179d0550cfdf27c1c802df57ef9f5026ae67f\$lut for cells of type $lut.
Using template $paramod$a5f0d0b5446757e93f33ace2fcaf4f7db42edeed\$lut for cells of type $lut.
Using template $paramod$75b123fd28a4f3d4eaec1e0c9db1186191796260\$lut for cells of type $lut.
Using template $paramod$a2cec83fe8ada6ee5d6ff30ffcd1996e366bafc6\$lut for cells of type $lut.
Using template $paramod$82b7fe1e33e32a3e66beaadec3f0ebcc46a5e33a\$lut for cells of type $lut.
Using template $paramod$0348e6cf4aaa351653f010ecdad217ef2e162f64\$lut for cells of type $lut.
Using template $paramod$3d72be3269d8f02dcd7c2b850f6eba463102df41\$lut for cells of type $lut.
Using template $paramod$baa179b0a12bf2dd81a0dfb883bf4324a46b28b8\$lut for cells of type $lut.
Using template $paramod$b4556ebb8293522e9174f22302ed6d61c0a642c7\$lut for cells of type $lut.
Using template $paramod$2ab295bf90011dba9f91aeb686f02005114bf746\$lut for cells of type $lut.
Using template $paramod$d56e0025f4d7f392025f8b97ed370d781e9718f7\$lut for cells of type $lut.
Using template $paramod$975fce55c154b7db5d530e04ae99e3194ce58319\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$d9c681e8a362984a78e5cdf312e2f4f877d8fd28\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$250cdf566ce3134d2291090068b5c6622159de07\$lut for cells of type $lut.
Using template $paramod$3b1881dd778c2c30cd33b5ff76d6092cd43a29d2\$lut for cells of type $lut.
Using template $paramod$9c0aee3cd84145a88ddb692de3fdfd06e432a073\$lut for cells of type $lut.
Using template $paramod$30b8c47659bb51fac573821b81de64ab40b12494\$lut for cells of type $lut.
Using template $paramod$fac6a22b294f780ef2078921623d830990e7f871\$lut for cells of type $lut.
Using template $paramod$911539a900bd8e1f5d436b78b37212c491363764\$lut for cells of type $lut.
Using template $paramod$c6e4f6bea570ed7d7184c34830aac6fa53f5e227\$lut for cells of type $lut.
Using template $paramod$c81968afadd81b17087a85026201b3be754664fb\$lut for cells of type $lut.
Using template $paramod$623642ae5f00581b6b9ebb0ad586f6e7449fe809\$lut for cells of type $lut.
Using template $paramod$0c41dfed37d8bcc9d410e40434b34604c4b0d87d\$lut for cells of type $lut.
Using template $paramod$1f549eb7207523b57bcb4a78e4084cbdc533c438\$lut for cells of type $lut.
Using template $paramod$1d6f8960b75e96c62bb9f482f61eb8a5507616e2\$lut for cells of type $lut.
Using template $paramod$ebd75f2b4c15632bbad3b343a15a221f9f4d006e\$lut for cells of type $lut.
Using template $paramod$5987c9e79b0cc88f98a199db38b917454e118409\$lut for cells of type $lut.
Using template $paramod$1a19831df3d3f47167cddc934be2eef46690fa70\$lut for cells of type $lut.
Using template $paramod$43bc3b8d4db2ff94a4a14decf2d55a953bc7141b\$lut for cells of type $lut.
Using template $paramod$a907a1f72deff925db2c89f08b45f2f0eab340fd\$lut for cells of type $lut.
Using template $paramod$45baa163974b8e98eddefcbfd99df87bf91c76d5\$lut for cells of type $lut.
Using template $paramod$7e9424b0fef7e05c71870e16e53a95401871961e\$lut for cells of type $lut.
Using template $paramod$fa2270ddedad59a7e8b9a70727df055b2912afe4\$lut for cells of type $lut.
Using template $paramod$2f435659ea184b68bb5719991730782e11f1987a\$lut for cells of type $lut.
Using template $paramod$659e42ab0203fe6027a990c2545c28afdaaf64e9\$lut for cells of type $lut.
Using template $paramod$c92f505ecab19d132ed17b9c568532e57d7289f2\$lut for cells of type $lut.
Using template $paramod$2c65781288120ff851373ebff577855f8586142f\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$44e136289e0bb3c6365d056b0b03ad2894e0a4c7\$lut for cells of type $lut.
Using template $paramod$163f3f2cf5fe82ed6b4aa477662a4723ce9ee09b\$lut for cells of type $lut.
Using template $paramod$185953a27e26c425e3075b387069e44dd19372e8\$lut for cells of type $lut.
Using template $paramod$9452ccfb6682f915033d70545645800a65613b0e\$lut for cells of type $lut.
Using template $paramod$4e0d1a0a208c7ee749bf732df36f9c6c2c8feab6\$lut for cells of type $lut.
Using template $paramod$f15f1d74b1fa8bcf58439325e6f2837c08b4795e\$lut for cells of type $lut.
Using template $paramod$2e1eb422eb778a4ca172d0b5029b8f88b53e56e4\$lut for cells of type $lut.
Using template $paramod$33fa6be7583aa0cef9bc20d90b49fa22061f2cb1\$lut for cells of type $lut.
Using template $paramod$80d8ab6f89995abef5ebf1acf278260e8ae4a687\$lut for cells of type $lut.
Using template $paramod$d7cca492f59a339ebe0918b4c9b09b5ecf42de4c\$lut for cells of type $lut.
Using template $paramod$aa1fcc1f3dd217b433f5c8040c816f20ad2dcea7\$lut for cells of type $lut.
Using template $paramod$720c9be1704238e35beb42824a77b1d2f0cec222\$lut for cells of type $lut.
Using template $paramod$27d5914c761845ad13b634f3776a3831d11ac2f5\$lut for cells of type $lut.
Using template $paramod$aea4bd94dc4e747dc69190d084d76665f92ca0c5\$lut for cells of type $lut.
Using template $paramod$4247badf3f6a33bf771d9408f03029ec600486a7\$lut for cells of type $lut.
Using template $paramod$62fddb44ef47d72ba48d98bf15bafa151cc9f84d\$lut for cells of type $lut.
Using template $paramod$ef74431789dc129660e3b29beee94168d14d7cd2\$lut for cells of type $lut.
Using template $paramod$40d811af958f72ec21de39292ecd8f0e612fab9a\$lut for cells of type $lut.
Using template $paramod$7381e485c68d295efc91139abc052b6b04102779\$lut for cells of type $lut.
Using template $paramod$1d95d8c4d67fef8f45f03dba5abebba25d022370\$lut for cells of type $lut.
Using template $paramod$ddecc27d87ad15d21530b51cfd82d95880202d01\$lut for cells of type $lut.
Using template $paramod$375474f914159355105e4f31181fa706b3d7b5cd\$lut for cells of type $lut.
Using template $paramod$5245fdb19efdaa8d2967b6d4b233615f28833893\$lut for cells of type $lut.
Using template $paramod$9122126d5504bf0030f077fc91114ee55e515515\$lut for cells of type $lut.
Using template $paramod$1bdd9aa549c163746ea904041b8ee3c3e5c7c69d\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$d284421501bbf29a7405dcd2bff34e9fb619907f\$lut for cells of type $lut.
Using template $paramod$2e8b2c31729db300de21d94199b586546c2df794\$lut for cells of type $lut.
Using template $paramod$92105f2e1270731e9e4c284c0fba4cd180a09894\$lut for cells of type $lut.
Using template $paramod$aae1855da346d8d0dd71c7e0e70808c73faa3705\$lut for cells of type $lut.
Using template $paramod$62f580e897c6c86f4c65b604ab4233219680de80\$lut for cells of type $lut.
Using template $paramod$602a28d9285e2aa9c4120cc848ed720cd02591f7\$lut for cells of type $lut.
Using template $paramod$08345f6a900e5a7d87cd206fe454ec436d5501ab\$lut for cells of type $lut.
Using template $paramod$a6ae2a6a9af5de3873c1f756ea4b032429f05475\$lut for cells of type $lut.
Using template $paramod$41acccd778695b1f97b137b2869cd1a87cce8686\$lut for cells of type $lut.
Using template $paramod$8bc38be609c3cf955a60438d26d0916aac29f536\$lut for cells of type $lut.
Using template $paramod$a7cb524030a74429792a916ad86448da23a026b2\$lut for cells of type $lut.
Using template $paramod$c989f437c726be39aaadfcdb9c0d3aab85fde00b\$lut for cells of type $lut.
Using template $paramod$c3c0be2c402974c0c8e084400c7d8f8f92b3a69a\$lut for cells of type $lut.
Using template $paramod$aef0333ce2ed15aab9d16212c701189d70f66c37\$lut for cells of type $lut.
Using template $paramod$dd00ffdf14b0a353a6f88d3f81f1fce0f3a7fc63\$lut for cells of type $lut.
Using template $paramod$7381baa2540579aec4c122a4324f88500b612819\$lut for cells of type $lut.
Using template $paramod$fc4f98713919527f1121dfe78ec0620c4084885a\$lut for cells of type $lut.
Using template $paramod$9193d662e82dabf60ef4ff5d5fe7a80663e5767f\$lut for cells of type $lut.
Using template $paramod$bfc9da149269163d238c883f85980d32722c7cd4\$lut for cells of type $lut.
Using template $paramod$2d9c1ed2fe68eda6e11e3f3b72fc777402afcd15\$lut for cells of type $lut.
Using template $paramod$b82f49689c35219bf38429908ea84ebe07dd90ed\$lut for cells of type $lut.
Using template $paramod$2df972599961959f6a3d43b1538c93acff8393f1\$lut for cells of type $lut.
Using template $paramod$51a72b3c97628a3868b6745bc8baebb6552a1cd9\$lut for cells of type $lut.
Using template $paramod$6b75f99bc75ee7a6f0989ce030004465763c0452\$lut for cells of type $lut.
Using template $paramod$f3681af76a61a5b27cbf7d348fac70653361809d\$lut for cells of type $lut.
Using template $paramod$fd985d7d3fa7a17cf06ebc080bb1d616dd31336f\$lut for cells of type $lut.
Using template $paramod$ea9a764ccbe44faa06a74220c58b14f58490c820\$lut for cells of type $lut.
Using template $paramod$beb6bea774aa3d580363c41b2f9df255c2b66b81\$lut for cells of type $lut.
Using template $paramod$09f549dca5151030e5732b9311849fea0f448d3b\$lut for cells of type $lut.
Using template $paramod$d2c153d4c70cf4f889707c5122cf1aae0f5e292e\$lut for cells of type $lut.
Using template $paramod$d054f3ed62099bbb64ba12aa3db2ef1409649e2e\$lut for cells of type $lut.
Using template $paramod$c428732d7f68f9ae438a7fa9996c2a49947e3fa1\$lut for cells of type $lut.
Using template $paramod$38a7fd0a3c55bcbb59c83a30f4385c7b537088cd\$lut for cells of type $lut.
Using template $paramod$8b67ed220d932de80e1f2303bdc1ba98f54caccc\$lut for cells of type $lut.
Using template $paramod$0832fe92b930662ba59b9d4cd99902bc6dab2bdc\$lut for cells of type $lut.
Using template $paramod$6abf720db3b2a0632b7b083047b8c583008e5d1a\$lut for cells of type $lut.
Using template $paramod$3cdedd906f33adb79742385bc5661f8d692dcb5a\$lut for cells of type $lut.
Using template $paramod$1d3e59043d02061badf2b25b86cc7d6b4dfec65e\$lut for cells of type $lut.
Using template $paramod$3355fa781222ea82297988525f9ae8dc7713b318\$lut for cells of type $lut.
Using template $paramod$adecb9d9e9db41b0e0a95039767484506850cbad\$lut for cells of type $lut.
Using template $paramod$2f6e960aae4aea19fb536fb0ff6d962ec56f57c0\$lut for cells of type $lut.
Using template $paramod$ba7570105291ae4bfeefbc13c0281955530b2042\$lut for cells of type $lut.
Using template $paramod$2b5462aff097d69210e758e858eccaeb7c51a687\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$735a88bab5b1c161ef85629bc211904f329ae69d\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$d96988fde1132d3972547a32d545442198d4c097\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$5e7ac3088af8e4e0a20847d43d704b1a330c5332\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$5acc6cd24d04dc0541fab86e414f5c66b3be72e9\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$2195d56424bb1c6c2268d3163fe8df6987fbfb16\$lut for cells of type $lut.
Using template $paramod$00ea0412a0bc82d76672c18b4a7150608a27e5f1\$lut for cells of type $lut.
Using template $paramod$377f455578ee3b3ecadb3a400a9c36dca7d25b5e\$lut for cells of type $lut.
Using template $paramod$266a11917c62dd2e0bde122b6d0f54e76076a64b\$lut for cells of type $lut.
Using template $paramod$1987f59cf217be80abbc97df201045b2769abf5a\$lut for cells of type $lut.
Using template $paramod$cc6f168b93470fcc711df6312603d46c5e4b0e07\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$69cbd69f4099cb4b87c959299c7157363c4946cf\$lut for cells of type $lut.
Using template $paramod$98626ebffca6094069327649481d3a8508587b33\$lut for cells of type $lut.
Using template $paramod$22b0f517b2345992a5a6fe4494254a6aa6083fd1\$lut for cells of type $lut.
Using template $paramod$1cb8a5cb3b4abb5c8e9e506342ade838c5519fd3\$lut for cells of type $lut.
Using template $paramod$2661aa2601af93e362041e04a59405a491f36855\$lut for cells of type $lut.
Using template $paramod$777fd85da8d6dc322e329898cefa9a56b3c07f36\$lut for cells of type $lut.
Using template $paramod$b2718f18e0c4b693182c810904d681e09bf540f7\$lut for cells of type $lut.
Using template $paramod$79c64443c90d23576cb7e0efeb450ddea4c52c9c\$lut for cells of type $lut.
Using template $paramod$158ee9589fd156f8bf6d95cd9ebb24387cb768bd\$lut for cells of type $lut.
Using template $paramod$02f2af5a1914599f3c18c88f4b60e1ff838dae66\$lut for cells of type $lut.
Using template $paramod$235ac5b240c334dc34a49d771618866987c926a2\$lut for cells of type $lut.
Using template $paramod$7ce8706aa165a1e0fb27174d5a1fb48e86edcf46\$lut for cells of type $lut.
Using template $paramod$e6ea6be426f359385dba5d9626c68e11a9f17fbf\$lut for cells of type $lut.
Using template $paramod$dfc90b3390437a76dbb7f95e3210a878a10697f9\$lut for cells of type $lut.
Using template $paramod$8b9634e7dfa008c33d9ee399743b05f598f2abc6\$lut for cells of type $lut.
Using template $paramod$653a1b1f50f316a798bc0e26658968820ecef77a\$lut for cells of type $lut.
Using template $paramod$fadb95605eaa81a5846e3a7f7e4faf0e6b51a190\$lut for cells of type $lut.
Using template $paramod$472165a0bba6197548fd35e972b1e2d41dbf5e69\$lut for cells of type $lut.
Using template $paramod$7ea5993a1ee9e8dd8f7494a7e3f60367c7fd47e6\$lut for cells of type $lut.
Using template $paramod$c9864e5722e13eb84185a74d91e2e5d30dbc45e1\$lut for cells of type $lut.
Using template $paramod$57ba7fbc3f11854b3681ed7f7e3af306d41a8398\$lut for cells of type $lut.
Using template $paramod$d05798ff87240e4135d7ea9179e479f41c7781cf\$lut for cells of type $lut.
Using template $paramod$52b3a698831fbcff4328015eca224eec8c520537\$lut for cells of type $lut.
Using template $paramod$f23dcfa56e2ebcf9ea75aa1bf09fc718f94e223a\$lut for cells of type $lut.
Using template $paramod$e850e331a832baae6cada680feb9f6c0ddb67955\$lut for cells of type $lut.
Using template $paramod$32f70bc52c0e4488fe9ad8b0fa933a64f352467d\$lut for cells of type $lut.
Using template $paramod$636b689eb8a12feee231f46b89c0df5bb4041fbc\$lut for cells of type $lut.
Using template $paramod$4c7eb701c0e83fe23be3e2d490960b6791a4f9c8\$lut for cells of type $lut.
Using template $paramod$c60d009a271570e18d0ab23facee0c77e9acd130\$lut for cells of type $lut.
Using template $paramod$49dfe0305933b8de4358c7988d9089cb53cfc86c\$lut for cells of type $lut.
Using template $paramod$027c57b0517b6d837bc745492168fc0a7cac9555\$lut for cells of type $lut.
Using template $paramod$a58c54e4b88e539fca625ffa2829558882e3035c\$lut for cells of type $lut.
Using template $paramod$5359a91fc51e91734f324d69b53cc2923edf18d7\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~6070 debug messages>

5.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in ALU8_Mult_wrapper.
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$flatten\u_ALU8_Mult.$0\ACC_o[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$flatten\u_ALU8_Mult.$0\ACC_o[7:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$1381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$1711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$1021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6134$lut$aiger6133$847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6134$lut$aiger6133$776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$aiger6133$1488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6134$lut$aiger6133$1403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6134$lut$flatten\u_ALU8_Mult.$0\ACC_o[7:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)

5.26. Executing SETUNDEF pass (replace undef values with defined constants).

5.27. Executing HILOMAP pass (mapping to constant drivers).

5.28. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 4336 unused wires.

5.29. Executing AUTONAME pass.
Renamed 17536 objects in module ALU8_Mult_wrapper (70 iterations).
<suppressed ~1802 debug messages>

5.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `ALU8_Mult_wrapper'. Setting top module to ALU8_Mult_wrapper.

5.30.1. Analyzing design hierarchy..
Top module:  \ALU8_Mult_wrapper

5.30.2. Analyzing design hierarchy..
Top module:  \ALU8_Mult_wrapper
Removed 0 unused modules.

5.31. Printing statistics.

=== ALU8_Mult_wrapper ===

   Number of wires:               1028
   Number of wire bits:           1028
   Number of public wires:        1028
   Number of public wire bits:    1028
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                926
     $scopeinfo                      2
     ALU                            26
     DFFC                            8
     DFFE                           70
     GND                             1
     IBUF                           15
     LUT1                           79
     LUT2                           70
     LUT3                          144
     LUT4                          199
     MUX2_LUT5                     186
     MUX2_LUT6                      72
     MUX2_LUT7                      31
     MUX2_LUT8                      14
     OBUF                            8
     VCC                             1

5.32. Executing CHECK pass (checking for obvious problems).
Checking module ALU8_Mult_wrapper...
Found and reported 0 problems.

5.33. Executing Verilog backend.

5.33.1. Executing BMUXMAP pass.

5.33.2. Executing DEMUXMAP pass.
Dumping module `\ALU8_Mult_wrapper'.

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\ALU8_Mult_wrapper'.

7. Printing statistics.

=== ALU8_Mult_wrapper ===

   Number of wires:               1028
   Number of wire bits:           1028
   Number of public wires:        1028
   Number of public wire bits:    1028
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                926
     $scopeinfo                      2
     ALU                            26
     DFFC                            8
     DFFE                           70
     GND                             1
     IBUF                           15
     LUT1                           79
     LUT2                           70
     LUT3                          144
     LUT4                          199
     MUX2_LUT5                     186
     MUX2_LUT6                      72
     MUX2_LUT7                      31
     MUX2_LUT8                      14
     OBUF                            8
     VCC                             1

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: c5142348b4, CPU: user 2.14s system 0.09s, MEM: 83.72 MB peak
Yosys 0.49+5 (git sha1 954250d1d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 26% 8x techmap (0 sec), 22% 1x abc9_exe (0 sec), ...
