---
layout: about
title: About Me
permalink: /
subtitle: Welcome!
profile:
  align: right
  image: prof_pic.jpg
  image_circular: true
  more_info: |
    <p>Taipei, Taiwan</p>
    <p style="text-align: center;">
      <a href="/assets/pdf/Wen_Chieh_Lo_resume.pdf" target="_blank" style="display: inline-block; margin-right: 10px;">
        <img src="/assets/img/resume-icon.png" alt="Resume Icon" style="width: 20px; height: 20px; vertical-align: middle;"> Resume
      </a>
      <a href="mailto:jack910817@gmail.com" target="_blank" style="display: inline-block; margin-right: 10px;">
        <img src="/assets/img/email-icon.png" alt="Email Icon" style="width: 20px; height: 20px; vertical-align: middle;"> Email
      </a>
      <a href="https://www.linkedin.com/in/laurentlo0817" target="_blank" style="display: inline-block;">
        <img src="/assets/img/linkedin-icon.png" alt="LinkedIn Icon" style="width: 20px; height: 20px; vertical-align: middle;"> LinkedIn
      </a>
    </p>
---

## About Me

I received my bachelor's degree in Electrical Engineering from National Taiwan University in 2024. I am applying for the ECE/CSE Graduate Program for Fall 2025.

My research interests are in VLSI and Computer Architecture.

I was a summer intern at MediaTek's SoC Integration Department, where I designed a low-power architecture plan for the NoC structure.

During my undergraduate studies, I was advised by Prof. Yi-Chang Lu on Spliced Genomic Sequence Hardware Acceleration research and developed resource-efficient Machine Learning Model Deployment on FPGA features in Prof. Ryan Kastner's Lab.

### Research Interests

- VLSI Design
- Computer Architecture
- Digital Circuit Design
