
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'cpu_1' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_6' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/control_unit_6.v:7]
	Parameter CU_ROM bound to: 1152'b011100000000000100000000110001101100000000110000101100000000110000001100011100000000000100000000101011001100000000101111001100000000101100001100011100000000000100000000111011101100000000111010101100000000111001101100011100000000000100011100000000000100000000100000101100000000100000001100011100000000000100000000010001101100000000010000101100000000010000001100011100000000000100000000001011001100000000001111001100000000001100001100011100000000000100000000011011101100000000011010101100000000011001101100011100000000000100011100000000000100000000000000101100000000000000001100000010001101010110000010001101000100000010001101000100011100000000000100010010001101000100011100000000000100000001100000000001000000100000010110011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_6' (1#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/control_unit_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_7' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_unit_10' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/boolean_unit_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_unit_10' (2#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/boolean_unit_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_unit_11' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/compare_unit_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_unit_11' (3#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/compare_unit_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_12' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shifter_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_left_14' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_left_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_14' (4#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_left_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_right_15' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_15' (5#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic_16' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_arithmetic_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic_16' (6#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_arithmetic_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_12' (7#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shifter_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_13' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_ripple_carry_17' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_ripple_carry_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_18' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_18' (8#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_ripple_carry_17' (9#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_ripple_carry_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_13.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_13' (10#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/alu_7.v:86]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (11#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_8' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_8' (12#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:126]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:138]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:155]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:167]
INFO: [Synth 8-6155] done synthesizing module 'cpu_1' (13#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_2' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/counter_2.v:14]
	Parameter SIZE bound to: 5'b11011 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_2' (14#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (15#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'memoryunit_4' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/memoryunit_4.v:11]
	Parameter DEPTH bound to: 5'b10000 
	Parameter SAMPLE_CODE bound to: 160'b0111100000100011111111111111101101100000011111110000000000100000011001000011111100000000001000001001000001000001000010000000000011000000001111110000000000000111 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_9' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/simple_dual_ram_9.v:48]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_9' (16#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/simple_dual_ram_9.v:48]
INFO: [Synth 8-6155] done synthesizing module 'memoryunit_4' (17#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/memoryunit_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (18#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1013.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit	(16 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 15    
	   6 Input   16 Bit        Muxes := 3     
	  33 Input   16 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP beta/alu_system/addUnit/s1, operation Mode is: A*B.
DSP Report: operator beta/alu_system/addUnit/s1 is absorbed into DSP beta/alu_system/addUnit/s1.
DSP Report: Generating DSP beta/alu_system/addUnit/s0, operation Mode is: A*B.
DSP Report: operator beta/alu_system/addUnit/s0 is absorbed into DSP beta/alu_system/addUnit/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|memory_unit | data_memory/mem_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
+------------+---------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteen_bit_adder_13 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sixteen_bit_adder_13 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1120.914 ; gain = 107.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|memory_unit | data_memory/mem_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
+------------+---------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   101|
|3     |DSP48E1 |     2|
|4     |LUT1    |     5|
|5     |LUT2    |    72|
|6     |LUT3    |   290|
|7     |LUT4    |   114|
|8     |LUT5    |   113|
|9     |LUT6    |   411|
|10    |MUXF7   |    74|
|11    |MUXF8   |     6|
|12    |RAM32M  |     3|
|13    |FDRE    |   124|
|14    |FDSE    |     4|
|15    |IBUF    |     3|
|16    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1120.938 ; gain = 107.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1120.938 ; gain = 107.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1120.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1120.938 ; gain = 107.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 21:50:39 2020...
