{
    "0": "L1:\n",
    "1": "SUB R32,R33,R5\n",
    "2": "DIVI R25,R0,4\n",
    "3": "ADD R16,R30,R17\n",
    "4": "XOR R35,R5,R5\n",
    "5": "SUB R32,R0,R38\n",
    "6": "XOR R5,R16,R5\n",
    "7": "BNEZ R5,L2\n",
    "8": "BNEZ R32,L2\n",
    "9": "L2:\n",
    "10": "IADDR R32,L3\n",
    "11": "DIVI R5,R4,1708\n",
    "12": "L3:\n",
    "cycles taken": 22,
    "13": "ADDI R31,R24,3937\n",
    "14": "L4:\n",
    "15": "DIV R34,R14,R5\n",
    "16": "MULI R31,R41,1587\n",
    "17": "MULI R0,R25,882\n",
    "18": "ADDI R24,R34,3002\n",
    "19": "SUB R32,R17,R43\n",
    "20": "BGEZ R43,L5\n",
    "21": "SUB R31,R33,R14\n",
    "22": "ADDI R0,R33,2299\n",
    "23": "MULI R14,R14,1657\n",
    "24": "DIVI R38,R0,1472\n",
    "25": "DIVI R43,R41,1696\n",
    "26": "DIVI R28,R16,526\n",
    "27": "BGEZ R4,L5\n",
    "28": "SUB R5,R0,R33\n",
    "29": "ADD R4,R5,R1\n",
    "30": "IADDR R0,L5\n",
    "31": "L5:\n",
    "32": "HALT\n"
}