{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518817618606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518817618613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 14:46:58 2018 " "Processing started: Fri Feb 16 14:46:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518817618613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817618613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embed -c Embed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817618613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518817620401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518817620402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/embed.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/embed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed " "Found entity 1: Embed" {  } { { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Embed/Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_irq_mapper " "Found entity 1: Embed_irq_mapper" {  } { { "Embed/Embed/synthesis/submodules/Embed_irq_mapper.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1 " "Found entity 1: Embed_mm_interconnect_1" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_rsp_mux " "Found entity 1: Embed_mm_interconnect_1_rsp_mux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631479 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_rsp_demux " "Found entity 1: Embed_mm_interconnect_1_rsp_demux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_cmd_mux " "Found entity 1: Embed_mm_interconnect_1_cmd_mux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_cmd_demux " "Found entity 1: Embed_mm_interconnect_1_cmd_demux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631506 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_router_001_default_decode " "Found entity 1: Embed_mm_interconnect_1_router_001_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631538 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_1_router_001 " "Found entity 2: Embed_mm_interconnect_1_router_001" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_router_default_decode " "Found entity 1: Embed_mm_interconnect_1_router_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631542 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_1_router " "Found entity 2: Embed_mm_interconnect_1_router" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0 " "Found entity 1: Embed_mm_interconnect_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Embed/Embed/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Embed_mm_interconnect_0_rsp_mux_002" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Embed_mm_interconnect_0_rsp_mux_001" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux " "Found entity 1: Embed_mm_interconnect_0_rsp_mux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_009 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_009" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_009.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_007 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_007" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_001" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux " "Found entity 1: Embed_mm_interconnect_0_rsp_demux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Embed_mm_interconnect_0_cmd_mux_001" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_mux " "Found entity 1: Embed_mm_interconnect_0_cmd_mux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Embed_mm_interconnect_0_cmd_demux_002" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Embed_mm_interconnect_0_cmd_demux_001" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux " "Found entity 1: Embed_mm_interconnect_0_cmd_demux" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file embed/embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631706 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631706 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631706 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631706 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Embed/Embed/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Embed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Embed/Embed/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_012_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_012_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631760 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_012 " "Found entity 2: Embed_mm_interconnect_0_router_012" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_010_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_010_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631766 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_010 " "Found entity 2: Embed_mm_interconnect_0_router_010" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_008_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_008_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631770 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_008 " "Found entity 2: Embed_mm_interconnect_0_router_008" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_004_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_004_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631772 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_004 " "Found entity 2: Embed_mm_interconnect_0_router_004" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_003_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_003_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631778 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_003 " "Found entity 2: Embed_mm_interconnect_0_router_003" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_002_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_002_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631781 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_002 " "Found entity 2: Embed_mm_interconnect_0_router_002" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_001_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_001_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631785 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_001 " "Found entity 2: Embed_mm_interconnect_0_router_001" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817631787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_default_decode" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631788 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router " "Found entity 2: Embed_mm_interconnect_0_router" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_timer_0 " "Found entity 1: Embed_timer_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_timer_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sysid " "Found entity 1: Embed_sysid" {  } { { "Embed/Embed/synthesis/submodules/Embed_sysid.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_spi_0 " "Found entity 1: Embed_spi_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_slide_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_slide_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_slide_pio " "Found entity 1: Embed_slide_pio" {  } { { "Embed/Embed/synthesis/submodules/Embed_slide_pio.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_slide_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sdram_input_efifo_module " "Found entity 1: Embed_sdram_input_efifo_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631818 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_sdram " "Found entity 2: Embed_sdram" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embed_sdram_test_component.v(236) " "Verilog HDL warning at Embed_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1518817631833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embed_sdram_test_component.v(237) " "Verilog HDL warning at Embed_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1518817631833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file embed/embed/synthesis/submodules/embed_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sdram_test_component_ram_module " "Found entity 1: Embed_sdram_test_component_ram_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631834 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_sdram_test_component " "Found entity 2: Embed_sdram_test_component" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_onchip_ram " "Found entity 1: Embed_onchip_ram" {  } { { "Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file embed/embed/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "Embed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0 " "Found entity 1: Embed_nios2_gen2_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817631993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817631993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Embed_nios2_gen2_0_cpu_ic_data_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Embed_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_nios2_gen2_0_cpu_bht_module " "Found entity 3: Embed_nios2_gen2_0_cpu_bht_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Embed_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "5 Embed_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Embed_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "6 Embed_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Embed_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "7 Embed_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Embed_nios2_gen2_0_cpu_dc_data_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "8 Embed_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Embed_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "9 Embed_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Embed_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "10 Embed_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Embed_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "11 Embed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Embed_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "12 Embed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Embed_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "13 Embed_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Embed_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "14 Embed_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Embed_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "15 Embed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Embed_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "16 Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "17 Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "18 Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "19 Embed_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Embed_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "20 Embed_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Embed_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "21 Embed_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Embed_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "22 Embed_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Embed_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "23 Embed_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Embed_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "24 Embed_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Embed_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "25 Embed_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Embed_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "26 Embed_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Embed_nios2_gen2_0_cpu_nios2_oci" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""} { "Info" "ISGN_ENTITY_NAME" "27 Embed_nios2_gen2_0_cpu " "Found entity 27: Embed_nios2_gen2_0_cpu" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Embed_nios2_gen2_0_cpu_mult_cell" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_test_bench " "Found entity 1: Embed_nios2_gen2_0_cpu_test_bench" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0 " "Found entity 1: Embed_modular_adc_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1518817632855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "Embed/Embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Embed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0 " "Found entity 1: Embed_master_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_p2b_adapter " "Found entity 1: Embed_master_0_p2b_adapter" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0_p2b_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_b2p_adapter " "Found entity 1: Embed_master_0_b2p_adapter" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file embed/embed/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817632997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817632997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_timing_adt " "Found entity 1: Embed_master_0_timing_adt" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file embed/embed/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633028 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633028 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/embed/synthesis/submodules/embed_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_led_pio " "Found entity 1: Embed_led_pio" {  } { { "Embed/Embed/synthesis/submodules/Embed_led_pio.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file embed/embed/synthesis/submodules/embed_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_jtag_uart_sim_scfifo_w " "Found entity 1: Embed_jtag_uart_sim_scfifo_w" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633127 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_jtag_uart_scfifo_w " "Found entity 2: Embed_jtag_uart_scfifo_w" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633127 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_jtag_uart_sim_scfifo_r " "Found entity 3: Embed_jtag_uart_sim_scfifo_r" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633127 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_jtag_uart_scfifo_r " "Found entity 4: Embed_jtag_uart_scfifo_r" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633127 ""} { "Info" "ISGN_ENTITY_NAME" "5 Embed_jtag_uart " "Found entity 5: Embed_jtag_uart" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file embed/embed/synthesis/submodules/embed_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_altpll_1_dffpipe_l2c " "Found entity 1: Embed_altpll_1_dffpipe_l2c" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633156 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_altpll_1_stdsync_sv6 " "Found entity 2: Embed_altpll_1_stdsync_sv6" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633156 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_altpll_1_altpll_gr22 " "Found entity 3: Embed_altpll_1_altpll_gr22" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633156 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_altpll_1 " "Found entity 4: Embed_altpll_1" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/embed/synthesis/submodules/embed_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file embed/embed/synthesis/submodules/embed_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_altpll_0_dffpipe_l2c " "Found entity 1: Embed_altpll_0_dffpipe_l2c" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633182 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_altpll_0_stdsync_sv6 " "Found entity 2: Embed_altpll_0_stdsync_sv6" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633182 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_altpll_0_altpll_a3g2 " "Found entity 3: Embed_altpll_0_altpll_a3g2" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633182 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_altpll_0 " "Found entity 4: Embed_altpll_0" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518817633204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633206 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1518817633211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Default.v(129) " "Verilog HDL Module Instantiation warning at DE10_LITE_Default.v(129): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1518817633243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_Audio_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633246 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC DE10_LITE_Default.v(145) " "Verilog HDL Implicit Net warning at DE10_LITE_Default.v(145): created implicit net for \"VGA_SYNC\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(318) " "Verilog HDL or VHDL warning at Embed_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1518817633306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(328) " "Verilog HDL or VHDL warning at Embed_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1518817633306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(338) " "Verilog HDL or VHDL warning at Embed_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1518817633306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(682) " "Verilog HDL or VHDL warning at Embed_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1518817633307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518817633621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE10_LITE_Default.v" "r0" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "v/Reset_Delay.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633643 "|DE10_LITE_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u0 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u0\"" {  } { { "DE10_LITE_Default.v" "u0" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u0\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_6.v" "u0" { Text "C:/Alteraprj3/DE10LiteEmbed/v/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE10_LITE_Default.v" "p1" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_Audio_PLL.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_Audio_PLL.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 277778 " "Parameter \"clk1_phase_shift\" = \"277778\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 166667 " "Parameter \"clk2_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_Audio_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_Audio_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633753 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_Audio_PLL.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817633753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_audio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL_altpll " "Found entity 1: VGA_Audio_PLL_altpll" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/vga_audio_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817633812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817633812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL_altpll VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated " "Elaborating entity \"VGA_Audio_PLL_altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE10_LITE_Default.v" "u1" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633829 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(103) " "Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633829 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(104) " "Verilog HDL assignment warning at VGA_Controller.v(104): truncated value with size 32 to match size of target (20)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633829 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(163) " "Verilog HDL assignment warning at VGA_Controller.v(163): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633830 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(189) " "Verilog HDL assignment warning at VGA_Controller.v(189): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633830 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(206) " "Verilog HDL assignment warning at VGA_Controller.v(206): truncated value with size 32 to match size of target (4)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633830 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(209) " "Verilog HDL assignment warning at VGA_Controller.v(209): truncated value with size 32 to match size of target (4)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633830 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(212) " "Verilog HDL assignment warning at VGA_Controller.v(212): truncated value with size 32 to match size of target (4)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_Controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817633831 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u2 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u2\"" {  } { { "DE10_LITE_Default.v" "u2" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u2\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\"" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "u0" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_DATA/Img_RAM.v" "altsyncram_component" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817633989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/Img_DATA.hex " "Parameter \"init_file\" = \"./VGA_DATA/Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817633989 ""}  } { { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817633989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3lq1 " "Found entity 1: altsyncram_3lq1" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3lq1 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated " "Elaborating entity \"altsyncram_3lq1\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/decode_79a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_79a:decode2 " "Elaborating entity \"decode_79a\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_79a:decode2\"" {  } { { "db/altsyncram_3lq1.tdf" "decode2" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/decode_0l9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_0l9:rden_decode_b " "Elaborating entity \"decode_0l9\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_0l9:rden_decode_b\"" {  } { { "db/altsyncram_3lq1.tdf" "rden_decode_b" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n3b " "Found entity 1: mux_n3b" {  } { { "db/mux_n3b.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/mux_n3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n3b VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|mux_n3b:mux3 " "Elaborating entity \"mux_n3b\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|mux_n3b:mux3\"" {  } { { "db/altsyncram_3lq1.tdf" "mux3" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:u_led_driver " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:u_led_driver\"" {  } { { "DE10_LITE_Default.v" "u_led_driver" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_count_en led_driver.v(16) " "Verilog HDL or VHDL warning at led_driver.v(16): object \"int2_count_en\" assigned a value but never read" {  } { { "v/led_driver.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/led_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817634442 "|DE10_LITE_Default|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 led_driver.v(69) " "Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24)" {  } { { "v/led_driver.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/led_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817634443 "|DE10_LITE_Default|led_driver:u_led_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed Embed:u3 " "Elaborating entity \"Embed\" for hierarchy \"Embed:u3\"" {  } { { "DE10_LITE_Default.v" "u3" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0 Embed:u3\|Embed_altpll_0:altpll_0 " "Elaborating entity \"Embed_altpll_0\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "altpll_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0_stdsync_sv6 Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Embed_altpll_0_stdsync_sv6\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "stdsync2" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0_dffpipe_l2c Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2\|Embed_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Embed_altpll_0_dffpipe_l2c\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2\|Embed_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "dffpipe3" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0_altpll_a3g2 Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1 " "Elaborating entity \"Embed_altpll_0_altpll_a3g2\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "sd1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1 Embed:u3\|Embed_altpll_1:altpll_1 " "Elaborating entity \"Embed_altpll_1\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\"" {  } { { "Embed/Embed/synthesis/Embed.v" "altpll_1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1_stdsync_sv6 Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"Embed_altpll_1_stdsync_sv6\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "stdsync2" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1_dffpipe_l2c Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2\|Embed_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Embed_altpll_1_dffpipe_l2c\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2\|Embed_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "dffpipe3" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1_altpll_gr22 Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1 " "Elaborating entity \"Embed_altpll_1_altpll_gr22\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "sd1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_jtag_uart Embed:u3\|Embed_jtag_uart:jtag_uart " "Elaborating entity \"Embed_jtag_uart\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\"" {  } { { "Embed/Embed/synthesis/Embed.v" "jtag_uart" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_jtag_uart_scfifo_w Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w " "Elaborating entity \"Embed_jtag_uart_scfifo_w\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "the_Embed_jtag_uart_scfifo_w" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "wfifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817634842 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817634842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817634985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817634985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817634987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817635040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817635040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817635097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817635097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_jtag_uart_scfifo_r Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_r:the_Embed_jtag_uart_scfifo_r " "Elaborating entity \"Embed_jtag_uart_scfifo_r\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_r:the_Embed_jtag_uart_scfifo_r\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "the_Embed_jtag_uart_scfifo_r" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "Embed_jtag_uart_alt_jtag_atlantic" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817635413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817635413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817635413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817635413 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817635413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_led_pio Embed:u3\|Embed_led_pio:led_pio " "Elaborating entity \"Embed_led_pio\" for hierarchy \"Embed:u3\|Embed_led_pio:led_pio\"" {  } { { "Embed/Embed/synthesis/Embed.v" "led_pio" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0 Embed:u3\|Embed_master_0:master_0 " "Elaborating entity \"Embed_master_0\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "master_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817635993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636000 ""}  } { { "Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817636000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636314 ""}  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817636314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817636385 ""}  } { { "Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817636385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0_timing_adt Embed:u3\|Embed_master_0:master_0\|Embed_master_0_timing_adt:timing_adt " "Elaborating entity \"Embed_master_0_timing_adt\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|Embed_master_0_timing_adt:timing_adt\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "timing_adt" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Embed_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Embed_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817636498 "|DE10_LITE_Default|Embed:u3|Embed_master_0:master_0|Embed_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "b2p" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "p2b" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "transacto" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0_b2p_adapter Embed:u3\|Embed_master_0:master_0\|Embed_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"Embed_master_0_b2p_adapter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|Embed_master_0_b2p_adapter:b2p_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "b2p_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Embed_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Embed_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817636629 "|DE10_LITE_Default|Embed:u3|Embed_master_0:master_0|Embed_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Embed_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Embed_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518817636629 "|DE10_LITE_Default|Embed:u3|Embed_master_0:master_0|Embed_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0_p2b_adapter Embed:u3\|Embed_master_0:master_0\|Embed_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"Embed_master_0_p2b_adapter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|Embed_master_0_p2b_adapter:p2b_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "p2b_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_master_0.v" "rst_controller" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Embed/Embed/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Embed/Embed/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "mm_clock_crossing_bridge_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "Embed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817636975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0 Embed:u3\|Embed_modular_adc_0:modular_adc_0 " "Elaborating entity \"Embed_modular_adc_0\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "modular_adc_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "control_internal" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817637187 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637223 ""}  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817637223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637416 ""}  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817637416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817637462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817637462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817637484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817637484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817637507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817637507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817637564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817637564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "sequencer_internal" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "sample_store_internal" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817637733 ""}  } { { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817637733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817637786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817637786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Embed_nios2_gen2_0\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "nios2_gen2_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Embed_nios2_gen2_0_cpu\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" "cpu" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817637852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_test_bench Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_test_bench:the_Embed_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Embed_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_test_bench:the_Embed_nios2_gen2_0_cpu_test_bench\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_test_bench" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 5999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_ic_data_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"Embed_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_ic_data" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_koc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817638417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817638417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_ic_tag_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"Embed_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_ic_tag" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817638535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817638535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_bht_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht " "Elaborating entity \"Embed_nios2_gen2_0_cpu_bht_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_bht" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ic1 " "Found entity 1: altsyncram_0ic1" {  } { { "db/altsyncram_0ic1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_0ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817638653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817638653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ic1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_0ic1:auto_generated " "Elaborating entity \"altsyncram_0ic1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_0ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_register_bank_a_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Embed_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817638765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817638765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_register_bank_b_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_b_module:Embed_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Embed_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_b_module:Embed_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 8231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_mult_cell Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"Embed_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_mult_cell" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 8816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817638931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817638931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817638985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817639695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_dc_tag_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"Embed_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_dc_tag" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rtb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817640403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817640403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_dc_data_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"Embed_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_dc_data" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 9304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817640522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817640522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_dc_victim_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"Embed_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_dc_victim" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 9416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817640647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817640647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 10273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_debug Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_break Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_break:the_Embed_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_break:the_Embed_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_xbrk Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_dbrk Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_itrace Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_itrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_itrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_dtrace Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817640971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_td_mode Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\|Embed_nios2_gen2_0_cpu_nios2_oci_td_mode:Embed_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\|Embed_nios2_gen2_0_cpu_nios2_oci_td_mode:Embed_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_fifo Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_pib Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_pib:the_Embed_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_pib:the_Embed_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_im Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_im:the_Embed_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_im:the_Embed_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_avalon_reg Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_avalon_reg:the_Embed_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_avalon_reg:the_Embed_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_ocimem Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_ociram_sp_ram_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Embed_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817641494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817641494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_debug_slave_wrapper Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Embed_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_debug_slave_tck Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_tck:the_Embed_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Embed_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_tck:the_Embed_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Embed_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_debug_slave_sysclk Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_sysclk:the_Embed_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Embed_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_sysclk:the_Embed_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Embed_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Embed_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash Embed:u3\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "onchip_flash_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"read_count\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817641713 "|DE10_LITE_Default|Embed:u3|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641776 ""}  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817641776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641831 ""}  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817641831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_onchip_ram Embed:u3\|Embed_onchip_ram:onchip_ram " "Elaborating entity \"Embed_onchip_ram\" for hierarchy \"Embed:u3\|Embed_onchip_ram:onchip_ram\"" {  } { { "Embed/Embed/synthesis/Embed.v" "onchip_ram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" "the_altsyncram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817641994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817641994 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817641994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlc1 " "Found entity 1: altsyncram_mlc1" {  } { { "db/altsyncram_mlc1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_mlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817642049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817642049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlc1 Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_mlc1:auto_generated " "Elaborating entity \"altsyncram_mlc1\" for hierarchy \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_mlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_sdram Embed:u3\|Embed_sdram:sdram " "Elaborating entity \"Embed_sdram\" for hierarchy \"Embed:u3\|Embed_sdram:sdram\"" {  } { { "Embed/Embed/synthesis/Embed.v" "sdram" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_sdram_input_efifo_module Embed:u3\|Embed_sdram:sdram\|Embed_sdram_input_efifo_module:the_Embed_sdram_input_efifo_module " "Elaborating entity \"Embed_sdram_input_efifo_module\" for hierarchy \"Embed:u3\|Embed_sdram:sdram\|Embed_sdram_input_efifo_module:the_Embed_sdram_input_efifo_module\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "the_Embed_sdram_input_efifo_module" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_slide_pio Embed:u3\|Embed_slide_pio:slide_pio " "Elaborating entity \"Embed_slide_pio\" for hierarchy \"Embed:u3\|Embed_slide_pio:slide_pio\"" {  } { { "Embed/Embed/synthesis/Embed.v" "slide_pio" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_spi_0 Embed:u3\|Embed_spi_0:spi_0 " "Elaborating entity \"Embed_spi_0\" for hierarchy \"Embed:u3\|Embed_spi_0:spi_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "spi_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_sysid Embed:u3\|Embed_sysid:sysid " "Elaborating entity \"Embed_sysid\" for hierarchy \"Embed:u3\|Embed_sysid:sysid\"" {  } { { "Embed/Embed/synthesis/Embed.v" "sysid" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_timer_0 Embed:u3\|Embed_timer_0:timer_0 " "Elaborating entity \"Embed_timer_0\" for hierarchy \"Embed:u3\|Embed_timer_0:timer_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "timer_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Embed_mm_interconnect_0\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Embed/Embed/synthesis/Embed.v" "mm_interconnect_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817642996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rsp_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rdata_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817643462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rsp_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rdata_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router " "Elaborating entity \"Embed_mm_interconnect_0_router\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router\|Embed_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router\|Embed_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Embed_mm_interconnect_0_router_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_001" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_001_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001\|Embed_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001\|Embed_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_002 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Embed_mm_interconnect_0_router_002\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_002" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_002_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002\|Embed_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002\|Embed_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_003 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Embed_mm_interconnect_0_router_003\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_003" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_003_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003\|Embed_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003\|Embed_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_004 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Embed_mm_interconnect_0_router_004\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_004" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_004_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004\|Embed_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004\|Embed_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_008 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Embed_mm_interconnect_0_router_008\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_008" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_008_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008\|Embed_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008\|Embed_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_010 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"Embed_mm_interconnect_0_router_010\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_010" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_010_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010\|Embed_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_010_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010\|Embed_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_012 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Embed_mm_interconnect_0_router_012\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_012" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_012_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012\|Embed_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012\|Embed_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_demux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Embed_mm_interconnect_0_cmd_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_demux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_demux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Embed_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_demux_002 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Embed_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_mux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Embed_mm_interconnect_0_cmd_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_mux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_mux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Embed_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817644925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux_007 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux_007\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux_009 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux_009\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux_009" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_mux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Embed_mm_interconnect_0_rsp_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_mux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_mux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_mux_002 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817645382 "|DE10_LITE_Default|Embed:u3|Embed_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817645383 "|DE10_LITE_Default|Embed:u3|Embed_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518817645383 "|DE10_LITE_Default|Embed:u3|Embed_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "crosser" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter_005 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1 Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Embed_mm_interconnect_1\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Embed/Embed/synthesis/Embed.v" "mm_interconnect_1" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817645996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router " "Elaborating entity \"Embed_mm_interconnect_1_router\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "router" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router_default_decode Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router\|Embed_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_1_router_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router\|Embed_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router_001 Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Embed_mm_interconnect_1_router_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "router_001" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router_001_default_decode Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001\|Embed_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001\|Embed_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_cmd_demux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Embed_mm_interconnect_1_cmd_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "cmd_demux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_cmd_mux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Embed_mm_interconnect_1_cmd_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "cmd_mux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_rsp_demux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Embed_mm_interconnect_1_rsp_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "rsp_demux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_rsp_mux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Embed_mm_interconnect_1_rsp_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "rsp_mux" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_irq_mapper Embed:u3\|Embed_irq_mapper:irq_mapper " "Elaborating entity \"Embed_irq_mapper\" for hierarchy \"Embed:u3\|Embed_irq_mapper:irq_mapper\"" {  } { { "Embed/Embed/synthesis/Embed.v" "irq_mapper" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser Embed:u3\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "Embed/Embed/synthesis/Embed.v" "irq_synchronizer" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817646663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817646663 ""}  } { { "Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817646663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|altera_reset_controller:rst_controller\"" {  } { { "Embed/Embed/synthesis/Embed.v" "rst_controller" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|altera_reset_controller:rst_controller_003\"" {  } { { "Embed/Embed/synthesis/Embed.v" "rst_controller_003" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|altera_reset_controller:rst_controller_004\"" {  } { { "Embed/Embed/synthesis/Embed.v" "rst_controller_004" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817646778 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1518817649352 "|DE10_LITE_Default|Embed:u3|Embed_nios2_gen2_0:nios2_gen2_0|Embed_nios2_gen2_0_cpu:cpu|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci|Embed_nios2_gen2_0_cpu_nios2_oci_itrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518817650520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.16.14:47:35 Progress: Loading sld17a867e6/alt_sld_fab_wrapper_hw.tcl " "2018.02.16.14:47:35 Progress: Loading sld17a867e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817655195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817658460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817658689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817661647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817661798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817661945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817662117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817662145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817662145 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518817662949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld17a867e6/alt_sld_fab.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817663212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817663316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817663318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817663378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663466 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817663466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817663535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817663535 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817668902 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1518817668902 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1518817668902 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 104 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817669674 "|DE10_LITE_Default|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1518817669674 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1518817669674 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1518817670682 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1518817670682 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518817676840 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518817676840 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518817676840 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817676843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817676843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817676843 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518817676843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817676877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817676877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_m4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817676931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817676931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817676961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817676961 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817676961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_c7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817677012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817677012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817677043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677043 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817677043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7g1 " "Found entity 1: altsyncram_q7g1" {  } { { "db/altsyncram_q7g1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_q7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817677096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817677096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817677128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677128 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817677128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kac1 " "Found entity 1: altsyncram_kac1" {  } { { "db/altsyncram_kac1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_kac1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817677182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817677182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817677247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677248 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817677248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817677297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817677297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817677320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518817677320 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518817677320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518817677365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817677365 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1518817678916 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1518817678916 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1518817678992 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1518817678992 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1518817678992 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1518817678992 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1518817678992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1518817679018 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDO " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDO\" and its non-tri-state driver." {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1518817679254 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1518817679254 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1518817679254 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1518817679254 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 442 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_spi_0.v" 244 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_spi_0.v" 132 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_spi_0.v" 354 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_spi_0.v" 254 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7662 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 306 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 352 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_jtag_uart.v" 398 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 5923 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7671 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 5842 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_timer_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_timer_0.v" 167 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1518817679348 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1518817679348 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDO~synth " "Node \"GSENSOR_SDO~synth\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817684304 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817684304 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1518817684304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518817684305 "|DE10_LITE_Default|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518817684305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817685077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "656 " "656 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518817691842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817692289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1518817692712 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1518817692712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817692914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Alteraprj3/DE10LiteEmbed/Embed.map.smsg " "Generated suppressed messages file C:/Alteraprj3/DE10LiteEmbed/Embed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817695722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518817699335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518817699335 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/vga_audio_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_Audio_PLL.v" 112 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 129 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1518817699740 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 828 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699745 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699745 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699745 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699745 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699746 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699747 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699747 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699747 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699747 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699747 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699747 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699748 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699749 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699750 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699750 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 88 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699750 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699750 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699750 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817699750 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817700248 "|DE10_LITE_Default|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817700248 "|DE10_LITE_Default|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518817700248 "|DE10_LITE_Default|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518817700248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9609 " "Implemented 9609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8981 " "Implemented 8981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_RAMS" "427 " "Implemented 427 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1518817700248 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1518817700248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518817700248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518817700408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 14:48:20 2018 " "Processing ended: Fri Feb 16 14:48:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518817700408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518817700408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518817700408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518817700408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518817703128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518817703136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 14:48:22 2018 " "Processing started: Fri Feb 16 14:48:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518817703136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518817703136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Embed -c Embed " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518817703137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1518817703350 ""}
{ "Info" "0" "" "Project  = Embed" {  } {  } 0 0 "Project  = Embed" 0 0 "Fitter" 0 0 1518817703351 ""}
{ "Info" "0" "" "Revision = Embed" {  } {  } 0 0 "Revision = Embed" 0 0 "Fitter" 0 0 1518817703351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518817703681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518817703682 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Embed 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Embed\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518817703769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518817703812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518817703812 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1518817703879 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] 8 5 -90 -3125 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of -90 degrees (-3125 ps) for Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7848 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1518817703879 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7849 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1518817703879 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1518817703879 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/vga_audio_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 8434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1518817703881 ""}  } { { "db/vga_audio_pll_altpll.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/vga_audio_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 8434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1518817703881 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|wire_pll7_clk\[0\] port" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 151 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1518817703882 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 151 -1 0 } } { "" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1518817703882 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1518817703885 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a21"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1518817703885 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 828 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704121 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704122 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704123 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704123 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704123 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704123 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704123 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704123 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704124 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704125 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704126 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 1346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 88 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 51 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/altsyncram_3lq1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1518817704127 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a3"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518817704165 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518817704175 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518817704983 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25271 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705009 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518817705009 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518817705009 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518817705009 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518817705009 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518817705009 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518817705010 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518817705010 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518817705018 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518817705768 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817708605 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1518817708605 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817708772 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817708789 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817708800 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817708809 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817708842 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817708992 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518817709118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_LITE_Default.SDC " "Synopsys Design Constraints File file not found: 'DE10_LITE_Default.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518817709127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] MAX10_CLK1_50 " "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817709162 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518817709162 "|DE10_LITE_Default|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_CLK_10 " "Node: ADC_CLK_10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|in_data_toggle ADC_CLK_10 " "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\|in_data_toggle is being clocked by ADC_CLK_10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817709162 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518817709162 "|DE10_LITE_Default|ADC_CLK_10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont\[24\] MAX10_CLK2_50 " "Register Cont\[24\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817709162 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518817709162 "|DE10_LITE_Default|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1518817709164 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1518817709164 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817709330 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1518817709330 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817709330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817709330 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1518817709330 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1518817709331 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518817709331 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518817709331 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518817709331 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518817709331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710093 ""}  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710093 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710093 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 25231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "db/vga_audio_pll_altpll.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/db/vga_audio_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 8434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 24184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 24430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 24269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 24291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "Embed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 2953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 9173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 9494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_004\|r_sync_rst  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_004\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo\|write~0 " "Destination node Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo\|write~0" {  } { { "Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 9494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|active_rnw~2 " "Destination node Embed:u3\|Embed_sdram:sdram\|active_rnw~2" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|active_cs_n~0 " "Destination node Embed:u3\|Embed_sdram:sdram\|active_cs_n~0" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_reset_controller:rst_controller_004\|WideOr0~0 " "Destination node Embed:u3\|altera_reset_controller:rst_controller_004\|WideOr0~0" {  } { { "Embed/Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|i_refs\[0\] " "Destination node Embed:u3\|Embed_sdram:sdram\|i_refs\[0\]" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 2669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|i_refs\[2\] " "Destination node Embed:u3\|Embed_sdram:sdram\|i_refs\[2\]" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 2667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|i_refs\[1\] " "Destination node Embed:u3\|Embed_sdram:sdram\|i_refs\[1\]" {  } { { "Embed/Embed/synthesis/submodules/Embed_sdram.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 2668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always7~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always7~0" {  } { { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 13787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518817710094 ""}  } { { "Embed/Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 1097 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710095 ""}  } { { "Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 8524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710095 ""}  } { { "Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 8528 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 9381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518817710095 ""}  } { { "Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 7132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710095 ""}  } { { "v/Reset_Delay.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/v/Reset_Delay.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 8482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE  " "Automatically promoted node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10640 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 574 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10880 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~19 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~19" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10886 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~23 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~23" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~29 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~29" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10895 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~0" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 10942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~25 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~25" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~26 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~26" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk_arshft_en_w~2 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk_arshft_en_w~2" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector13~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector13~0" {  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 574 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1518817710095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1518817710095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1518817710095 ""}  } { { "Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 3373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710097 ""}  } { { "Embed/Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 11300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always7~0  " "Automatically promoted node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518817710097 ""}  } { { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 13787 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518817710097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518817712092 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518817712106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518817712107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518817712125 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518817712168 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518817712168 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1518817712168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518817712169 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518817712195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518817714084 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "97 Block RAM " "Packed 97 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518817714099 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518817714099 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518817714099 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518817714099 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518817714099 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "83 " "Created 83 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1518817714099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518817714099 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 151 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_0.v" 299 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 208 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1518817714411 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7 compensate_clock 0 " "PLL \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 151 -1 0 } } { "Embed/Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/submodules/Embed_altpll_1.v" 291 0 0 } } { "Embed/Embed/synthesis/Embed.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/Embed/Embed/synthesis/Embed.v" 235 0 0 } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 216 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1518817714438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518817715198 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518817715219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518817718369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518817721307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518817721425 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518817732133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518817732134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518817734889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518817740197 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518817740197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518817742919 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1518817742919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518817742919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518817742923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.42 " "Total time spent on timing analysis during the Fitter is 2.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518817743367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518817743468 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1518817743468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518817748905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518817748910 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1518817748910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518817754247 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518817757056 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518817758381 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 875 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 909 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 915 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 918 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 920 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 924 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 926 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 929 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 930 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 931 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 932 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 933 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 937 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 947 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 949 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 950 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 951 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 956 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 958 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 961 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 810 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 812 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 813 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 814 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 816 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 817 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 820 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 821 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 822 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 823 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 824 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 825 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 977 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 911 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 912 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 913 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 874 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 963 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 964 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 962 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 895 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 894 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 887 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 886 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 888 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 891 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 893 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 892 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1518817759364 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1518817759364 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "55 " "Following 55 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 915 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 918 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 920 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 924 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 926 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 929 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 930 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 931 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 932 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 933 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 937 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 947 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 949 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 950 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 951 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 956 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 958 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 961 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 977 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently enabled " "Pin GSENSOR_SDO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 911 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 912 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 913 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Default.v" "" { Text "C:/Alteraprj3/DE10LiteEmbed/DE10_LITE_Default.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Alteraprj3/DE10LiteEmbed/" { { 0 { 0 ""} 0 979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518817759370 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1518817759370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Alteraprj3/DE10LiteEmbed/Embed.fit.smsg " "Generated suppressed messages file C:/Alteraprj3/DE10LiteEmbed/Embed.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518817760075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1440 " "Peak virtual memory: 1440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518817762763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 14:49:22 2018 " "Processing ended: Fri Feb 16 14:49:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518817762763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518817762763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518817762763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518817762763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518817764579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518817764586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 14:49:24 2018 " "Processing started: Fri Feb 16 14:49:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518817764586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518817764586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Embed -c Embed " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518817764586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1518817765574 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518817768362 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518817768503 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1518817768503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518817769374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 14:49:29 2018 " "Processing ended: Fri Feb 16 14:49:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518817769374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518817769374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518817769374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518817769374 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518817770664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518817771942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518817771949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 14:49:31 2018 " "Processing started: Fri Feb 16 14:49:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518817771949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817771949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Embed -c Embed " "Command: quartus_sta Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817771949 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1518817772176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817772949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817772949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817772987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817772987 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518817773841 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817773841 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774003 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774023 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774039 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774049 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774080 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774277 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Embed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_LITE_Default.SDC " "Synopsys Design Constraints File file not found: 'DE10_LITE_Default.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774533 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] MAX10_CLK1_50 " "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817774583 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774583 "|DE10_LITE_Default|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_CLK_10 " "Node: ADC_CLK_10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] ADC_CLK_10 " "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] is being clocked by ADC_CLK_10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817774583 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774583 "|DE10_LITE_Default|ADC_CLK_10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont\[24\] MAX10_CLK2_50 " "Register Cont\[24\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817774583 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774583 "|DE10_LITE_Default|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1518817774588 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774588 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817774798 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774798 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817774798 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817774798 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774798 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518817774799 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518817774893 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1518817774910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.201 " "Worst-case setup slack is 44.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.201               0.000 altera_reserved_tck  " "   44.201               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 altera_reserved_tck  " "    0.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.345 " "Worst-case recovery slack is 47.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.345               0.000 altera_reserved_tck  " "   47.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.903 " "Worst-case removal slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 altera_reserved_tck  " "    0.903               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817774949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774949 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.679 ns " "Worst Case Available Settling Time: 197.679 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817774990 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817774990 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518817774996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817775040 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817775041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781075 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] MAX10_CLK1_50 " "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817781495 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781495 "|DE10_LITE_Default|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_CLK_10 " "Node: ADC_CLK_10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] ADC_CLK_10 " "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] is being clocked by ADC_CLK_10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817781495 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781495 "|DE10_LITE_Default|ADC_CLK_10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont\[24\] MAX10_CLK2_50 " "Register Cont\[24\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817781495 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781495 "|DE10_LITE_Default|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1518817781496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781496 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781505 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781505 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817781505 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817781505 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.754 " "Worst-case setup slack is 44.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.754               0.000 altera_reserved_tck  " "   44.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 altera_reserved_tck  " "    0.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.595 " "Worst-case recovery slack is 47.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.595               0.000 altera_reserved_tck  " "   47.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 altera_reserved_tck  " "    0.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.600 " "Worst-case minimum pulse width slack is 49.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.600               0.000 altera_reserved_tck  " "   49.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.875 ns " "Worst Case Available Settling Time: 197.875 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817781589 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781589 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518817781605 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] MAX10_CLK1_50 " "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817781912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781912 "|DE10_LITE_Default|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_CLK_10 " "Node: ADC_CLK_10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] ADC_CLK_10 " "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] is being clocked by ADC_CLK_10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817781912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781912 "|DE10_LITE_Default|ADC_CLK_10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont\[24\] MAX10_CLK2_50 " "Register Cont\[24\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518817781913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781913 "|DE10_LITE_Default|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1518817781914 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781914 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518817781923 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781923 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817781923 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1518817781923 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.429 " "Worst-case setup slack is 47.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.429               0.000 altera_reserved_tck  " "   47.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.916 " "Worst-case recovery slack is 48.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.916               0.000 altera_reserved_tck  " "   48.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518817781987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817781987 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.932 ns " "Worst Case Available Settling Time: 198.932 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518817782017 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817782017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817783514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817783517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518817783674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 14:49:43 2018 " "Processing ended: Fri Feb 16 14:49:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518817783674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518817783674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518817783674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817783674 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 286 s " "Quartus Prime Full Compilation was successful. 0 errors, 286 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518817784670 ""}
