Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Nov 15 22:27:53 2015
| Host         : Julian-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -rpx ov7670_top_timing_summary_routed.rpx
| Design       : ov7670_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 237 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: synchronize/valid_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2933 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.035        0.000                      0                 2747        0.099        0.000                      0                 2747        3.000        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk100      {0.000 5.000}      10.000          100.000         
  clkfbout  {0.000 5.000}      10.000          100.000         
  clkout0   {0.000 10.000}     20.000          50.000          
  clkout1   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          14.261        0.000                      0                  168        0.198        0.000                      0                  168        9.500        0.000                       0                   339  
  clkout1          32.067        0.000                      0                  576        0.162        0.000                      0                  576       19.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             9.035        0.000                      0                 2034        0.099        0.000                      0                 2034  
clkout0       clkout1            11.031        0.000                      0                   29        0.197        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       14.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.261ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.580ns (11.352%)  route 4.529ns (88.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.729    -0.883    framebuffer/fb0/CLK_50
    SLICE_X74Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          3.618     3.191    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.315 r  framebuffer/fb0/RAM_reg_6_2_ENBWREN_cooolgate_en_gate_141/O
                         net (fo=1, routed)           0.912     4.227    framebuffer/fb0/RAM_reg_6_2_ENBWREN_cooolgate_en_sig_73
    RAMB36_X0Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.610    18.536    framebuffer/fb0/CLK_50
    RAMB36_X0Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_2/CLKBWRCLK
                         clock pessimism              0.476    19.012    
                         clock uncertainty           -0.082    18.931    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.488    framebuffer/fb0/RAM_reg_6_2
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                 14.261    

Slack (MET) :             14.398ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.580ns (11.618%)  route 4.412ns (88.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.729    -0.883    framebuffer/fb0/CLK_50
    SLICE_X74Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          2.713     2.286    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X105Y43        LUT3 (Prop_lut3_I0_O)        0.124     2.410 r  framebuffer/fb0/RAM_reg_6_6_ENBWREN_cooolgate_en_gate_155/O
                         net (fo=1, routed)           1.700     4.110    framebuffer/fb0/RAM_reg_6_6_ENBWREN_cooolgate_en_sig_80
    RAMB36_X5Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.644    18.570    framebuffer/fb0/CLK_50
    RAMB36_X5Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/CLKBWRCLK
                         clock pessimism              0.462    19.033    
                         clock uncertainty           -0.082    18.951    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.508    framebuffer/fb0/RAM_reg_6_6
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                 14.398    

Slack (MET) :             14.444ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.580ns (11.906%)  route 4.291ns (88.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.731    -0.881    framebuffer/fb0/CLK_50
    SLICE_X84Y13         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          2.381     1.956    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.124     2.080 r  framebuffer/fb0/RAM_reg_4_6_ENBWREN_cooolgate_en_gate_130/O
                         net (fo=1, routed)           1.911     3.991    framebuffer/fb0/RAM_reg_4_6_ENBWREN_cooolgate_en_sig_67
    RAMB36_X3Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.571    18.497    framebuffer/fb0/CLK_50
    RAMB36_X3Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_6/CLKBWRCLK
                         clock pessimism              0.462    18.960    
                         clock uncertainty           -0.082    18.878    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.435    framebuffer/fb0/RAM_reg_4_6
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                 14.444    

Slack (MET) :             14.490ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.642ns (13.446%)  route 4.133ns (86.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.723    -0.889    framebuffer/fb0/CLK_50
    SLICE_X82Y20         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.371 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/Q
                         net (fo=12, routed)          2.431     2.061    framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_sig_31
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.185 r  framebuffer/fb0/RAM_reg_0_7_ENBWREN_cooolgate_en_gate_82/O
                         net (fo=1, routed)           1.701     3.886    framebuffer/fb0/RAM_reg_0_7_ENBWREN_cooolgate_en_sig_42
    RAMB36_X2Y14         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.512    18.438    framebuffer/fb0/CLK_50
    RAMB36_X2Y14         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_7/CLKBWRCLK
                         clock pessimism              0.462    18.901    
                         clock uncertainty           -0.082    18.819    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.376    framebuffer/fb0/RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                 14.490    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.580ns (12.351%)  route 4.116ns (87.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.729    -0.883    framebuffer/fb0/CLK_50
    SLICE_X74Y10         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          2.423     1.996    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X32Y43         LUT3 (Prop_lut3_I0_O)        0.124     2.120 r  framebuffer/fb0/RAM_reg_6_7_ENBWREN_cooolgate_en_gate_157/O
                         net (fo=1, routed)           1.693     3.813    framebuffer/fb0/RAM_reg_6_7_ENBWREN_cooolgate_en_sig_81
    RAMB36_X2Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.514    18.440    framebuffer/fb0/CLK_50
    RAMB36_X2Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_7/CLKBWRCLK
                         clock pessimism              0.462    18.903    
                         clock uncertainty           -0.082    18.821    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.378    framebuffer/fb0/RAM_reg_6_7
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.580ns (12.343%)  route 4.119ns (87.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.730    -0.882    framebuffer/fb0/CLK_50
    SLICE_X80Y13         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          2.992     2.566    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X46Y43         LUT3 (Prop_lut3_I0_O)        0.124     2.690 r  framebuffer/fb0/RAM_reg_2_5_ENBWREN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           1.127     3.817    framebuffer/fb0/RAM_reg_2_5_ENBWREN_cooolgate_en_sig_53
    RAMB36_X2Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.525    18.451    framebuffer/fb0/CLK_50
    RAMB36_X2Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_5/CLKBWRCLK
                         clock pessimism              0.462    18.914    
                         clock uncertainty           -0.082    18.832    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.389    framebuffer/fb0/RAM_reg_2_5
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.604ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.580ns (12.099%)  route 4.214ns (87.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 18.579 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.731    -0.881    framebuffer/fb0/CLK_50
    SLICE_X84Y13         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          2.231     1.807    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.124     1.931 r  framebuffer/fb0/RAM_reg_4_3_ENBWREN_cooolgate_en_gate_124/O
                         net (fo=1, routed)           1.982     3.913    framebuffer/fb0/RAM_reg_4_3_ENBWREN_cooolgate_en_sig_64
    RAMB36_X5Y18         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.653    18.579    framebuffer/fb0/CLK_50
    RAMB36_X5Y18         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_3/CLKBWRCLK
                         clock pessimism              0.462    19.042    
                         clock uncertainty           -0.082    18.960    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.517    framebuffer/fb0/RAM_reg_4_3
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 14.604    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.580ns (12.435%)  route 4.084ns (87.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.731    -0.881    framebuffer/fb0/CLK_50
    SLICE_X84Y13         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          3.241     2.816    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.940 r  framebuffer/fb0/RAM_reg_4_8_ENBWREN_cooolgate_en_gate_134/O
                         net (fo=1, routed)           0.844     3.784    framebuffer/fb0/RAM_reg_4_8_ENBWREN_cooolgate_en_sig_69
    RAMB36_X2Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.523    18.449    framebuffer/fb0/CLK_50
    RAMB36_X2Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                         clock pessimism              0.476    18.925    
                         clock uncertainty           -0.082    18.844    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.401    framebuffer/fb0/RAM_reg_4_8
  -------------------------------------------------------------------
                         required time                         18.401    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             14.711ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.580ns (12.394%)  route 4.100ns (87.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.730    -0.882    framebuffer/fb0/CLK_50
    SLICE_X80Y13         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.426 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          2.201     1.775    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X90Y43         LUT3 (Prop_lut3_I0_O)        0.124     1.899 r  framebuffer/fb0/RAM_reg_2_8_ENBWREN_cooolgate_en_gate_109/O
                         net (fo=1, routed)           1.899     3.798    framebuffer/fb0/RAM_reg_2_8_ENBWREN_cooolgate_en_sig_56
    RAMB36_X4Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.645    18.571    framebuffer/fb0/CLK_50
    RAMB36_X4Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_8/CLKBWRCLK
                         clock pessimism              0.462    19.034    
                         clock uncertainty           -0.082    18.952    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.509    framebuffer/fb0/RAM_reg_2_8
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                 14.711    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.642ns (13.502%)  route 4.113ns (86.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.723    -0.889    framebuffer/fb0/CLK_50
    SLICE_X82Y20         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.371 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/Q
                         net (fo=12, routed)          1.545     1.174    framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_sig_31
    SLICE_X90Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.298 r  framebuffer/fb0/RAM_reg_0_8_ENBWREN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           2.568     3.866    framebuffer/fb0/RAM_reg_0_8_ENBWREN_cooolgate_en_sig_43
    RAMB36_X4Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.825    18.751    framebuffer/fb0/CLK_50
    RAMB36_X4Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_8/CLKBWRCLK
                         clock pessimism              0.462    19.213    
                         clock uncertainty           -0.082    19.131    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.688    framebuffer/fb0/RAM_reg_0_8
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 14.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 synchronize/tclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            synchronize/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.557    -0.622    synchronize/CLK_50
    SLICE_X52Y47         FDRE                                         r  synchronize/tclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  synchronize/tclk_reg/Q
                         net (fo=1, routed)           0.062    -0.432    synchronize/tclk
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.099    -0.333 r  synchronize/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.333    synchronize/valid_i_1_n_0
    SLICE_X52Y47         FDRE                                         r  synchronize/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.824    -0.861    synchronize/CLK_50
    SLICE_X52Y47         FDRE                                         r  synchronize/valid_reg/C
                         clock pessimism              0.239    -0.622    
    SLICE_X52Y47         FDRE (Hold_fdre_C_D)         0.091    -0.531    synchronize/valid_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fl_buffer/sobelx/d3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobelx/add02/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.252ns (78.148%)  route 0.070ns (21.852%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.588    -0.591    fl_buffer/sobelx/CLK_50
    SLICE_X89Y6          FDRE                                         r  fl_buffer/sobelx/d3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  fl_buffer/sobelx/d3_reg[7]/Q
                         net (fo=2, routed)           0.070    -0.379    fl_buffer/sobelx/add02/Q[6]
    SLICE_X88Y6          LUT2 (Prop_lut2_I0_O)        0.045    -0.334 r  fl_buffer/sobelx/add02/C[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.334    fl_buffer/sobelx/add02/C[8]_i_3_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.268 r  fl_buffer/sobelx/add02/C_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.268    fl_buffer/sobelx/add02/C_reg[8]_i_1_n_5
    SLICE_X88Y6          FDRE                                         r  fl_buffer/sobelx/add02/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.856    -0.829    fl_buffer/sobelx/add02/CLK_50
    SLICE_X88Y6          FDRE                                         r  fl_buffer/sobelx/add02/C_reg[7]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X88Y6          FDRE (Hold_fdre_C_D)         0.105    -0.473    fl_buffer/sobelx/add02/C_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 fl_buffer/sobelx/d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobelx/add02/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.588    -0.591    fl_buffer/sobelx/CLK_50
    SLICE_X89Y5          FDRE                                         r  fl_buffer/sobelx/d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  fl_buffer/sobelx/d3_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.394    fl_buffer/sobelx/add02/Q[0]
    SLICE_X89Y5          LUT2 (Prop_lut2_I0_O)        0.099    -0.295 r  fl_buffer/sobelx/add02/C[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    fl_buffer/sobelx/add02/C[1]_i_1_n_0
    SLICE_X89Y5          FDRE                                         r  fl_buffer/sobelx/add02/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.856    -0.829    fl_buffer/sobelx/add02/CLK_50
    SLICE_X89Y5          FDRE                                         r  fl_buffer/sobelx/add02/C_reg[1]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X89Y5          FDRE (Hold_fdre_C_D)         0.091    -0.500    fl_buffer/sobelx/add02/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fl_buffer/sobely/d4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobely/add02/C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.924%)  route 0.086ns (25.076%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.585    -0.594    fl_buffer/sobely/CLK_50
    SLICE_X78Y7          FDRE                                         r  fl_buffer/sobely/d4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fl_buffer/sobely/d4_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.367    fl_buffer/sobely/add02/Q[4]
    SLICE_X79Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  fl_buffer/sobely/add02/C[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.322    fl_buffer/sobely/add02/C[8]_i_5_n_0
    SLICE_X79Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.252 r  fl_buffer/sobely/add02/C_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.252    fl_buffer/sobely/add02/C_reg[8]_i_1_n_7
    SLICE_X79Y7          FDRE                                         r  fl_buffer/sobely/add02/C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.854    -0.831    fl_buffer/sobely/add02/CLK_50
    SLICE_X79Y7          FDRE                                         r  fl_buffer/sobely/add02/C_reg[5]/C
                         clock pessimism              0.250    -0.581    
    SLICE_X79Y7          FDRE (Hold_fdre_C_D)         0.105    -0.476    fl_buffer/sobely/add02/C_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fl_buffer/sobely/d4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobely/add02/C_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.924%)  route 0.086ns (25.076%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.585    -0.594    fl_buffer/sobely/CLK_50
    SLICE_X78Y8          FDRE                                         r  fl_buffer/sobely/d4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fl_buffer/sobely/d4_reg[9]/Q
                         net (fo=1, routed)           0.086    -0.367    fl_buffer/sobely/add02/Q[8]
    SLICE_X79Y8          LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  fl_buffer/sobely/add02/C[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.322    fl_buffer/sobely/add02/C[11]_i_4_n_0
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.252 r  fl_buffer/sobely/add02/C_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.252    fl_buffer/sobely/add02/C_reg[11]_i_1_n_7
    SLICE_X79Y8          FDRE                                         r  fl_buffer/sobely/add02/C_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.854    -0.831    fl_buffer/sobely/add02/CLK_50
    SLICE_X79Y8          FDRE                                         r  fl_buffer/sobely/add02/C_reg[9]/C
                         clock pessimism              0.250    -0.581    
    SLICE_X79Y8          FDRE (Hold_fdre_C_D)         0.105    -0.476    fl_buffer/sobely/add02/C_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fl_buffer/sobelx/d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobelx/add01/C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.586    -0.593    fl_buffer/sobelx/CLK_50
    SLICE_X85Y8          FDRE                                         r  fl_buffer/sobelx/d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fl_buffer/sobelx/d2_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.355    fl_buffer/sobelx/add01/Q[0]
    SLICE_X84Y8          LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  fl_buffer/sobelx/add01/C[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.310    fl_buffer/sobelx/add01/C[3]_i_5_n_0
    SLICE_X84Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.240 r  fl_buffer/sobelx/add01/C_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    fl_buffer/sobelx/add01/C_reg[3]_i_1_n_7
    SLICE_X84Y8          FDRE                                         r  fl_buffer/sobelx/add01/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.855    -0.830    fl_buffer/sobelx/add01/CLK_50
    SLICE_X84Y8          FDRE                                         r  fl_buffer/sobelx/add01/C_reg[0]/C
                         clock pessimism              0.250    -0.580    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.105    -0.475    fl_buffer/sobelx/add01/C_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fl_buffer/sobelx/d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobelx/add01/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.586    -0.593    fl_buffer/sobelx/CLK_50
    SLICE_X85Y9          FDRE                                         r  fl_buffer/sobelx/d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fl_buffer/sobelx/d2_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.355    fl_buffer/sobelx/add01/Q[4]
    SLICE_X84Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.310 r  fl_buffer/sobelx/add01/C[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.310    fl_buffer/sobelx/add01/C[7]_i_5_n_0
    SLICE_X84Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.240 r  fl_buffer/sobelx/add01/C_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    fl_buffer/sobelx/add01/C_reg[7]_i_1_n_7
    SLICE_X84Y9          FDRE                                         r  fl_buffer/sobelx/add01/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.855    -0.830    fl_buffer/sobelx/add01/CLK_50
    SLICE_X84Y9          FDRE                                         r  fl_buffer/sobelx/add01/C_reg[4]/C
                         clock pessimism              0.250    -0.580    
    SLICE_X84Y9          FDRE (Hold_fdre_C_D)         0.105    -0.475    fl_buffer/sobelx/add01/C_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fl_buffer/sobelx/d2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobelx/add01/C_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.585    -0.594    fl_buffer/sobelx/CLK_50
    SLICE_X85Y10         FDRE                                         r  fl_buffer/sobelx/d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  fl_buffer/sobelx/d2_reg[8]/Q
                         net (fo=1, routed)           0.097    -0.356    fl_buffer/sobelx/add01/Q[8]
    SLICE_X84Y10         LUT2 (Prop_lut2_I1_O)        0.045    -0.311 r  fl_buffer/sobelx/add01/C[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.311    fl_buffer/sobelx/add01/C[11]_i_5_n_0
    SLICE_X84Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.241 r  fl_buffer/sobelx/add01/C_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    fl_buffer/sobelx/add01/C_reg[11]_i_1_n_7
    SLICE_X84Y10         FDRE                                         r  fl_buffer/sobelx/add01/C_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.854    -0.831    fl_buffer/sobelx/add01/CLK_50
    SLICE_X84Y10         FDRE                                         r  fl_buffer/sobelx/add01/C_reg[8]/C
                         clock pessimism              0.250    -0.581    
    SLICE_X84Y10         FDRE (Hold_fdre_C_D)         0.105    -0.476    fl_buffer/sobelx/add01/C_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fl_buffer/sobely/d6_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobely/add03/C_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.252ns (70.387%)  route 0.106ns (29.613%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.586    -0.593    fl_buffer/sobely/CLK_50
    SLICE_X78Y4          FDRE                                         r  fl_buffer/sobely/d6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  fl_buffer/sobely/d6_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.346    fl_buffer/sobely/add03/Q[10]
    SLICE_X79Y5          LUT2 (Prop_lut2_I1_O)        0.045    -0.301 r  fl_buffer/sobely/add03/C[11]_i_3/O
                         net (fo=1, routed)           0.000    -0.301    fl_buffer/sobely/add03/C[11]_i_3_n_0
    SLICE_X79Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.235 r  fl_buffer/sobely/add03/C_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.235    fl_buffer/sobely/add03/C_reg[11]_i_1_n_5
    SLICE_X79Y5          FDRE                                         r  fl_buffer/sobely/add03/C_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.855    -0.830    fl_buffer/sobely/add03/CLK_50
    SLICE_X79Y5          FDRE                                         r  fl_buffer/sobely/add03/C_reg[10]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X79Y5          FDRE (Hold_fdre_C_D)         0.105    -0.472    fl_buffer/sobely/add03/C_reg[10]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fl_buffer/sobelx/d3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fl_buffer/sobelx/add02/C_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.588    -0.591    fl_buffer/sobelx/CLK_50
    SLICE_X89Y6          FDRE                                         r  fl_buffer/sobelx/d3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  fl_buffer/sobelx/d3_reg[7]/Q
                         net (fo=2, routed)           0.070    -0.379    fl_buffer/sobelx/add02/Q[6]
    SLICE_X88Y6          LUT2 (Prop_lut2_I0_O)        0.045    -0.334 r  fl_buffer/sobelx/add02/C[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.334    fl_buffer/sobelx/add02/C[8]_i_3_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.235 r  fl_buffer/sobelx/add02/C_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.235    fl_buffer/sobelx/add02/C_reg[8]_i_1_n_4
    SLICE_X88Y6          FDRE                                         r  fl_buffer/sobelx/add02/C_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.856    -0.829    fl_buffer/sobelx/add02/CLK_50
    SLICE_X88Y6          FDRE                                         r  fl_buffer/sobelx/add02/C_reg[8]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X88Y6          FDRE (Hold_fdre_C_D)         0.105    -0.473    fl_buffer/sobelx/add02/C_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y8      framebuffer/fb0/RAM_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y3      framebuffer/fb0/RAM_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y14     framebuffer/fb0/RAM_reg_1_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y6      framebuffer/fb0/RAM_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y9      framebuffer/fb0/RAM_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y16     framebuffer/fb0/RAM_reg_3_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6      framebuffer/fb0/RAM_reg_4_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y3      framebuffer/fb0/RAM_reg_5_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17     framebuffer/fb0/RAM_reg_5_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      framebuffer/fb0/RAM_reg_6_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y13     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y10     fl_buffer/sobelx/add01/C_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y10     fl_buffer/sobelx/add01/C_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y10     fl_buffer/sobelx/add01/C_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y10     fl_buffer/sobelx/add01/C_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y10     fl_buffer/sobelx/d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X78Y9      fl_buffer/sobelx/d1_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y10     fl_buffer/sobelx/d1_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y10     fl_buffer/sobelx/d2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y10     fl_buffer/sobelx/d2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y29     framebuffer/fb0/RAM_reg_mux_sel__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y26      btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      btn_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y29     framebuffer/fb0/RAM_reg_mux_sel__34/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y20     framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y10     framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y47     synchronize/tclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y47     synchronize/valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y28      btn_debounce/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y29      btn_debounce/c_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       32.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.524    38.530    controller/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.524    38.530    controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[17]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.524    38.530    controller/Inst_i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[18]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.524    38.530    controller/Inst_i2c_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.524    38.530    controller/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X0Y27          FDSE (Setup_fdse_C_S)       -0.524    38.530    controller/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.156ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.054ns (41.830%)  route 4.247ns (58.170%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     6.471    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.644    38.571    controller/Inst_i2c_sender/CLK_25
    SLICE_X1Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[12]/C
                         clock pessimism              0.577    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X1Y28          FDSE (Setup_fdse_C_S)       -0.429    38.627    controller/Inst_i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                 32.156    

Slack (MET) :             32.156ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.054ns (41.830%)  route 4.247ns (58.170%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.756     6.471    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.644    38.571    controller/Inst_i2c_sender/CLK_25
    SLICE_X1Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[29]/C
                         clock pessimism              0.577    39.147    
                         clock uncertainty           -0.091    39.056    
    SLICE_X1Y28          FDSE (Setup_fdse_C_S)       -0.429    38.627    controller/Inst_i2c_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                 32.156    

Slack (MET) :             32.162ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X1Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X1Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[13]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X1Y27          FDSE (Setup_fdse_C_S)       -0.429    38.625    controller/Inst_i2c_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.162    

Slack (MET) :             32.162ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.054ns (41.872%)  route 4.240ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.781    -0.830    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.624 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.379     3.003    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     3.127 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.722     3.849    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.148     3.997 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           1.389     5.387    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.328     5.715 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.749     6.464    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X1Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.642    38.569    controller/Inst_i2c_sender/CLK_25
    SLICE_X1Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[14]/C
                         clock pessimism              0.577    39.145    
                         clock uncertainty           -0.091    39.054    
    SLICE_X1Y27          FDSE (Setup_fdse_C_S)       -0.429    38.625    controller/Inst_i2c_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 32.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/sioc_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X3Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDSE (Prop_fdse_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/busy_sr_reg[1]/Q
                         net (fo=3, routed)           0.109    -0.315    controller/Inst_i2c_sender/busy_sr_reg_n_0_[1]
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  controller/Inst_i2c_sender/sioc_i_1/O
                         net (fo=1, routed)           0.000    -0.270    controller/Inst_i2c_sender/sioc_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  controller/Inst_i2c_sender/sioc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.880    -0.805    controller/Inst_i2c_sender/CLK_25
    SLICE_X2Y27          FDRE                                         r  controller/Inst_i2c_sender/sioc_reg/C
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.433    controller/Inst_i2c_sender/sioc_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.611    -0.568    controller/Inst_i2c_sender/CLK_25
    SLICE_X7Y26          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.315    controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X7Y25          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.876    -0.809    controller/Inst_i2c_sender/CLK_25
    SLICE_X7Y25          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.066    -0.490    controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X5Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.289    controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.048    -0.241 r  controller/Inst_i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    controller/Inst_i2c_sender/p_0_in__0[4]
    SLICE_X4Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.880    -0.805    controller/Inst_i2c_sender/CLK_25
    SLICE_X4Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.131    -0.422    controller/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X5Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.293    controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  controller/Inst_i2c_sender/divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    controller/Inst_i2c_sender/p_0_in__0[2]
    SLICE_X4Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.880    -0.805    controller/Inst_i2c_sender/CLK_25
    SLICE_X4Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[2]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120    -0.433    controller/Inst_i2c_sender/divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X5Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.289    controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.244 r  controller/Inst_i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    controller/Inst_i2c_sender/p_0_in__0[3]
    SLICE_X4Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.880    -0.805    controller/Inst_i2c_sender/CLK_25
    SLICE_X4Y28          FDRE                                         r  controller/Inst_i2c_sender/divider_reg[3]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.121    -0.432    controller/Inst_i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X3Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDSE (Prop_fdse_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/busy_sr_reg[26]/Q
                         net (fo=1, routed)           0.138    -0.287    controller/Inst_i2c_sender/busy_sr_reg_n_0_[26]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  controller/Inst_i2c_sender/busy_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    controller/Inst_i2c_sender/busy_sr[27]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.881    -0.804    controller/Inst_i2c_sender/CLK_25
    SLICE_X2Y28          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[27]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X2Y28          FDSE (Hold_fdse_C_D)         0.121    -0.432    controller/Inst_i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.613    -0.566    controller/Inst_i2c_sender/CLK_25
    SLICE_X1Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDSE (Prop_fdse_C_Q)         0.141    -0.425 r  controller/Inst_i2c_sender/busy_sr_reg[14]/Q
                         net (fo=1, routed)           0.140    -0.285    controller/Inst_i2c_sender/busy_sr_reg_n_0_[14]
    SLICE_X0Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  controller/Inst_i2c_sender/busy_sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    controller/Inst_i2c_sender/busy_sr[15]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.880    -0.805    controller/Inst_i2c_sender/CLK_25
    SLICE_X0Y27          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X0Y27          FDSE (Hold_fdse_C_D)         0.120    -0.433    controller/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.322%)  route 0.295ns (67.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.610    -0.569    controller/Inst_ov7670_registers/CLK_25
    SLICE_X5Y25          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.295    -0.132    controller/Inst_ov7670_registers/address_reg_rep_n_0_[3]
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.893    -0.791    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y10         RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.273    -0.518    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.335    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.540%)  route 0.148ns (41.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.581    -0.598    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y25          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  controller/Inst_i2c_sender/data_sr_reg[14]/Q
                         net (fo=1, routed)           0.148    -0.286    controller/Inst_i2c_sender/data_sr_reg_n_0_[14]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.241 r  controller/Inst_i2c_sender/data_sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    controller/Inst_i2c_sender/data_sr[15]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.848    -0.837    controller/Inst_i2c_sender/CLK_25
    SLICE_X10Y26         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.120    -0.444    controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.581    -0.598    controller/Inst_i2c_sender/CLK_25
    SLICE_X9Y25          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  controller/Inst_i2c_sender/data_sr_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.383    controller/Inst_i2c_sender/data_sr_reg_n_0_[3]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.102    -0.281 r  controller/Inst_i2c_sender/data_sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    controller/Inst_i2c_sender/data_sr[4]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.847    -0.838    controller/Inst_i2c_sender/CLK_25
    SLICE_X9Y25          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.107    -0.491    controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    your_instance_name/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y25     Inst_vga/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y28     Inst_vga/address_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y27     Inst_vga/address_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y27     Inst_vga/address_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y27     Inst_vga/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y27     Inst_vga/address_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y30     Inst_vga/address_reg[10]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y25     Inst_vga/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y28     Inst_vga/address_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     Inst_vga/address_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     Inst_vga/address_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y27     Inst_vga/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     Inst_vga/address_reg[10]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y29     Inst_vga/address_reg[10]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y27     Inst_vga/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y28     Inst_vga/address_reg[11]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y28     Inst_vga/address_reg[11]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y25     Inst_vga/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y28     Inst_vga/address_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     Inst_vga/address_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     Inst_vga/address_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y27     Inst_vga/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     Inst_vga/address_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y30     Inst_vga/address_reg[10]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y30     Inst_vga/address_reg[10]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y30     Inst_vga/address_reg[10]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y29     Inst_vga/address_reg[10]_rep__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        9.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_1_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 0.518ns (5.232%)  route 9.382ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.785    -0.827    Inst_vga/CLK_25
    SLICE_X92Y30         FDRE                                         r  Inst_vga/address_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  Inst_vga/address_reg[15]_rep/Q
                         net (fo=45, routed)          9.382     9.073    framebuffer/fb0/ADDRBWRADDR[15]
    RAMB36_X0Y9          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.620    18.546    framebuffer/fb0/CLK_50
    RAMB36_X0Y9          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_5/CLKBWRCLK
                         clock pessimism              0.288    18.834    
                         clock uncertainty           -0.211    18.623    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.108    framebuffer/fb0/RAM_reg_1_5
  -------------------------------------------------------------------
                         required time                         18.108    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  9.035    

Slack (MET) :             9.339ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_9/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 0.518ns (5.318%)  route 9.223ns (94.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.784    -0.828    Inst_vga/CLK_25
    SLICE_X90Y29         FDRE                                         r  Inst_vga/address_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.310 r  Inst_vga/address_reg[5]_rep__0/Q
                         net (fo=18, routed)          9.223     8.913    framebuffer/fb1/address_reg[15]_rep__0_0[5]
    RAMB36_X4Y26         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_9/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.815    18.741    framebuffer/fb1/CLK_50
    RAMB36_X4Y26         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_9/CLKBWRCLK
                         clock pessimism              0.288    19.029    
                         clock uncertainty           -0.211    18.818    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.252    framebuffer/fb1/RAM_reg_1_9
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  9.339    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 0.518ns (5.415%)  route 9.048ns (94.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 18.545 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.785    -0.827    Inst_vga/CLK_25
    SLICE_X92Y30         FDRE                                         r  Inst_vga/address_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  Inst_vga/address_reg[15]_rep/Q
                         net (fo=45, routed)          9.048     8.740    framebuffer/fb0/ADDRBWRADDR[15]
    RAMB36_X0Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.619    18.545    framebuffer/fb0/CLK_50
    RAMB36_X0Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_5/CLKBWRCLK
                         clock pessimism              0.288    18.833    
                         clock uncertainty           -0.211    18.622    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.107    framebuffer/fb0/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 0.518ns (5.452%)  route 8.983ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.785    -0.827    Inst_vga/CLK_25
    SLICE_X92Y30         FDRE                                         r  Inst_vga/address_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  Inst_vga/address_reg[15]_rep/Q
                         net (fo=45, routed)          8.983     8.674    framebuffer/fb0/ADDRBWRADDR[15]
    RAMB36_X1Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.608    18.534    framebuffer/fb0/CLK_50
    RAMB36_X1Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_4/CLKBWRCLK
                         clock pessimism              0.288    18.822    
                         clock uncertainty           -0.211    18.611    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.096    framebuffer/fb0/RAM_reg_2_4
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.608ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_0_10/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.419ns (4.482%)  route 8.930ns (95.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.785    -0.827    Inst_vga/CLK_25
    SLICE_X91Y30         FDRE                                         r  Inst_vga/address_reg[15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  Inst_vga/address_reg[15]_rep__1/Q
                         net (fo=45, routed)          8.930     8.522    framebuffer/fb1/address_reg[15]_rep__1[15]
    RAMB36_X5Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_10/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.817    18.743    framebuffer/fb1/CLK_50
    RAMB36_X5Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_10/CLKBWRCLK
                         clock pessimism              0.288    19.031    
                         clock uncertainty           -0.211    18.820    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.690    18.130    framebuffer/fb1/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  9.608    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_0_9/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.518ns (5.509%)  route 8.885ns (94.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.784    -0.828    Inst_vga/CLK_25
    SLICE_X90Y29         FDRE                                         r  Inst_vga/address_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.310 r  Inst_vga/address_reg[5]_rep__0/Q
                         net (fo=18, routed)          8.885     8.575    framebuffer/fb1/address_reg[15]_rep__0_0[5]
    RAMB36_X4Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_9/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.810    18.736    framebuffer/fb1/CLK_50
    RAMB36_X4Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_9/CLKBWRCLK
                         clock pessimism              0.288    19.024    
                         clock uncertainty           -0.211    18.813    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.247    framebuffer/fb1/RAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_5/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.456ns (4.976%)  route 8.707ns (95.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 18.545 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.789    -0.823    Inst_vga/CLK_25
    SLICE_X91Y33         FDRE                                         r  Inst_vga/address_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Inst_vga/address_reg[8]_rep__0/Q
                         net (fo=18, routed)          8.707     8.341    framebuffer/fb0/ADDRBWRADDR[8]
    RAMB36_X0Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_5/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.619    18.545    framebuffer/fb0/CLK_50
    RAMB36_X0Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_5/CLKBWRCLK
                         clock pessimism              0.288    18.833    
                         clock uncertainty           -0.211    18.622    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.056    framebuffer/fb0/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_3_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 0.518ns (5.656%)  route 8.640ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.785    -0.827    Inst_vga/CLK_25
    SLICE_X92Y30         FDRE                                         r  Inst_vga/address_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  Inst_vga/address_reg[15]_rep/Q
                         net (fo=45, routed)          8.640     8.332    framebuffer/fb0/ADDRBWRADDR[15]
    RAMB36_X1Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_3_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.613    18.539    framebuffer/fb0/CLK_50
    RAMB36_X1Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_3_4/CLKBWRCLK
                         clock pessimism              0.288    18.827    
                         clock uncertainty           -0.211    18.616    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.101    framebuffer/fb0/RAM_reg_3_4
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 0.419ns (4.693%)  route 8.510ns (95.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 18.545 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.784    -0.828    Inst_vga/CLK_25
    SLICE_X93Y29         FDRE                                         r  Inst_vga/address_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  Inst_vga/address_reg[9]_rep__0/Q
                         net (fo=18, routed)          8.510     8.101    framebuffer/fb0/ADDRBWRADDR[9]
    RAMB36_X0Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.619    18.545    framebuffer/fb0/CLK_50
    RAMB36_X0Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_5/CLKBWRCLK
                         clock pessimism              0.288    18.833    
                         clock uncertainty           -0.211    18.622    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.741    17.881    framebuffer/fb0/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         17.881    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             9.855ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_10/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 0.419ns (4.629%)  route 8.633ns (95.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.780    -0.832    Inst_vga/CLK_25
    SLICE_X91Y27         FDRE                                         r  Inst_vga/address_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.413 r  Inst_vga/address_reg[1]_rep__3/Q
                         net (fo=18, routed)          8.633     8.221    framebuffer/fb1/address_reg[15]_rep__1[1]
    RAMB36_X5Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_10/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.814    18.740    framebuffer/fb1/CLK_50
    RAMB36_X5Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_10/CLKBWRCLK
                         clock pessimism              0.288    19.028    
                         clock uncertainty           -0.211    18.817    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.741    18.076    framebuffer/fb1/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         18.076    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  9.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[13]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.164ns (18.984%)  route 0.700ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.603    -0.576    Inst_vga/CLK_25
    SLICE_X90Y31         FDRE                                         r  Inst_vga/address_reg[13]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  Inst_vga/address_reg[13]_rep__3/Q
                         net (fo=18, routed)          0.700     0.288    framebuffer/fb0/address_reg[14]_rep__3[12]
    RAMB36_X5Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.924    -0.760    framebuffer/fb0/CLK_50
    RAMB36_X5Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism              0.556    -0.205    
                         clock uncertainty            0.211     0.006    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.189    framebuffer/fb0/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_7/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.138%)  route 0.733ns (83.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.598    -0.581    Inst_vga/CLK_25
    SLICE_X91Y26         FDRE                                         r  Inst_vga/address_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_vga/address_reg[3]_rep__1/Q
                         net (fo=18, routed)          0.733     0.293    framebuffer/fb0/address_reg[14]_rep__1[2]
    RAMB36_X5Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_7/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.924    -0.760    framebuffer/fb0/CLK_50
    RAMB36_X5Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_7/CLKBWRCLK
                         clock pessimism              0.556    -0.205    
                         clock uncertainty            0.211     0.006    
    RAMB36_X5Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.189    framebuffer/fb0/RAM_reg_5_7
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[11]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.164ns (18.605%)  route 0.717ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.600    -0.579    Inst_vga/CLK_25
    SLICE_X92Y28         FDRE                                         r  Inst_vga/address_reg[11]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Inst_vga/address_reg[11]_rep__1/Q
                         net (fo=18, routed)          0.717     0.303    framebuffer/fb0/address_reg[15]_rep__0_0[11]
    RAMB36_X5Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.924    -0.760    framebuffer/fb0/CLK_50
    RAMB36_X5Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_7/CLKBWRCLK
                         clock pessimism              0.556    -0.205    
                         clock uncertainty            0.211     0.006    
    RAMB36_X5Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.189    framebuffer/fb0/RAM_reg_5_7
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.128ns (14.937%)  route 0.729ns (85.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.602    -0.577    Inst_vga/CLK_25
    SLICE_X91Y30         FDRE                                         r  Inst_vga/address_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  Inst_vga/address_reg[8]_rep/Q
                         net (fo=19, routed)          0.729     0.280    framebuffer/fb0/address_reg[14]_rep__3[7]
    RAMB36_X5Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.921    -0.763    framebuffer/fb0/CLK_50
    RAMB36_X5Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/CLKBWRCLK
                         clock pessimism              0.556    -0.208    
                         clock uncertainty            0.211     0.003    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     0.133    framebuffer/fb0/RAM_reg_6_3
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_3/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.128ns (14.555%)  route 0.751ns (85.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.601    -0.578    Inst_vga/CLK_25
    SLICE_X93Y29         FDRE                                         r  Inst_vga/address_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  Inst_vga/address_reg[9]_rep/Q
                         net (fo=19, routed)          0.751     0.302    framebuffer/fb0/address_reg[14]_rep__3[8]
    RAMB36_X5Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.921    -0.763    framebuffer/fb0/CLK_50
    RAMB36_X5Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/CLKBWRCLK
                         clock pessimism              0.556    -0.208    
                         clock uncertainty            0.211     0.003    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     0.133    framebuffer/fb0/RAM_reg_6_3
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_9/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.148ns (16.535%)  route 0.747ns (83.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.601    -0.578    Inst_vga/CLK_25
    SLICE_X90Y29         FDRE                                         r  Inst_vga/address_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y29         FDRE (Prop_fdre_C_Q)         0.148    -0.430 r  Inst_vga/address_reg[13]_rep__0/Q
                         net (fo=18, routed)          0.747     0.317    framebuffer/fb0/address_reg[15]_rep__0_0[13]
    RAMB36_X4Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_9/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.922    -0.762    framebuffer/fb0/CLK_50
    RAMB36_X4Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_9/CLKBWRCLK
                         clock pessimism              0.556    -0.207    
                         clock uncertainty            0.211     0.004    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129     0.133    framebuffer/fb0/RAM_reg_2_9
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_11/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.157%)  route 0.776ns (85.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.600    -0.579    Inst_vga/CLK_25
    SLICE_X91Y27         FDRE                                         r  Inst_vga/address_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  Inst_vga/address_reg[1]_rep__3/Q
                         net (fo=18, routed)          0.776     0.325    framebuffer/fb0/address_reg[15]_rep__1[1]
    RAMB36_X4Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_11/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.919    -0.765    framebuffer/fb0/CLK_50
    RAMB36_X4Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_11/CLKBWRCLK
                         clock pessimism              0.556    -0.210    
                         clock uncertainty            0.211     0.001    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.129     0.130    framebuffer/fb0/RAM_reg_4_11
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.164ns (17.017%)  route 0.800ns (82.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.603    -0.576    Inst_vga/CLK_25
    SLICE_X90Y31         FDRE                                         r  Inst_vga/address_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  Inst_vga/address_reg[3]_rep__3/Q
                         net (fo=18, routed)          0.800     0.388    framebuffer/fb0/address_reg[14]_rep__3[2]
    RAMB36_X5Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.924    -0.760    framebuffer/fb0/CLK_50
    RAMB36_X5Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism              0.556    -0.205    
                         clock uncertainty            0.211     0.006    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.189    framebuffer/fb0/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.148ns (16.205%)  route 0.765ns (83.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.601    -0.578    Inst_vga/CLK_25
    SLICE_X92Y29         FDRE                                         r  Inst_vga/address_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.148    -0.430 r  Inst_vga/address_reg[4]_rep__3/Q
                         net (fo=18, routed)          0.765     0.336    framebuffer/fb0/address_reg[14]_rep__3[3]
    RAMB36_X5Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.924    -0.760    framebuffer/fb0/CLK_50
    RAMB36_X5Y10         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism              0.556    -0.205    
                         clock uncertainty            0.211     0.006    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.130     0.136    framebuffer/fb0/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.958%)  route 0.803ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.600    -0.579    Inst_vga/CLK_25
    SLICE_X90Y27         FDRE                                         r  Inst_vga/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Inst_vga/address_reg[11]/Q
                         net (fo=30, routed)          0.803     0.388    framebuffer/fb0/addrb[11]
    RAMB36_X5Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.923    -0.761    framebuffer/fb0/CLK_50
    RAMB36_X5Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism              0.556    -0.206    
                         clock uncertainty            0.211     0.005    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.188    framebuffer/fb0/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       11.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.031ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_6_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        8.449ns  (logic 3.545ns (41.960%)  route 4.904ns (58.040%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 19.176 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.787    19.176    framebuffer/fb0/CLK_50
    RAMB36_X0Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.048 r  framebuffer/fb0/RAM_reg_6_10/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.113    framebuffer/fb0/RAM_reg_6_10_n_20
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.538 r  framebuffer/fb0/RAM_reg_7_10/DOBDO[0]
                         net (fo=1, routed)           2.914    25.453    framebuffer/fb0/RAM_reg_7_10_n_84
    SLICE_X54Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.577 r  framebuffer/fb0/vga_red[2]_i_2/O
                         net (fo=1, routed)           1.924    27.500    framebuffer/fb1/doutb0_in[10]
    SLICE_X105Y45        LUT4 (Prop_lut4_I1_O)        0.124    27.624 r  framebuffer/fb1/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000    27.624    Inst_vga/D[2]
    SLICE_X105Y45        FDRE                                         r  Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.623    38.550    Inst_vga/CLK_25
    SLICE_X105Y45        FDRE                                         r  Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.288    38.838    
                         clock uncertainty           -0.211    38.627    
    SLICE_X105Y45        FDRE (Setup_fdre_C_D)        0.029    38.656    Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -27.624    
  -------------------------------------------------------------------
                         slack                                 11.031    

Slack (MET) :             11.177ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        8.136ns  (logic 3.421ns (42.047%)  route 4.715ns (57.953%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.886    19.275    framebuffer/fb1/CLK_50
    RAMB36_X2Y22         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.147 r  framebuffer/fb1/RAM_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.212    framebuffer/fb1/RAM_reg_0_7_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.637 r  framebuffer/fb1/RAM_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           4.650    27.287    framebuffer/fb1/RAM_reg_1_7_n_84
    SLICE_X87Y35         LUT4 (Prop_lut4_I0_O)        0.124    27.411 r  framebuffer/fb1/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000    27.411    Inst_vga/RAM_reg_1_7[3]
    SLICE_X87Y35         FDRE                                         r  Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.555    38.482    Inst_vga/CLK_25
    SLICE_X87Y35         FDRE                                         r  Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.288    38.770    
                         clock uncertainty           -0.211    38.559    
    SLICE_X87Y35         FDRE (Setup_fdre_C_D)        0.029    38.588    Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -27.411    
  -------------------------------------------------------------------
                         slack                                 11.177    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        8.421ns  (logic 3.545ns (42.096%)  route 4.876ns (57.904%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.694    19.083    framebuffer/fb0/CLK_50
    RAMB36_X2Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    21.955 r  framebuffer/fb0/RAM_reg_4_8/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.020    framebuffer/fb0/RAM_reg_4_8_n_20
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.445 r  framebuffer/fb0/RAM_reg_5_8/DOBDO[0]
                         net (fo=1, routed)           3.393    25.838    framebuffer/fb0/RAM_reg_5_8_n_84
    SLICE_X90Y70         LUT6 (Prop_lut6_I1_O)        0.124    25.962 r  framebuffer/fb0/vga_red[0]_i_2/O
                         net (fo=1, routed)           1.418    27.380    framebuffer/fb1/doutb0_in[8]
    SLICE_X90Y45         LUT4 (Prop_lut4_I1_O)        0.124    27.504 r  framebuffer/fb1/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    27.504    Inst_vga/D[0]
    SLICE_X90Y45         FDRE                                         r  Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.619    38.546    Inst_vga/CLK_25
    SLICE_X90Y45         FDRE                                         r  Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.288    38.834    
                         clock uncertainty           -0.211    38.623    
    SLICE_X90Y45         FDRE (Setup_fdre_C_D)        0.081    38.704    Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -27.504    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        8.277ns  (logic 3.545ns (42.829%)  route 4.732ns (57.171%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 19.184 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.795    19.184    framebuffer/fb0/CLK_50
    RAMB36_X0Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.056 r  framebuffer/fb0/RAM_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.121    framebuffer/fb0/RAM_reg_6_0_n_20
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.546 r  framebuffer/fb0/RAM_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.437    24.984    framebuffer/fb0/RAM_reg_7_0_n_84
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.108 r  framebuffer/fb0/vga_blue[0]_i_2/O
                         net (fo=1, routed)           2.229    27.337    framebuffer/fb1/doutb0_in[0]
    SLICE_X106Y31        LUT4 (Prop_lut4_I1_O)        0.124    27.461 r  framebuffer/fb1/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    27.461    Inst_vga/RAM_reg_1_3_0[0]
    SLICE_X106Y31        FDRE                                         r  Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.687    38.614    Inst_vga/CLK_25
    SLICE_X106Y31        FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.288    38.902    
                         clock uncertainty           -0.211    38.691    
    SLICE_X106Y31        FDRE (Setup_fdre_C_D)        0.029    38.720    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -27.461    
  -------------------------------------------------------------------
                         slack                                 11.259    

Slack (MET) :             11.550ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_2_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.812ns  (logic 3.545ns (45.377%)  route 4.267ns (54.623%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.771ns = ( 19.229 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.840    19.229    framebuffer/fb0/CLK_50
    RAMB36_X4Y0          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.101 r  framebuffer/fb0/RAM_reg_2_9/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.166    framebuffer/fb0/RAM_reg_2_9_n_20
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.591 r  framebuffer/fb0/RAM_reg_3_9/DOBDO[0]
                         net (fo=1, routed)           2.249    24.840    framebuffer/fb0/RAM_reg_3_9_n_84
    SLICE_X54Y15         LUT6 (Prop_lut6_I3_O)        0.124    24.964 r  framebuffer/fb0/vga_red[1]_i_2/O
                         net (fo=1, routed)           1.953    26.917    framebuffer/fb1/doutb0_in[9]
    SLICE_X89Y39         LUT4 (Prop_lut4_I1_O)        0.124    27.041 r  framebuffer/fb1/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    27.041    Inst_vga/D[1]
    SLICE_X89Y39         FDRE                                         r  Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.558    38.485    Inst_vga/CLK_25
    SLICE_X89Y39         FDRE                                         r  Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.288    38.773    
                         clock uncertainty           -0.211    38.562    
    SLICE_X89Y39         FDRE (Setup_fdre_C_D)        0.029    38.591    Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                         -27.041    
  -------------------------------------------------------------------
                         slack                                 11.550    

Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.659ns  (logic 3.421ns (44.668%)  route 4.238ns (55.332%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.945    19.334    framebuffer/fb1/CLK_50
    RAMB36_X3Y22         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.206 r  framebuffer/fb1/RAM_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.271    framebuffer/fb1/RAM_reg_0_2_n_20
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.696 r  framebuffer/fb1/RAM_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           4.172    26.869    framebuffer/fb1/RAM_reg_1_2_n_84
    SLICE_X88Y35         LUT4 (Prop_lut4_I0_O)        0.124    26.993 r  framebuffer/fb1/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    26.993    Inst_vga/RAM_reg_1_3_0[2]
    SLICE_X88Y35         FDRE                                         r  Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.555    38.482    Inst_vga/CLK_25
    SLICE_X88Y35         FDRE                                         r  Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.288    38.770    
                         clock uncertainty           -0.211    38.559    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.029    38.588    Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -26.993    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_2_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.812ns  (logic 3.545ns (45.378%)  route 4.267ns (54.622%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 19.170 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.781    19.170    framebuffer/fb0/CLK_50
    RAMB36_X1Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.042 r  framebuffer/fb0/RAM_reg_2_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.107    framebuffer/fb0/RAM_reg_2_4_n_20
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.532 r  framebuffer/fb0/RAM_reg_3_4/DOBDO[0]
                         net (fo=1, routed)           3.393    25.925    framebuffer/fb0/RAM_reg_3_4_n_84
    SLICE_X87Y55         LUT6 (Prop_lut6_I3_O)        0.124    26.049 r  framebuffer/fb0/vga_green[0]_i_2/O
                         net (fo=1, routed)           0.809    26.858    framebuffer/fb1/doutb0_in[4]
    SLICE_X87Y45         LUT4 (Prop_lut4_I1_O)        0.124    26.982 r  framebuffer/fb1/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    26.982    Inst_vga/RAM_reg_1_7[0]
    SLICE_X87Y45         FDRE                                         r  Inst_vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.560    38.487    Inst_vga/CLK_25
    SLICE_X87Y45         FDRE                                         r  Inst_vga/vga_green_reg[0]/C
                         clock pessimism              0.288    38.775    
                         clock uncertainty           -0.211    38.564    
    SLICE_X87Y45         FDRE (Setup_fdre_C_D)        0.029    38.593    Inst_vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -26.982    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.839ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_2_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.572ns  (logic 3.545ns (46.816%)  route 4.027ns (53.184%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 19.178 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.789    19.178    framebuffer/fb0/CLK_50
    RAMB36_X1Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.050 r  framebuffer/fb0/RAM_reg_2_11/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.115    framebuffer/fb0/RAM_reg_2_11_n_20
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.540 r  framebuffer/fb0/RAM_reg_3_11/DOBDO[0]
                         net (fo=1, routed)           3.010    25.550    framebuffer/fb0/RAM_reg_3_11_n_84
    SLICE_X88Y25         LUT6 (Prop_lut6_I3_O)        0.124    25.674 r  framebuffer/fb0/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.952    26.626    framebuffer/fb1/doutb0_in[11]
    SLICE_X88Y37         LUT4 (Prop_lut4_I1_O)        0.124    26.750 r  framebuffer/fb1/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    26.750    Inst_vga/D[3]
    SLICE_X88Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.556    38.483    Inst_vga/CLK_25
    SLICE_X88Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.288    38.771    
                         clock uncertainty           -0.211    38.560    
    SLICE_X88Y37         FDRE (Setup_fdre_C_D)        0.029    38.589    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                         -26.750    
  -------------------------------------------------------------------
                         slack                                 11.839    

Slack (MET) :             11.878ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.436ns  (logic 3.421ns (46.006%)  route 4.015ns (53.994%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.890    19.279    framebuffer/fb1/CLK_50
    RAMB36_X2Y20         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.151 r  framebuffer/fb1/RAM_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.216    framebuffer/fb1/RAM_reg_0_3_n_20
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.641 r  framebuffer/fb1/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           3.950    26.591    framebuffer/fb1/RAM_reg_1_3_n_84
    SLICE_X88Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.715 r  framebuffer/fb1/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    26.715    Inst_vga/RAM_reg_1_3_0[3]
    SLICE_X88Y45         FDRE                                         r  Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.560    38.487    Inst_vga/CLK_25
    SLICE_X88Y45         FDRE                                         r  Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.288    38.775    
                         clock uncertainty           -0.211    38.564    
    SLICE_X88Y45         FDRE (Setup_fdre_C_D)        0.029    38.593    Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -26.715    
  -------------------------------------------------------------------
                         slack                                 11.878    

Slack (MET) :             12.357ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.209ns  (logic 3.545ns (49.175%)  route 3.664ns (50.825%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 19.134 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         1.745    19.134    framebuffer/fb0/CLK_50
    RAMB36_X3Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.006 r  framebuffer/fb0/RAM_reg_4_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.071    framebuffer/fb0/RAM_reg_4_6_n_20
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.496 r  framebuffer/fb0/RAM_reg_5_6/DOBDO[0]
                         net (fo=1, routed)           2.361    24.857    framebuffer/fb0/RAM_reg_5_6_n_84
    SLICE_X90Y70         LUT6 (Prop_lut6_I1_O)        0.124    24.981 r  framebuffer/fb0/vga_green[2]_i_2/O
                         net (fo=1, routed)           1.238    26.219    framebuffer/fb1/doutb0_in[6]
    SLICE_X90Y45         LUT4 (Prop_lut4_I1_O)        0.124    26.343 r  framebuffer/fb1/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    26.343    Inst_vga/RAM_reg_1_7[2]
    SLICE_X90Y45         FDRE                                         r  Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.619    38.546    Inst_vga/CLK_25
    SLICE_X90Y45         FDRE                                         r  Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.288    38.834    
                         clock uncertainty           -0.211    38.623    
    SLICE_X90Y45         FDRE (Setup_fdre_C_D)        0.077    38.700    Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 12.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.915%)  route 0.620ns (79.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X8Y28          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.620     0.189    controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y29          FDCE                                         r  controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_ov7670_registers/CLK_25
    SLICE_X8Y29          FDCE                                         r  controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.059    -0.007    controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_mux_sel__34/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.082%)  route 0.592ns (71.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.579    -0.600    framebuffer/fb0/CLK_50
    SLICE_X89Y29         FDRE                                         r  framebuffer/fb0/RAM_reg_mux_sel__34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  framebuffer/fb0/RAM_reg_mux_sel__34/Q
                         net (fo=12, routed)          0.215    -0.243    framebuffer/fb0/RAM_reg_mux_sel__34_n_0
    SLICE_X88Y25         LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  framebuffer/fb0/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.376     0.178    framebuffer/fb1/doutb0_in[11]
    SLICE_X88Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.223 r  framebuffer/fb1/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Inst_vga/D[3]
    SLICE_X88Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    Inst_vga/CLK_25
    SLICE_X88Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X88Y37         FDRE (Hold_fdre_C_D)         0.091     0.025    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_mux_sel__10/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.231ns (24.400%)  route 0.716ns (75.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.579    -0.600    framebuffer/fb0/CLK_50
    SLICE_X89Y29         FDRE                                         r  framebuffer/fb0/RAM_reg_mux_sel__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  framebuffer/fb0/RAM_reg_mux_sel__10/Q
                         net (fo=12, routed)          0.425    -0.033    framebuffer/fb0/RAM_reg_mux_sel__10_n_0
    SLICE_X88Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.012 r  framebuffer/fb0/vga_blue[2]_i_2/O
                         net (fo=1, routed)           0.290     0.302    framebuffer/fb1/doutb0_in[2]
    SLICE_X88Y35         LUT4 (Prop_lut4_I1_O)        0.045     0.347 r  framebuffer/fb1/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    Inst_vga/RAM_reg_1_3_0[2]
    SLICE_X88Y35         FDRE                                         r  Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    Inst_vga/CLK_25
    SLICE_X88Y35         FDRE                                         r  Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X88Y35         FDRE (Hold_fdre_C_D)         0.091     0.024    Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_mux_sel__10/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.853%)  route 0.826ns (78.147%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.579    -0.600    framebuffer/fb0/CLK_50
    SLICE_X89Y29         FDRE                                         r  framebuffer/fb0/RAM_reg_mux_sel__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  framebuffer/fb0/RAM_reg_mux_sel__10/Q
                         net (fo=12, routed)          0.226    -0.233    framebuffer/fb0/RAM_reg_mux_sel__10_n_0
    SLICE_X89Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  framebuffer/fb0/vga_blue[1]_i_2/O
                         net (fo=1, routed)           0.600     0.412    framebuffer/fb1/doutb0_in[1]
    SLICE_X106Y31        LUT4 (Prop_lut4_I1_O)        0.045     0.457 r  framebuffer/fb1/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.457    Inst_vga/RAM_reg_1_3_0[1]
    SLICE_X106Y31        FDRE                                         r  Inst_vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.901    -0.784    Inst_vga/CLK_25
    SLICE_X106Y31        FDRE                                         r  Inst_vga/vga_blue_reg[1]/C
                         clock pessimism              0.556    -0.228    
                         clock uncertainty            0.211    -0.017    
    SLICE_X106Y31        FDRE (Hold_fdre_C_D)         0.092     0.075    Inst_vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_mux_sel__10/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.231ns (22.764%)  route 0.784ns (77.236%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.579    -0.600    framebuffer/fb0/CLK_50
    SLICE_X89Y29         FDRE                                         r  framebuffer/fb0/RAM_reg_mux_sel__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  framebuffer/fb0/RAM_reg_mux_sel__10/Q
                         net (fo=12, routed)          0.558     0.100    framebuffer/fb0/RAM_reg_mux_sel__10_n_0
    SLICE_X87Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.145 r  framebuffer/fb0/vga_green[1]_i_2/O
                         net (fo=1, routed)           0.225     0.370    framebuffer/fb1/doutb0_in[5]
    SLICE_X87Y45         LUT4 (Prop_lut4_I1_O)        0.045     0.415 r  framebuffer/fb1/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.415    Inst_vga/RAM_reg_1_7[1]
    SLICE_X87Y45         FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.856    -0.829    Inst_vga/CLK_25
    SLICE_X87Y45         FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.556    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X87Y45         FDRE (Hold_fdre_C_D)         0.092     0.030    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.164ns (14.798%)  route 0.944ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X8Y28          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.944     0.514    controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.877    -0.808    controller/Inst_ov7670_registers/CLK_25
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.211    -0.041    
    SLICE_X6Y26          FDRE (Hold_fdre_C_R)         0.009    -0.032    controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.164ns (14.798%)  route 0.944ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X8Y28          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.944     0.514    controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.877    -0.808    controller/Inst_ov7670_registers/CLK_25
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.211    -0.041    
    SLICE_X6Y26          FDRE (Hold_fdre_C_R)         0.009    -0.032    controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.164ns (14.798%)  route 0.944ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X8Y28          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.944     0.514    controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.877    -0.808    controller/Inst_ov7670_registers/CLK_25
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.211    -0.041    
    SLICE_X6Y26          FDRE (Hold_fdre_C_R)         0.009    -0.032    controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.164ns (14.798%)  route 0.944ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X8Y28          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.944     0.514    controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.877    -0.808    controller/Inst_ov7670_registers/CLK_25
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.211    -0.041    
    SLICE_X6Y26          FDRE (Hold_fdre_C_R)         0.009    -0.032    controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.164ns (14.798%)  route 0.944ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=337, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X8Y28          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.944     0.514    controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.877    -0.808    controller/Inst_ov7670_registers/CLK_25
    SLICE_X6Y26          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.211    -0.041    
    SLICE_X6Y26          FDRE (Hold_fdre_C_R)         0.009    -0.032    controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.546    





