Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 20:03:37 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_plan_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.521ns (22.592%)  route 1.785ns (77.408%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.581     1.322    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT3 (Prop_lut3_I1_O)        0.126     1.448 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6/O
                         net (fo=2, routed)           0.532     1.980    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6_n_0
    SLICE_X48Y176        LUT5 (Prop_lut5_I2_O)        0.054     2.034 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, routed)           0.672     2.706    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
    SLICE_X43Y175        LUT6 (Prop_lut6_I3_O)        0.137     2.843 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_1/O
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[2]
    SLICE_X43Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y175        FDRE (Setup_fdre_C_D)        0.033    10.508    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.521ns (23.606%)  route 1.686ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.581     1.322    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT3 (Prop_lut3_I1_O)        0.126     1.448 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6/O
                         net (fo=2, routed)           0.532     1.980    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6_n_0
    SLICE_X48Y176        LUT5 (Prop_lut5_I2_O)        0.054     2.034 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, routed)           0.573     2.607    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
    SLICE_X42Y175        LUT6 (Prop_lut6_I4_O)        0.137     2.744 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[53]_i_1/O
                         net (fo=1, routed)           0.000     2.744    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[1]
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X42Y175        FDRE (Setup_fdre_C_D)        0.064    10.539    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.425ns (21.682%)  route 1.535ns (78.318%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.478     1.219    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y177        LUT3 (Prop_lut3_I1_O)        0.126     1.345 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[48]_i_4/O
                         net (fo=2, routed)           0.439     1.784    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[48]_i_4_n_0
    SLICE_X47Y176        LUT5 (Prop_lut5_I1_O)        0.043     1.827 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[44]_i_2/O
                         net (fo=2, routed)           0.417     2.244    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[44]_i_2_n_0
    SLICE_X43Y175        LUT3 (Prop_lut3_I2_O)        0.052     2.296 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[36]_i_1/O
                         net (fo=1, routed)           0.201     2.497    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[37]
    SLICE_X43Y174        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y174        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[36]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y174        FDRE (Setup_fdre_C_D)       -0.111    10.364    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[36]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.511ns (24.065%)  route 1.612ns (75.935%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.604     1.345    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT5 (Prop_lut5_I3_O)        0.130     1.475 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3/O
                         net (fo=1, routed)           0.640     2.115    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3_n_0
    SLICE_X43Y175        LUT6 (Prop_lut6_I0_O)        0.134     2.249 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2/O
                         net (fo=3, routed)           0.368     2.617    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2_n_0
    SLICE_X42Y175        LUT5 (Prop_lut5_I1_O)        0.043     2.660 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[55]_i_1/O
                         net (fo=1, routed)           0.000     2.660    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[3]
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X42Y175        FDRE (Setup_fdre_C_D)        0.065    10.540    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.521ns (24.421%)  route 1.612ns (75.579%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.604     1.345    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT5 (Prop_lut5_I3_O)        0.130     1.475 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3/O
                         net (fo=1, routed)           0.640     2.115    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3_n_0
    SLICE_X43Y175        LUT6 (Prop_lut6_I0_O)        0.134     2.249 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2/O
                         net (fo=3, routed)           0.368     2.617    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2_n_0
    SLICE_X42Y175        LUT5 (Prop_lut5_I3_O)        0.053     2.670 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_1/O
                         net (fo=1, routed)           0.000     2.670    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[10]
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X42Y175        FDRE (Setup_fdre_C_D)        0.086    10.561    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.416ns (20.065%)  route 1.657ns (79.935%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.581     1.322    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT3 (Prop_lut3_I1_O)        0.126     1.448 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6/O
                         net (fo=2, routed)           0.544     1.993    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6_n_0
    SLICE_X46Y175        LUT6 (Prop_lut6_I2_O)        0.043     2.036 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[49]_i_3/O
                         net (fo=2, routed)           0.531     2.567    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[49]_i_3_n_0
    SLICE_X43Y175        LUT5 (Prop_lut5_I2_O)        0.043     2.610 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[41]_i_1/O
                         net (fo=1, routed)           0.000     2.610    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[42]
    SLICE_X43Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y175        FDRE (Setup_fdre_C_D)        0.034    10.509    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.424ns (20.372%)  route 1.657ns (79.628%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.581     1.322    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT3 (Prop_lut3_I1_O)        0.126     1.448 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6/O
                         net (fo=2, routed)           0.544     1.993    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6_n_0
    SLICE_X46Y175        LUT6 (Prop_lut6_I2_O)        0.043     2.036 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[49]_i_3/O
                         net (fo=2, routed)           0.531     2.567    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[49]_i_3_n_0
    SLICE_X43Y175        LUT5 (Prop_lut5_I2_O)        0.051     2.618 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[49]_i_1/O
                         net (fo=1, routed)           0.000     2.618    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[50]
    SLICE_X43Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X43Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[49]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y175        FDRE (Setup_fdre_C_D)        0.058    10.533    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[49]
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.529ns (25.133%)  route 1.576ns (74.867%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.581     1.322    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT3 (Prop_lut3_I1_O)        0.126     1.448 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6/O
                         net (fo=2, routed)           0.532     1.980    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6_n_0
    SLICE_X48Y176        LUT5 (Prop_lut5_I2_O)        0.054     2.034 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, routed)           0.462     2.497    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
    SLICE_X46Y175        LUT3 (Prop_lut3_I2_O)        0.145     2.642 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[37]_i_1/O
                         net (fo=1, routed)           0.000     2.642    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[38]
    SLICE_X46Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X46Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X46Y175        FDRE (Setup_fdre_C_D)        0.086    10.561    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.511ns (25.069%)  route 1.527ns (74.931%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.604     1.345    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT5 (Prop_lut5_I3_O)        0.130     1.475 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3/O
                         net (fo=1, routed)           0.640     2.115    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3_n_0
    SLICE_X43Y175        LUT6 (Prop_lut6_I0_O)        0.134     2.249 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2/O
                         net (fo=3, routed)           0.283     2.532    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2_n_0
    SLICE_X42Y175        LUT5 (Prop_lut5_I1_O)        0.043     2.575 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[56]_i_1/O
                         net (fo=1, routed)           0.000     2.575    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[4]
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X42Y175        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X42Y175        FDRE (Setup_fdre_C_D)        0.066    10.541    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.521ns (26.007%)  route 1.482ns (73.993%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y177        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y177        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[0]/Q
                         net (fo=27, routed)          0.581     1.322    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[0]
    SLICE_X46Y176        LUT3 (Prop_lut3_I1_O)        0.126     1.448 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6/O
                         net (fo=2, routed)           0.532     1.980    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_6_n_0
    SLICE_X48Y176        LUT5 (Prop_lut5_I2_O)        0.054     2.034 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, routed)           0.369     2.403    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
    SLICE_X48Y176        LUT6 (Prop_lut6_I5_O)        0.137     2.540 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[52]_i_1/O
                         net (fo=1, routed)           0.000     2.540    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[0]
    SLICE_X48Y176        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X48Y176        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X48Y176        FDRE (Setup_fdre_C_D)        0.034    10.509    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  7.969    




