# verification_environment
Implementation of a specific verification environment for three modules called counters A, B and C, in synthesized structural design. It corresponds to an assignment on verification and tests of the course Microelectronics: silicon systems, of the school of electrical engineering of the University of Costa Rica

## Ing. Brandon Esquivel Molina
# UCR

# How to run:
run ´$make all´ for the complete process
run ´$make v_tb´ to compile the testbench
run ´$make run´ for simulation and test

