---
title: "Verilog Sequential Multiplier"
excerpt: "Built a Verilog sequential multiplier with a data path and controller partition designed with finite state machine principles. Simulated with testbench in Vivado and implemented on a Basys 3 Artix-7 FPGA board.<br/><img src='/images/seq_mult.png'>"
collection: portfolio
---

<a href="https://github.com/JermYeWorm/sequential-multiplier">GitHub Repo</a>