Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: vedic16_x_16_signed_sc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vedic16_x_16_signed_sc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vedic16_x_16_signed_sc"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : vedic16_x_16_signed_sc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" into library work
Parsing module <vedic4_x_4_sc>.
WARNING:HDLCompiler:751 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" Line 31: Redeclaration of ansi port c is not allowed
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa8bit_sc.v" into library work
Parsing module <fa8bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa12bit_sc.v" into library work
Parsing module <fa12bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" into library work
Parsing module <vedic8_x_8_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa24bit_sc.v" into library work
Parsing module <fa24bit_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" into library work
Parsing module <vedic16_x_16_sc>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_32bit.v" into library work
Parsing module <twoscomplement_32bit>.
Analyzing Verilog file "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_16bit.v" into library work
Parsing module <twoscomplement_16bit>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\halfadder_sc.vhf" into library work
Parsing entity <halfadder_sc>.
Parsing architecture <BEHAVIORAL> of entity <halfadder_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fulladd_sc.vhf" into library work
Parsing entity <fulladd_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic2_x_2_sc.vhf" into library work
Parsing entity <halfadder_sc_MUSER_vedic2_x_2_sc>.
Parsing architecture <BEHAVIORAL> of entity <halfadder_sc_muser_vedic2_x_2_sc>.
Parsing entity <vedic2_x_2_sc>.
Parsing architecture <BEHAVIORAL> of entity <vedic2_x_2_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_6bit_sc.vhf" into library work
Parsing entity <fulladd_sc_MUSER_fa_6bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc_muser_fa_6bit_sc>.
Parsing entity <fa_6bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa_6bit_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_4bit_sc.vhf" into library work
Parsing entity <fulladd_sc_MUSER_fa_4bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc_muser_fa_4bit_sc>.
Parsing entity <fa_4bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa_4bit_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf" into library work
Parsing entity <fulladd_sc_MUSER_fa16bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fulladd_sc_muser_fa16bit_sc>.
Parsing entity <fa_4bit_sc_MUSER_fa16bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa_4bit_sc_muser_fa16bit_sc>.
Parsing entity <fa16bit_sc>.
Parsing architecture <BEHAVIORAL> of entity <fa16bit_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_signed_sc.vhf" into library work
Parsing entity <vedic16_x_16_signed_sc>.
Parsing architecture <BEHAVIORAL> of entity <vedic16_x_16_signed_sc>.
Parsing VHDL file "C:\Users\ron\Downloads\13.3\try2\finally_work\LSM.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_lsm>.
Parsing entity <datapath_lab5_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5_muser_lsm>.
Parsing entity <CONTROL_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_lsm>.
Parsing entity <LSM>.
Parsing architecture <BEHAVIORAL> of entity <lsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <vedic16_x_16_signed_sc> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module twoscomplement_32bit

Elaborating module <twoscomplement_32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module vedic16_x_16_sc

Elaborating module <vedic16_x_16_sc>.

Elaborating module <vedic8_x_8_sc>.

Elaborating module <vedic4_x_4_sc>.
Going to vhdl side to elaborate module vedic2_x_2_sc

Elaborating entity <vedic2_x_2_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <halfadder_sc_MUSER_vedic2_x_2_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vedic2_x_2_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vedic2_x_2_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vedic2_x_2_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc

Elaborating entity <fa_4bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fulladd_sc_MUSER_fa_4bit_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_6bit_sc

Elaborating entity <fa_6bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fulladd_sc_MUSER_fa_6bit_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_6bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 31: Size mismatch in connection of port <c>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 32: Size mismatch in connection of port <a>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 33: Size mismatch in connection of port <b>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 34: Size mismatch in connection of port <a>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <fa8bit_sc>.
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 43: Assignment to Cout0 ignored, since the identifier is never used

Elaborating module <fa12bit_sc>.
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
Going to vhdl side to elaborate module fa_4bit_sc
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 54: Assignment to Cout1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" Line 65: Assignment to Cout2 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 31: Size mismatch in connection of port <c>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 32: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 33: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 34: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
Going to vhdl side to elaborate module fa16bit_sc

Elaborating entity <fa16bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fa_4bit_sc_MUSER_fa16bit_sc> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <fulladd_sc_MUSER_fa16bit_sc> (architecture <BEHAVIORAL>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <fa24bit_sc>.
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 53: Assignment to Cout1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" Line 64: Assignment to Cout2 ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module twoscomplement_16bit

Elaborating module <twoscomplement_16bit>.
WARNING:HDLCompiler:413 - "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_16bit.v" Line 26: Result of 32-bit expression is truncated to fit in 16-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module twoscomplement_16bit
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vedic16_x_16_signed_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_signed_sc.vhf".
WARNING:Xst:647 - Input <a<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <vedic16_x_16_signed_sc> synthesized.

Synthesizing Unit <twoscomplement_32bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_32bit.v".
    Found 32-bit adder for signal <in_twos[31]_GND_7_o_add_1_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <twoscomplement_32bit> synthesized.

Synthesizing Unit <vedic16_x_16_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" line 38: Output port <Cout> of the instance <z5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" line 48: Output port <Cout> of the instance <z6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic16_x_16_sc.v" line 59: Output port <Cout> of the instance <z7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vedic16_x_16_sc> synthesized.

Synthesizing Unit <vedic8_x_8_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" line 38: Output port <Cout> of the instance <z5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" line 49: Output port <Cout> of the instance <z6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic8_x_8_sc.v" line 60: Output port <Cout> of the instance <z7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vedic8_x_8_sc> synthesized.

Synthesizing Unit <vedic4_x_4_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v".
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" line 48: Output port <Cout> of the instance <z5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" line 58: Output port <Cout> of the instance <z6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic4_x_4_sc.v" line 69: Output port <Cout> of the instance <z7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vedic4_x_4_sc> synthesized.

Synthesizing Unit <vedic2_x_2_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic2_x_2_sc.vhf".
    Summary:
	no macro.
Unit <vedic2_x_2_sc> synthesized.

Synthesizing Unit <halfadder_sc_MUSER_vedic2_x_2_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\vedic2_x_2_sc.vhf".
    Summary:
	no macro.
Unit <halfadder_sc_MUSER_vedic2_x_2_sc> synthesized.

Synthesizing Unit <fa_4bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_4bit_sc.vhf".
    Summary:
	no macro.
Unit <fa_4bit_sc> synthesized.

Synthesizing Unit <fulladd_sc_MUSER_fa_4bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_4bit_sc.vhf".
    Summary:
	no macro.
Unit <fulladd_sc_MUSER_fa_4bit_sc> synthesized.

Synthesizing Unit <fa_6bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_6bit_sc.vhf".
    Summary:
	no macro.
Unit <fa_6bit_sc> synthesized.

Synthesizing Unit <fulladd_sc_MUSER_fa_6bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa_6bit_sc.vhf".
    Summary:
	no macro.
Unit <fulladd_sc_MUSER_fa_6bit_sc> synthesized.

Synthesizing Unit <fa8bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa8bit_sc.v".
    Summary:
	no macro.
Unit <fa8bit_sc> synthesized.

Synthesizing Unit <fa12bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa12bit_sc.v".
    Summary:
	no macro.
Unit <fa12bit_sc> synthesized.

Synthesizing Unit <fa16bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf".
    Summary:
	no macro.
Unit <fa16bit_sc> synthesized.

Synthesizing Unit <fa_4bit_sc_MUSER_fa16bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf".
    Summary:
	no macro.
Unit <fa_4bit_sc_MUSER_fa16bit_sc> synthesized.

Synthesizing Unit <fulladd_sc_MUSER_fa16bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa16bit_sc.vhf".
    Summary:
	no macro.
Unit <fulladd_sc_MUSER_fa16bit_sc> synthesized.

Synthesizing Unit <fa24bit_sc>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\fa24bit_sc.v".
    Summary:
	no macro.
Unit <fa24bit_sc> synthesized.

Synthesizing Unit <twoscomplement_16bit>.
    Related source file is "C:\Users\ron\Downloads\13.3\try2\finally_work\twoscomplement_16bit.v".
    Found 32-bit adder for signal <GND_23_o_GND_23_o_add_1_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <twoscomplement_16bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vedic16_x_16_signed_sc> ...

Optimizing unit <twoscomplement_16bit> ...

Optimizing unit <twoscomplement_32bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vedic16_x_16_signed_sc, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vedic16_x_16_signed_sc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3008
#      AND2                        : 1280
#      GND                         : 1
#      INV                         : 61
#      LUT1                        : 2
#      LUT2                        : 3
#      LUT3                        : 62
#      MUXCY                       : 61
#      OR2                         : 448
#      VCC                         : 1
#      XOR2                        : 1025
#      XORCY                       : 64
# IO Buffers                       : 64
#      IBUF                        : 32
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                  128  out of  15032     0%  
    Number used as Logic:               128  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    128
   Number with an unused Flip Flop:     128  out of    128   100%  
   Number with an unused LUT:             0  out of    128     0%  
   Number of fully used LUT-FF pairs:     0  out of    128     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          96
 Number of bonded IOBs:                  64  out of    186    34%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 113.258ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18729775080 / 32
-------------------------------------------------------------------------
Delay:               113.258ns (Levels of Logic = 82)
  Source:            a<0> (PAD)
  Destination:       res<31> (PAD)

  Data Path: a<0> to res<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.726  a_0_IBUF (a_0_IBUF)
     LUT1:I0->O            1   0.254   0.000  XLXI_12/Madd_GND_23_o_GND_23_o_add_1_OUT_cy<0>_rt (XLXI_12/Madd_GND_23_o_GND_23_o_add_1_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  XLXI_12/Madd_GND_23_o_GND_23_o_add_1_OUT_cy<0> (XLXI_12/Madd_GND_23_o_GND_23_o_add_1_OUT_cy<0>)
     XORCY:CI->O           1   0.206   0.682  XLXI_12/Madd_GND_23_o_GND_23_o_add_1_OUT_xor<1> (XLXI_12/GND_23_o_GND_23_o_add_1_OUT<1>)
     LUT3:I2->O           16   0.254   1.612  XLXI_12/Mmux_n000481 (XLXN_17<1>)
     AND2:I1->O            2   0.279   1.181  XLXI_11/z1/z1/z1/XLXI_2 (XLXI_11/z1/z1/z1/XLXN_24)
     AND2:I0->O            2   0.254   1.156  XLXI_11/z1/z1/z1/XLXI_5/XLXI_1 (XLXI_11/z1/z1/z1/XLXN_19)
     XOR2:I1->O            2   0.279   1.181  XLXI_11/z1/z1/z1/XLXI_6/XLXI_2 (XLXI_11/z1/z1/q0<2>)
     XOR2:I0->O            2   0.254   1.181  XLXI_11/z1/z1/z5/XLXI_1/XLXI_5 (XLXI_11/z1/z1/z5/XLXI_1/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_11/z1/z1/z5/XLXI_1/XLXI_2 (XLXI_11/z1/z1/z5/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z1/z1/z5/XLXI_1/XLXI_4 (XLXI_11/z1/z1/z5/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z1/z1/z5/XLXI_2/XLXI_2 (XLXI_11/z1/z1/z5/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z1/z1/z5/XLXI_2/XLXI_4 (XLXI_11/z1/z1/z5/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z1/z1/z5/XLXI_3/XLXI_2 (XLXI_11/z1/z1/z5/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_11/z1/z1/z5/XLXI_3/XLXI_4 (XLXI_11/z1/z1/z5/Carry2)
     XOR2:I0->O            2   0.254   1.156  XLXI_11/z1/z1/z5/XLXI_4/XLXI_1 (XLXI_11/z1/z1/q4<3>)
     XOR2:I1->O            2   0.279   1.181  XLXI_11/z1/z1/z7/XLXI_4/XLXI_5 (XLXI_11/z1/z1/z7/XLXI_4/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_11/z1/z1/z7/XLXI_4/XLXI_2 (XLXI_11/z1/z1/z7/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z1/z1/z7/XLXI_4/XLXI_4 (XLXI_11/z1/z1/z7/carry3)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z1/z1/z7/XLXI_5/XLXI_2 (XLXI_11/z1/z1/z7/XLXI_5/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_11/z1/z1/z7/XLXI_5/XLXI_4 (XLXI_11/z1/z1/z7/carry4)
     XOR2:I0->O            2   0.254   1.181  XLXI_11/z1/z1/z7/XLXI_6/XLXI_1 (XLXI_11/z1/n0010<7>)
     XOR2:I0->O            2   0.254   1.156  XLXI_11/z1/z5/lower_4bit/XLXI_4/XLXI_5 (XLXI_11/z1/z5/lower_4bit/XLXI_4/a_xor_b)
     XOR2:I1->O            2   0.279   1.156  XLXI_11/z1/z5/lower_4bit/XLXI_4/XLXI_1 (XLXI_11/z1/q4<3>)
     XOR2:I1->O            2   0.279   1.181  XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXI_5 (XLXI_11/z1/z7/lower_4bit/XLXI_4/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXI_2 (XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_11/z1/z7/lower_4bit/XLXI_4/XLXI_4 (XLXI_11/z1/z7/carry4)
     XOR2:I0->O            2   0.254   1.181  XLXI_11/z1/z7/middle_4bit/XLXI_1/XLXI_1 (XLXI_11/n0010<8>)
     XOR2:I0->O            2   0.254   1.181  XLXI_11/z5/XLXI_1/XLXI_1/XLXI_5 (XLXI_11/z5/XLXI_1/XLXI_1/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_11/z5/XLXI_1/XLXI_1/XLXI_2 (XLXI_11/z5/XLXI_1/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_1/XLXI_1/XLXI_4 (XLXI_11/z5/XLXI_1/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_1/XLXI_2/XLXI_2 (XLXI_11/z5/XLXI_1/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_1/XLXI_2/XLXI_4 (XLXI_11/z5/XLXI_1/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_1/XLXI_3/XLXI_2 (XLXI_11/z5/XLXI_1/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_1/XLXI_3/XLXI_4 (XLXI_11/z5/XLXI_1/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_1/XLXI_4/XLXI_2 (XLXI_11/z5/XLXI_1/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_1/XLXI_4/XLXI_4 (XLXI_11/z5/carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_2/XLXI_1/XLXI_2 (XLXI_11/z5/XLXI_2/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_2/XLXI_1/XLXI_4 (XLXI_11/z5/XLXI_2/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_2/XLXI_2/XLXI_2 (XLXI_11/z5/XLXI_2/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_2/XLXI_2/XLXI_4 (XLXI_11/z5/XLXI_2/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_2/XLXI_3/XLXI_2 (XLXI_11/z5/XLXI_2/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_2/XLXI_3/XLXI_4 (XLXI_11/z5/XLXI_2/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_2/XLXI_4/XLXI_2 (XLXI_11/z5/XLXI_2/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_2/XLXI_4/XLXI_4 (XLXI_11/z5/carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_3/XLXI_1/XLXI_2 (XLXI_11/z5/XLXI_3/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_3/XLXI_1/XLXI_4 (XLXI_11/z5/XLXI_3/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_3/XLXI_2/XLXI_2 (XLXI_11/z5/XLXI_3/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_3/XLXI_2/XLXI_4 (XLXI_11/z5/XLXI_3/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_3/XLXI_3/XLXI_2 (XLXI_11/z5/XLXI_3/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_3/XLXI_3/XLXI_4 (XLXI_11/z5/XLXI_3/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_3/XLXI_4/XLXI_2 (XLXI_11/z5/XLXI_3/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_3/XLXI_4/XLXI_4 (XLXI_11/z5/carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_4/XLXI_1/XLXI_2 (XLXI_11/z5/XLXI_4/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_4/XLXI_1/XLXI_4 (XLXI_11/z5/XLXI_4/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_4/XLXI_2/XLXI_2 (XLXI_11/z5/XLXI_4/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z5/XLXI_4/XLXI_2/XLXI_4 (XLXI_11/z5/XLXI_4/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z5/XLXI_4/XLXI_3/XLXI_2 (XLXI_11/z5/XLXI_4/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_11/z5/XLXI_4/XLXI_3/XLXI_4 (XLXI_11/z5/XLXI_4/Carry2)
     XOR2:I0->O            2   0.254   1.156  XLXI_11/z5/XLXI_4/XLXI_4/XLXI_1 (XLXI_11/q4<15>)
     XOR2:I1->O            2   0.279   1.181  XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXI_5 (XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/a_xor_b)
     AND2:I0->O            1   0.254   1.112  XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXI_2 (XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/lower_4bit/XLXI_4/XLXI_4 (XLXI_11/z7/upper_12bit/carry4)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_1/XLXI_2 (XLXI_11/z7/upper_12bit/middle_4bit/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_1/XLXI_4 (XLXI_11/z7/upper_12bit/middle_4bit/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_2/XLXI_2 (XLXI_11/z7/upper_12bit/middle_4bit/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_2/XLXI_4 (XLXI_11/z7/upper_12bit/middle_4bit/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_3/XLXI_2 (XLXI_11/z7/upper_12bit/middle_4bit/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_3/XLXI_4 (XLXI_11/z7/upper_12bit/middle_4bit/Carry2)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_4/XLXI_2 (XLXI_11/z7/upper_12bit/middle_4bit/XLXI_4/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/middle_4bit/XLXI_4/XLXI_4 (XLXI_11/z7/upper_12bit/carry8)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_1/XLXI_2 (XLXI_11/z7/upper_12bit/upper_4bit/XLXI_1/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_1/XLXI_4 (XLXI_11/z7/upper_12bit/upper_4bit/Carry0)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_2/XLXI_2 (XLXI_11/z7/upper_12bit/upper_4bit/XLXI_2/XLXN_19)
     OR2:I1->O             2   0.279   1.156  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_2/XLXI_4 (XLXI_11/z7/upper_12bit/upper_4bit/Carry1)
     AND2:I1->O            1   0.279   1.112  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_3/XLXI_2 (XLXI_11/z7/upper_12bit/upper_4bit/XLXI_3/XLXN_19)
     OR2:I1->O             2   0.279   1.181  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_3/XLXI_4 (XLXI_11/z7/upper_12bit/upper_4bit/Carry2)
     XOR2:I0->O            2   0.254   0.725  XLXI_11/z7/upper_12bit/upper_4bit/XLXI_4/XLXI_1 (c<31>)
     INV:I->O              0   0.255   0.000  XLXI_3/n0007<31>1_INV_0 (XLXI_3/n0007<31>)
     XORCY:LI->O           1   0.149   0.682  XLXI_3/Madd_in_twos[31]_GND_7_o_add_1_OUT_xor<31> (XLXI_3/in_twos[31]_GND_7_o_add_1_OUT<31>)
     LUT3:I2->O            1   0.254   0.681  XLXI_3/Mmux_out_twos251 (res_31_OBUF)
     OBUF:I->O                 2.912          res_31_OBUF (res<31>)
    ----------------------------------------
    Total                    113.258ns (25.844ns logic, 87.414ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.34 secs
 
--> 

Total memory usage is 4520492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    9 (   0 filtered)

