$date
	Sun Feb  2 20:06:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_sim $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module counter_inst $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#50
1"
#100
0"
1#
#150
b1 !
b1 $
1"
#200
b0 !
b0 $
0"
0#
#250
1"
#300
0"
