Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan  2 21:13:48 2024
| Host         : RamBo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file combine_control_sets_placed.rpt
| Design       : combine
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            2 |
|     10 |            4 |
|     12 |            6 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |            7 |
| Yes          | No                    | No                     |             122 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             158 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+---------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | alarm/al_on                |                     |                1 |              2 |
|  clk_IBUF_BUFG | counting/timeout_on        |                     |                1 |              2 |
|  clk_IBUF_BUFG | mode_controller[3]_i_2_n_0 | mode_controller     |                1 |              8 |
|  clk_IBUF_BUFG | led1_reg[1]_i_2_n_0        | led1_reg[2]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | dc/e1/E[0]                 |                     |                3 |             10 |
|  clk_IBUF_BUFG | dc/e2/counthr_reg[4][0]    |                     |                1 |             10 |
|  clk_IBUF_BUFG | dc/e2/a_hr_reg[4]_0[0]     |                     |                1 |             10 |
|  clk_IBUF_BUFG | dc/e2/mm_reg[4][0]         |                     |                3 |             10 |
|  clk_IBUF_BUFG | dc/e1/a_min_reg[5][0]      |                     |                2 |             12 |
|  clk_IBUF_BUFG | dc/e1/countsec_reg[5]_0[0] |                     |                2 |             12 |
|  clk_IBUF_BUFG | dc/e2/dd_reg[5][0]         |                     |                4 |             12 |
|  clk_IBUF_BUFG | dc/e2/countmin_reg[5][0]   |                     |                2 |             12 |
|  clk_IBUF_BUFG | dc/e2/E[0]                 |                     |                4 |             12 |
|  clk_IBUF_BUFG | get/sec_reg[5][0]          | dc/e2/SR[0]         |                3 |             12 |
|  clk_IBUF_BUFG | led1_reg[1]_i_2_n_0        |                     |                8 |             18 |
|  clk_IBUF_BUFG | led1_reg[1]_i_2_n_0        | led1_reg[1]_i_1_n_0 |                4 |             18 |
|  clk_IBUF_BUFG |                            |                     |               13 |             26 |
|  clk_IBUF_BUFG |                            | get/clear           |                7 |             56 |
|  clk_IBUF_BUFG | alarm/al_on                | alert/counter_red   |                7 |             56 |
|  clk_IBUF_BUFG | counting/timeout_on        | alert/counter_blue  |                7 |             56 |
+----------------+----------------------------+---------------------+------------------+----------------+


