
mouse2019_check.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000748c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800761c  0800761c  0001761c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076fc  080076fc  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080076fc  080076fc  000176fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007704  08007704  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007704  08007704  00017704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007708  08007708  00017708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800770c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000090c  20000078  08007784  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000984  08007784  00020984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee04  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f65  00000000  00000000  0002eeac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f30  00000000  00000000  00030e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e50  00000000  00000000  00031d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020bdb  00000000  00000000  00032b98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a952  00000000  00000000  00053773  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c5f90  00000000  00000000  0005e0c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00124055  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004aa8  00000000  00000000  001240d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007604 	.word	0x08007604

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08007604 	.word	0x08007604

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b972 	b.w	8000ee4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	4688      	mov	r8, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14b      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4615      	mov	r5, r2
 8000c2a:	d967      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0720 	rsb	r7, r2, #32
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c3e:	4095      	lsls	r5, r2
 8000c40:	ea47 0803 	orr.w	r8, r7, r3
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c50:	fa1f fc85 	uxth.w	ip, r5
 8000c54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18eb      	adds	r3, r5, r3
 8000c66:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c6a:	f080 811b 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8118 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000c74:	3f02      	subs	r7, #2
 8000c76:	442b      	add	r3, r5
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8c:	45a4      	cmp	ip, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	192c      	adds	r4, r5, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8107 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	f240 8104 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	442c      	add	r4, r5
 8000ca4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca8:	eba4 040c 	sub.w	r4, r4, ip
 8000cac:	2700      	movs	r7, #0
 8000cae:	b11e      	cbz	r6, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0xbe>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80eb 	beq.w	8000e9e <__udivmoddi4+0x286>
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e9c6 0100 	strd	r0, r1, [r6]
 8000cce:	4638      	mov	r0, r7
 8000cd0:	4639      	mov	r1, r7
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f783 	clz	r7, r3
 8000cda:	2f00      	cmp	r7, #0
 8000cdc:	d147      	bne.n	8000d6e <__udivmoddi4+0x156>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xd0>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80fa 	bhi.w	8000edc <__udivmoddi4+0x2c4>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0303 	sbc.w	r3, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d0e0      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000cf6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cfa:	e7dd      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000cfc:	b902      	cbnz	r2, 8000d00 <__udivmoddi4+0xe8>
 8000cfe:	deff      	udf	#255	; 0xff
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f040 808f 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d0a:	1b49      	subs	r1, r1, r5
 8000d0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d10:	fa1f f885 	uxth.w	r8, r5
 8000d14:	2701      	movs	r7, #1
 8000d16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d24:	fb08 f10c 	mul.w	r1, r8, ip
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2c:	18eb      	adds	r3, r5, r3
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4299      	cmp	r1, r3
 8000d36:	f200 80cd 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x14c>
 8000d54:	192c      	adds	r4, r5, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x14a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80b6 	bhi.w	8000ece <__udivmoddi4+0x2b6>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e79f      	b.n	8000cae <__udivmoddi4+0x96>
 8000d6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d72:	40bb      	lsls	r3, r7
 8000d74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d8c:	4325      	orrs	r5, r4
 8000d8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d92:	0c2c      	lsrs	r4, r5, #16
 8000d94:	fb08 3319 	mls	r3, r8, r9, r3
 8000d98:	fa1f fa8e 	uxth.w	sl, lr
 8000d9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000da0:	fb09 f40a 	mul.w	r4, r9, sl
 8000da4:	429c      	cmp	r4, r3
 8000da6:	fa02 f207 	lsl.w	r2, r2, r7
 8000daa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1e 0303 	adds.w	r3, lr, r3
 8000db4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db8:	f080 8087 	bcs.w	8000eca <__udivmoddi4+0x2b2>
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	f240 8084 	bls.w	8000eca <__udivmoddi4+0x2b2>
 8000dc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc6:	4473      	add	r3, lr
 8000dc8:	1b1b      	subs	r3, r3, r4
 8000dca:	b2ad      	uxth	r5, r5
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ddc:	45a2      	cmp	sl, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1e 0404 	adds.w	r4, lr, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	d26b      	bcs.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dea:	45a2      	cmp	sl, r4
 8000dec:	d969      	bls.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4474      	add	r4, lr
 8000df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfa:	eba4 040a 	sub.w	r4, r4, sl
 8000dfe:	454c      	cmp	r4, r9
 8000e00:	46c2      	mov	sl, r8
 8000e02:	464b      	mov	r3, r9
 8000e04:	d354      	bcc.n	8000eb0 <__udivmoddi4+0x298>
 8000e06:	d051      	beq.n	8000eac <__udivmoddi4+0x294>
 8000e08:	2e00      	cmp	r6, #0
 8000e0a:	d069      	beq.n	8000ee0 <__udivmoddi4+0x2c8>
 8000e0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e10:	eb64 0403 	sbc.w	r4, r4, r3
 8000e14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	40fc      	lsrs	r4, r7
 8000e1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e20:	e9c6 5400 	strd	r5, r4, [r6]
 8000e24:	2700      	movs	r7, #0
 8000e26:	e747      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e30:	4095      	lsls	r5, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	fa21 f303 	lsr.w	r3, r1, r3
 8000e3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e3e:	4338      	orrs	r0, r7
 8000e40:	0c01      	lsrs	r1, r0, #16
 8000e42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e46:	fa1f f885 	uxth.w	r8, r5
 8000e4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb07 f308 	mul.w	r3, r7, r8
 8000e56:	428b      	cmp	r3, r1
 8000e58:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x256>
 8000e5e:	1869      	adds	r1, r5, r1
 8000e60:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e64:	d22f      	bcs.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d92d      	bls.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e6a:	3f02      	subs	r7, #2
 8000e6c:	4429      	add	r1, r5
 8000e6e:	1acb      	subs	r3, r1, r3
 8000e70:	b281      	uxth	r1, r0
 8000e72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb00 f308 	mul.w	r3, r0, r8
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x27e>
 8000e86:	1869      	adds	r1, r5, r1
 8000e88:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e8c:	d217      	bcs.n	8000ebe <__udivmoddi4+0x2a6>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d915      	bls.n	8000ebe <__udivmoddi4+0x2a6>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4429      	add	r1, r5
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e9c:	e73b      	b.n	8000d16 <__udivmoddi4+0xfe>
 8000e9e:	4637      	mov	r7, r6
 8000ea0:	4630      	mov	r0, r6
 8000ea2:	e709      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea4:	4607      	mov	r7, r0
 8000ea6:	e6e7      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6fb      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000eac:	4541      	cmp	r1, r8
 8000eae:	d2ab      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb8:	3801      	subs	r0, #1
 8000eba:	4613      	mov	r3, r2
 8000ebc:	e7a4      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ebe:	4660      	mov	r0, ip
 8000ec0:	e7e9      	b.n	8000e96 <__udivmoddi4+0x27e>
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	e795      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec6:	4667      	mov	r7, ip
 8000ec8:	e7d1      	b.n	8000e6e <__udivmoddi4+0x256>
 8000eca:	4681      	mov	r9, r0
 8000ecc:	e77c      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	442c      	add	r4, r5
 8000ed2:	e747      	b.n	8000d64 <__udivmoddi4+0x14c>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	442b      	add	r3, r5
 8000eda:	e72f      	b.n	8000d3c <__udivmoddi4+0x124>
 8000edc:	4638      	mov	r0, r7
 8000ede:	e708      	b.n	8000cf2 <__udivmoddi4+0xda>
 8000ee0:	4637      	mov	r7, r6
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0xa0>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eec:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <HAL_Init+0x40>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <HAL_Init+0x40>)
 8000ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef8:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x40>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HAL_Init+0x40>)
 8000efe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_Init+0x40>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <HAL_Init+0x40>)
 8000f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f10:	2003      	movs	r0, #3
 8000f12:	f000 fd07 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f16:	2000      	movs	r0, #0
 8000f18:	f000 f808 	bl	8000f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f1c:	f004 fe94 	bl	8005c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f34:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <HAL_InitTick+0x54>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x58>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fd1f 	bl	800198e <HAL_SYSTICK_Config>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e00e      	b.n	8000f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	d80a      	bhi.n	8000f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f60:	2200      	movs	r2, #0
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	f04f 30ff 	mov.w	r0, #4294967295
 8000f68:	f000 fce7 	bl	800193a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f6c:	4a06      	ldr	r2, [pc, #24]	; (8000f88 <HAL_InitTick+0x5c>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e000      	b.n	8000f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	2000000c 	.word	0x2000000c
 8000f84:	20000004 	.word	0x20000004
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <HAL_IncTick+0x20>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4a04      	ldr	r2, [pc, #16]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f9e:	6013      	str	r3, [r2, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	200000fc 	.word	0x200000fc

08000fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <HAL_GetTick+0x14>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	200000fc 	.word	0x200000fc

08000fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd4:	f7ff ffee 	bl	8000fb4 <HAL_GetTick>
 8000fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fe4:	d005      	beq.n	8000ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_Delay+0x40>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4413      	add	r3, r2
 8000ff0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ff2:	bf00      	nop
 8000ff4:	f7ff ffde 	bl	8000fb4 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	429a      	cmp	r2, r3
 8001002:	d8f7      	bhi.n	8000ff4 <HAL_Delay+0x28>
  {
  }
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000004 	.word	0x20000004

08001010 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e033      	b.n	800108e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	2b00      	cmp	r3, #0
 800102c:	d109      	bne.n	8001042 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f004 fe32 	bl	8005c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	f003 0310 	and.w	r3, r3, #16
 800104a:	2b00      	cmp	r3, #0
 800104c:	d118      	bne.n	8001080 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001056:	f023 0302 	bic.w	r3, r3, #2
 800105a:	f043 0202 	orr.w	r2, r3, #2
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 fa92 	bl	800158c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	f023 0303 	bic.w	r3, r3, #3
 8001076:	f043 0201 	orr.w	r2, r3, #1
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	641a      	str	r2, [r3, #64]	; 0x40
 800107e:	e001      	b.n	8001084 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800108c:	7bfb      	ldrb	r3, [r7, #15]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d101      	bne.n	80010b2 <HAL_ADC_Start+0x1a>
 80010ae:	2302      	movs	r3, #2
 80010b0:	e0a5      	b.n	80011fe <HAL_ADC_Start+0x166>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2201      	movs	r2, #1
 80010b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d018      	beq.n	80010fa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0201 	orr.w	r2, r2, #1
 80010d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010d8:	4b4c      	ldr	r3, [pc, #304]	; (800120c <HAL_ADC_Start+0x174>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a4c      	ldr	r2, [pc, #304]	; (8001210 <HAL_ADC_Start+0x178>)
 80010de:	fba2 2303 	umull	r2, r3, r2, r3
 80010e2:	0c9a      	lsrs	r2, r3, #18
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80010ec:	e002      	b.n	80010f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	3b01      	subs	r3, #1
 80010f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f9      	bne.n	80010ee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	2b01      	cmp	r3, #1
 8001106:	d179      	bne.n	80011fc <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001126:	2b00      	cmp	r3, #0
 8001128:	d007      	beq.n	800113a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001132:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001146:	d106      	bne.n	8001156 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	f023 0206 	bic.w	r2, r3, #6
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	645a      	str	r2, [r3, #68]	; 0x44
 8001154:	e002      	b.n	800115c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001164:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <HAL_ADC_Start+0x17c>)
 8001166:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001170:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 031f 	and.w	r3, r3, #31
 800117a:	2b00      	cmp	r3, #0
 800117c:	d12a      	bne.n	80011d4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a25      	ldr	r2, [pc, #148]	; (8001218 <HAL_ADC_Start+0x180>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d015      	beq.n	80011b4 <HAL_ADC_Start+0x11c>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a23      	ldr	r2, [pc, #140]	; (800121c <HAL_ADC_Start+0x184>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d105      	bne.n	800119e <HAL_ADC_Start+0x106>
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <HAL_ADC_Start+0x17c>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 031f 	and.w	r3, r3, #31
 800119a:	2b00      	cmp	r3, #0
 800119c:	d00a      	beq.n	80011b4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <HAL_ADC_Start+0x188>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d129      	bne.n	80011fc <HAL_ADC_Start+0x164>
 80011a8:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <HAL_ADC_Start+0x17c>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f003 031f 	and.w	r3, r3, #31
 80011b0:	2b0f      	cmp	r3, #15
 80011b2:	d823      	bhi.n	80011fc <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d11c      	bne.n	80011fc <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	e013      	b.n	80011fc <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <HAL_ADC_Start+0x180>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d10e      	bne.n	80011fc <HAL_ADC_Start+0x164>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d107      	bne.n	80011fc <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011fa:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	2000000c 	.word	0x2000000c
 8001210:	431bde83 	.word	0x431bde83
 8001214:	40012300 	.word	0x40012300
 8001218:	40012000 	.word	0x40012000
 800121c:	40012100 	.word	0x40012100
 8001220:	40012200 	.word	0x40012200

08001224 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800123c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001240:	d113      	bne.n	800126a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800124c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001250:	d10b      	bne.n	800126a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f043 0220 	orr.w	r2, r3, #32
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e05c      	b.n	8001324 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800126a:	f7ff fea3 	bl	8000fb4 <HAL_GetTick>
 800126e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001270:	e01a      	b.n	80012a8 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001278:	d016      	beq.n	80012a8 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d007      	beq.n	8001290 <HAL_ADC_PollForConversion+0x6c>
 8001280:	f7ff fe98 	bl	8000fb4 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d20b      	bcs.n	80012a8 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001294:	f043 0204 	orr.w	r2, r3, #4
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e03d      	b.n	8001324 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d1dd      	bne.n	8001272 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f06f 0212 	mvn.w	r2, #18
 80012be:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d123      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d11f      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d006      	beq.n	80012fe <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d111      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d105      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f043 0201 	orr.w	r2, r3, #1
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800133a:	4618      	mov	r0, r3
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_ADC_ConfigChannel+0x1c>
 8001360:	2302      	movs	r3, #2
 8001362:	e105      	b.n	8001570 <HAL_ADC_ConfigChannel+0x228>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2201      	movs	r2, #1
 8001368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b09      	cmp	r3, #9
 8001372:	d925      	bls.n	80013c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68d9      	ldr	r1, [r3, #12]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	b29b      	uxth	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	4613      	mov	r3, r2
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4413      	add	r3, r2
 8001388:	3b1e      	subs	r3, #30
 800138a:	2207      	movs	r2, #7
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43da      	mvns	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	400a      	ands	r2, r1
 8001398:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	68d9      	ldr	r1, [r3, #12]
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	4603      	mov	r3, r0
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4403      	add	r3, r0
 80013b2:	3b1e      	subs	r3, #30
 80013b4:	409a      	lsls	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	430a      	orrs	r2, r1
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	e022      	b.n	8001406 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6919      	ldr	r1, [r3, #16]
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	461a      	mov	r2, r3
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	2207      	movs	r2, #7
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43da      	mvns	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	400a      	ands	r2, r1
 80013e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6919      	ldr	r1, [r3, #16]
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	689a      	ldr	r2, [r3, #8]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4618      	mov	r0, r3
 80013f6:	4603      	mov	r3, r0
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4403      	add	r3, r0
 80013fc:	409a      	lsls	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b06      	cmp	r3, #6
 800140c:	d824      	bhi.n	8001458 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685a      	ldr	r2, [r3, #4]
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	3b05      	subs	r3, #5
 8001420:	221f      	movs	r2, #31
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	43da      	mvns	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	400a      	ands	r2, r1
 800142e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	b29b      	uxth	r3, r3
 800143c:	4618      	mov	r0, r3
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	3b05      	subs	r3, #5
 800144a:	fa00 f203 	lsl.w	r2, r0, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	430a      	orrs	r2, r1
 8001454:	635a      	str	r2, [r3, #52]	; 0x34
 8001456:	e04c      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2b0c      	cmp	r3, #12
 800145e:	d824      	bhi.n	80014aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	3b23      	subs	r3, #35	; 0x23
 8001472:	221f      	movs	r2, #31
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	43da      	mvns	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	400a      	ands	r2, r1
 8001480:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	b29b      	uxth	r3, r3
 800148e:	4618      	mov	r0, r3
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	3b23      	subs	r3, #35	; 0x23
 800149c:	fa00 f203 	lsl.w	r2, r0, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	631a      	str	r2, [r3, #48]	; 0x30
 80014a8:	e023      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	3b41      	subs	r3, #65	; 0x41
 80014bc:	221f      	movs	r2, #31
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43da      	mvns	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	400a      	ands	r2, r1
 80014ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	3b41      	subs	r3, #65	; 0x41
 80014e6:	fa00 f203 	lsl.w	r2, r0, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	430a      	orrs	r2, r1
 80014f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014f2:	4b22      	ldr	r3, [pc, #136]	; (800157c <HAL_ADC_ConfigChannel+0x234>)
 80014f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a21      	ldr	r2, [pc, #132]	; (8001580 <HAL_ADC_ConfigChannel+0x238>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d109      	bne.n	8001514 <HAL_ADC_ConfigChannel+0x1cc>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b12      	cmp	r3, #18
 8001506:	d105      	bne.n	8001514 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a19      	ldr	r2, [pc, #100]	; (8001580 <HAL_ADC_ConfigChannel+0x238>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d123      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x21e>
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b10      	cmp	r3, #16
 8001524:	d003      	beq.n	800152e <HAL_ADC_ConfigChannel+0x1e6>
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b11      	cmp	r3, #17
 800152c:	d11b      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b10      	cmp	r3, #16
 8001540:	d111      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <HAL_ADC_ConfigChannel+0x23c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a10      	ldr	r2, [pc, #64]	; (8001588 <HAL_ADC_ConfigChannel+0x240>)
 8001548:	fba2 2303 	umull	r2, r3, r2, r3
 800154c:	0c9a      	lsrs	r2, r3, #18
 800154e:	4613      	mov	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4413      	add	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001558:	e002      	b.n	8001560 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	3b01      	subs	r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1f9      	bne.n	800155a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	40012300 	.word	0x40012300
 8001580:	40012000 	.word	0x40012000
 8001584:	2000000c 	.word	0x2000000c
 8001588:	431bde83 	.word	0x431bde83

0800158c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001594:	4b79      	ldr	r3, [pc, #484]	; (800177c <ADC_Init+0x1f0>)
 8001596:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	431a      	orrs	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6859      	ldr	r1, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	021a      	lsls	r2, r3, #8
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6859      	ldr	r1, [r3, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	430a      	orrs	r2, r1
 80015f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001606:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6899      	ldr	r1, [r3, #8]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	430a      	orrs	r2, r1
 8001618:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	4a58      	ldr	r2, [pc, #352]	; (8001780 <ADC_Init+0x1f4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d022      	beq.n	800166a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001632:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6899      	ldr	r1, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001654:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6899      	ldr	r1, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	430a      	orrs	r2, r1
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	e00f      	b.n	800168a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001678:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001688:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 0202 	bic.w	r2, r2, #2
 8001698:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6899      	ldr	r1, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	7e1b      	ldrb	r3, [r3, #24]
 80016a4:	005a      	lsls	r2, r3, #1
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d01b      	beq.n	80016f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6859      	ldr	r1, [r3, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	3b01      	subs	r3, #1
 80016e4:	035a      	lsls	r2, r3, #13
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	430a      	orrs	r2, r1
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	e007      	b.n	8001700 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800170e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	3b01      	subs	r3, #1
 800171c:	051a      	lsls	r2, r3, #20
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	430a      	orrs	r2, r1
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6899      	ldr	r1, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001742:	025a      	lsls	r2, r3, #9
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800175a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	6899      	ldr	r1, [r3, #8]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	029a      	lsls	r2, r3, #10
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	609a      	str	r2, [r3, #8]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40012300 	.word	0x40012300
 8001780:	0f000001 	.word	0x0f000001

08001784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001794:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017a0:	4013      	ands	r3, r2
 80017a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017b6:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	60d3      	str	r3, [r2, #12]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <__NVIC_GetPriorityGrouping+0x18>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	0a1b      	lsrs	r3, r3, #8
 80017d6:	f003 0307 	and.w	r3, r3, #7
}
 80017da:	4618      	mov	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	db0b      	blt.n	8001812 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f003 021f 	and.w	r2, r3, #31
 8001800:	4907      	ldr	r1, [pc, #28]	; (8001820 <__NVIC_EnableIRQ+0x38>)
 8001802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001806:	095b      	lsrs	r3, r3, #5
 8001808:	2001      	movs	r0, #1
 800180a:	fa00 f202 	lsl.w	r2, r0, r2
 800180e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e100 	.word	0xe000e100

08001824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	6039      	str	r1, [r7, #0]
 800182e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001834:	2b00      	cmp	r3, #0
 8001836:	db0a      	blt.n	800184e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	b2da      	uxtb	r2, r3
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <__NVIC_SetPriority+0x4c>)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	0112      	lsls	r2, r2, #4
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	440b      	add	r3, r1
 8001848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800184c:	e00a      	b.n	8001864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	b2da      	uxtb	r2, r3
 8001852:	4908      	ldr	r1, [pc, #32]	; (8001874 <__NVIC_SetPriority+0x50>)
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	3b04      	subs	r3, #4
 800185c:	0112      	lsls	r2, r2, #4
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	440b      	add	r3, r1
 8001862:	761a      	strb	r2, [r3, #24]
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001878:	b480      	push	{r7}
 800187a:	b089      	sub	sp, #36	; 0x24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f1c3 0307 	rsb	r3, r3, #7
 8001892:	2b04      	cmp	r3, #4
 8001894:	bf28      	it	cs
 8001896:	2304      	movcs	r3, #4
 8001898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	3304      	adds	r3, #4
 800189e:	2b06      	cmp	r3, #6
 80018a0:	d902      	bls.n	80018a8 <NVIC_EncodePriority+0x30>
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3b03      	subs	r3, #3
 80018a6:	e000      	b.n	80018aa <NVIC_EncodePriority+0x32>
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	f04f 32ff 	mov.w	r2, #4294967295
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43da      	mvns	r2, r3
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	401a      	ands	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c0:	f04f 31ff 	mov.w	r1, #4294967295
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ca:	43d9      	mvns	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d0:	4313      	orrs	r3, r2
         );
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3724      	adds	r7, #36	; 0x24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f7ff ff8e 	bl	8001824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff29 	bl	8001784 <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800194c:	f7ff ff3e 	bl	80017cc <__NVIC_GetPriorityGrouping>
 8001950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f7ff ff8e 	bl	8001878 <NVIC_EncodePriority>
 800195c:	4602      	mov	r2, r0
 800195e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001962:	4611      	mov	r1, r2
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff5d 	bl	8001824 <__NVIC_SetPriority>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	4603      	mov	r3, r0
 800197a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800197c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff31 	bl	80017e8 <__NVIC_EnableIRQ>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f7ff ffa2 	bl	80018e0 <SysTick_Config>
 800199c:	4603      	mov	r3, r0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b089      	sub	sp, #36	; 0x24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
 80019c2:	e16b      	b.n	8001c9c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019c4:	2201      	movs	r2, #1
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	4013      	ands	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	429a      	cmp	r2, r3
 80019de:	f040 815a 	bne.w	8001c96 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d003      	beq.n	80019f2 <HAL_GPIO_Init+0x4a>
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b12      	cmp	r3, #18
 80019f0:	d123      	bne.n	8001a3a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	08da      	lsrs	r2, r3, #3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	3208      	adds	r2, #8
 80019fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	220f      	movs	r2, #15
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4013      	ands	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	691a      	ldr	r2, [r3, #16]
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	08da      	lsrs	r2, r3, #3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3208      	adds	r2, #8
 8001a34:	69b9      	ldr	r1, [r7, #24]
 8001a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	2203      	movs	r2, #3
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f003 0203 	and.w	r2, r3, #3
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d00b      	beq.n	8001a8e <HAL_GPIO_Init+0xe6>
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d007      	beq.n	8001a8e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a82:	2b11      	cmp	r3, #17
 8001a84:	d003      	beq.n	8001a8e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b12      	cmp	r3, #18
 8001a8c:	d130      	bne.n	8001af0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	2203      	movs	r2, #3
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	68da      	ldr	r2, [r3, #12]
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	091b      	lsrs	r3, r3, #4
 8001ada:	f003 0201 	and.w	r2, r3, #1
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	2203      	movs	r2, #3
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4013      	ands	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f000 80b4 	beq.w	8001c96 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	4b5f      	ldr	r3, [pc, #380]	; (8001cb0 <HAL_GPIO_Init+0x308>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b36:	4a5e      	ldr	r2, [pc, #376]	; (8001cb0 <HAL_GPIO_Init+0x308>)
 8001b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b3e:	4b5c      	ldr	r3, [pc, #368]	; (8001cb0 <HAL_GPIO_Init+0x308>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b4a:	4a5a      	ldr	r2, [pc, #360]	; (8001cb4 <HAL_GPIO_Init+0x30c>)
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	3302      	adds	r3, #2
 8001b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	220f      	movs	r2, #15
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a51      	ldr	r2, [pc, #324]	; (8001cb8 <HAL_GPIO_Init+0x310>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d02b      	beq.n	8001bce <HAL_GPIO_Init+0x226>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a50      	ldr	r2, [pc, #320]	; (8001cbc <HAL_GPIO_Init+0x314>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d025      	beq.n	8001bca <HAL_GPIO_Init+0x222>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a4f      	ldr	r2, [pc, #316]	; (8001cc0 <HAL_GPIO_Init+0x318>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d01f      	beq.n	8001bc6 <HAL_GPIO_Init+0x21e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a4e      	ldr	r2, [pc, #312]	; (8001cc4 <HAL_GPIO_Init+0x31c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d019      	beq.n	8001bc2 <HAL_GPIO_Init+0x21a>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a4d      	ldr	r2, [pc, #308]	; (8001cc8 <HAL_GPIO_Init+0x320>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d013      	beq.n	8001bbe <HAL_GPIO_Init+0x216>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a4c      	ldr	r2, [pc, #304]	; (8001ccc <HAL_GPIO_Init+0x324>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d00d      	beq.n	8001bba <HAL_GPIO_Init+0x212>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a4b      	ldr	r2, [pc, #300]	; (8001cd0 <HAL_GPIO_Init+0x328>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d007      	beq.n	8001bb6 <HAL_GPIO_Init+0x20e>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4a      	ldr	r2, [pc, #296]	; (8001cd4 <HAL_GPIO_Init+0x32c>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d101      	bne.n	8001bb2 <HAL_GPIO_Init+0x20a>
 8001bae:	2307      	movs	r3, #7
 8001bb0:	e00e      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bb2:	2308      	movs	r3, #8
 8001bb4:	e00c      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bb6:	2306      	movs	r3, #6
 8001bb8:	e00a      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bba:	2305      	movs	r3, #5
 8001bbc:	e008      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bbe:	2304      	movs	r3, #4
 8001bc0:	e006      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e004      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	e002      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <HAL_GPIO_Init+0x228>
 8001bce:	2300      	movs	r3, #0
 8001bd0:	69fa      	ldr	r2, [r7, #28]
 8001bd2:	f002 0203 	and.w	r2, r2, #3
 8001bd6:	0092      	lsls	r2, r2, #2
 8001bd8:	4093      	lsls	r3, r2
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001be0:	4934      	ldr	r1, [pc, #208]	; (8001cb4 <HAL_GPIO_Init+0x30c>)
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	089b      	lsrs	r3, r3, #2
 8001be6:	3302      	adds	r3, #2
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bee:	4b3a      	ldr	r3, [pc, #232]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c12:	4a31      	ldr	r2, [pc, #196]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c18:	4b2f      	ldr	r3, [pc, #188]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c3c:	4a26      	ldr	r2, [pc, #152]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c42:	4b25      	ldr	r3, [pc, #148]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c66:	4a1c      	ldr	r2, [pc, #112]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c90:	4a11      	ldr	r2, [pc, #68]	; (8001cd8 <HAL_GPIO_Init+0x330>)
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	61fb      	str	r3, [r7, #28]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	2b0f      	cmp	r3, #15
 8001ca0:	f67f ae90 	bls.w	80019c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3724      	adds	r7, #36	; 0x24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40013800 	.word	0x40013800
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	40020400 	.word	0x40020400
 8001cc0:	40020800 	.word	0x40020800
 8001cc4:	40020c00 	.word	0x40020c00
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	40021400 	.word	0x40021400
 8001cd0:	40021800 	.word	0x40021800
 8001cd4:	40021c00 	.word	0x40021c00
 8001cd8:	40013c00 	.word	0x40013c00

08001cdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	807b      	strh	r3, [r7, #2]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cec:	787b      	ldrb	r3, [r7, #1]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cf2:	887a      	ldrh	r2, [r7, #2]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cf8:	e003      	b.n	8001d02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cfa:	887b      	ldrh	r3, [r7, #2]
 8001cfc:	041a      	lsls	r2, r3, #16
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	619a      	str	r2, [r3, #24]
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
	...

08001d10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e22d      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d075      	beq.n	8001e1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d2e:	4ba3      	ldr	r3, [pc, #652]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d00c      	beq.n	8001d54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d3a:	4ba0      	ldr	r3, [pc, #640]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d42:	2b08      	cmp	r3, #8
 8001d44:	d112      	bne.n	8001d6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d46:	4b9d      	ldr	r3, [pc, #628]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d52:	d10b      	bne.n	8001d6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d54:	4b99      	ldr	r3, [pc, #612]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d05b      	beq.n	8001e18 <HAL_RCC_OscConfig+0x108>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d157      	bne.n	8001e18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e208      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d74:	d106      	bne.n	8001d84 <HAL_RCC_OscConfig+0x74>
 8001d76:	4b91      	ldr	r3, [pc, #580]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a90      	ldr	r2, [pc, #576]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	e01d      	b.n	8001dc0 <HAL_RCC_OscConfig+0xb0>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d8c:	d10c      	bne.n	8001da8 <HAL_RCC_OscConfig+0x98>
 8001d8e:	4b8b      	ldr	r3, [pc, #556]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a8a      	ldr	r2, [pc, #552]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	4b88      	ldr	r3, [pc, #544]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a87      	ldr	r2, [pc, #540]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	e00b      	b.n	8001dc0 <HAL_RCC_OscConfig+0xb0>
 8001da8:	4b84      	ldr	r3, [pc, #528]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a83      	ldr	r2, [pc, #524]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	4b81      	ldr	r3, [pc, #516]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a80      	ldr	r2, [pc, #512]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d013      	beq.n	8001df0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc8:	f7ff f8f4 	bl	8000fb4 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dd0:	f7ff f8f0 	bl	8000fb4 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b64      	cmp	r3, #100	; 0x64
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e1cd      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de2:	4b76      	ldr	r3, [pc, #472]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0xc0>
 8001dee:	e014      	b.n	8001e1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df0:	f7ff f8e0 	bl	8000fb4 <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001df8:	f7ff f8dc 	bl	8000fb4 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b64      	cmp	r3, #100	; 0x64
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e1b9      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e0a:	4b6c      	ldr	r3, [pc, #432]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f0      	bne.n	8001df8 <HAL_RCC_OscConfig+0xe8>
 8001e16:	e000      	b.n	8001e1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d063      	beq.n	8001eee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e26:	4b65      	ldr	r3, [pc, #404]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 030c 	and.w	r3, r3, #12
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00b      	beq.n	8001e4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e32:	4b62      	ldr	r3, [pc, #392]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d11c      	bne.n	8001e78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e3e:	4b5f      	ldr	r3, [pc, #380]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d116      	bne.n	8001e78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e4a:	4b5c      	ldr	r3, [pc, #368]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d005      	beq.n	8001e62 <HAL_RCC_OscConfig+0x152>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d001      	beq.n	8001e62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e18d      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e62:	4b56      	ldr	r3, [pc, #344]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4952      	ldr	r1, [pc, #328]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e76:	e03a      	b.n	8001eee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d020      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e80:	4b4f      	ldr	r3, [pc, #316]	; (8001fc0 <HAL_RCC_OscConfig+0x2b0>)
 8001e82:	2201      	movs	r2, #1
 8001e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e86:	f7ff f895 	bl	8000fb4 <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e8e:	f7ff f891 	bl	8000fb4 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e16e      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea0:	4b46      	ldr	r3, [pc, #280]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eac:	4b43      	ldr	r3, [pc, #268]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	4940      	ldr	r1, [pc, #256]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	600b      	str	r3, [r1, #0]
 8001ec0:	e015      	b.n	8001eee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ec2:	4b3f      	ldr	r3, [pc, #252]	; (8001fc0 <HAL_RCC_OscConfig+0x2b0>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec8:	f7ff f874 	bl	8000fb4 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ed0:	f7ff f870 	bl	8000fb4 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e14d      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee2:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d030      	beq.n	8001f5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d016      	beq.n	8001f30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f02:	4b30      	ldr	r3, [pc, #192]	; (8001fc4 <HAL_RCC_OscConfig+0x2b4>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f08:	f7ff f854 	bl	8000fb4 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f10:	f7ff f850 	bl	8000fb4 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e12d      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f22:	4b26      	ldr	r3, [pc, #152]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001f24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f0      	beq.n	8001f10 <HAL_RCC_OscConfig+0x200>
 8001f2e:	e015      	b.n	8001f5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f30:	4b24      	ldr	r3, [pc, #144]	; (8001fc4 <HAL_RCC_OscConfig+0x2b4>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f36:	f7ff f83d 	bl	8000fb4 <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f3e:	f7ff f839 	bl	8000fb4 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e116      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f50:	4b1a      	ldr	r3, [pc, #104]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1f0      	bne.n	8001f3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 80a0 	beq.w	80020aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f6e:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d10f      	bne.n	8001f9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	4a0e      	ldr	r2, [pc, #56]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <HAL_RCC_OscConfig+0x2ac>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f96:	2301      	movs	r3, #1
 8001f98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_RCC_OscConfig+0x2b8>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d121      	bne.n	8001fea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <HAL_RCC_OscConfig+0x2b8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a07      	ldr	r2, [pc, #28]	; (8001fc8 <HAL_RCC_OscConfig+0x2b8>)
 8001fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb2:	f7fe ffff 	bl	8000fb4 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb8:	e011      	b.n	8001fde <HAL_RCC_OscConfig+0x2ce>
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	42470000 	.word	0x42470000
 8001fc4:	42470e80 	.word	0x42470e80
 8001fc8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fcc:	f7fe fff2 	bl	8000fb4 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e0cf      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fde:	4b6a      	ldr	r3, [pc, #424]	; (8002188 <HAL_RCC_OscConfig+0x478>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0f0      	beq.n	8001fcc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d106      	bne.n	8002000 <HAL_RCC_OscConfig+0x2f0>
 8001ff2:	4b66      	ldr	r3, [pc, #408]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8001ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ff6:	4a65      	ldr	r2, [pc, #404]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ffe:	e01c      	b.n	800203a <HAL_RCC_OscConfig+0x32a>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	2b05      	cmp	r3, #5
 8002006:	d10c      	bne.n	8002022 <HAL_RCC_OscConfig+0x312>
 8002008:	4b60      	ldr	r3, [pc, #384]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 800200a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800200c:	4a5f      	ldr	r2, [pc, #380]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 800200e:	f043 0304 	orr.w	r3, r3, #4
 8002012:	6713      	str	r3, [r2, #112]	; 0x70
 8002014:	4b5d      	ldr	r3, [pc, #372]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002018:	4a5c      	ldr	r2, [pc, #368]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	6713      	str	r3, [r2, #112]	; 0x70
 8002020:	e00b      	b.n	800203a <HAL_RCC_OscConfig+0x32a>
 8002022:	4b5a      	ldr	r3, [pc, #360]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002026:	4a59      	ldr	r2, [pc, #356]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002028:	f023 0301 	bic.w	r3, r3, #1
 800202c:	6713      	str	r3, [r2, #112]	; 0x70
 800202e:	4b57      	ldr	r3, [pc, #348]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002032:	4a56      	ldr	r2, [pc, #344]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002034:	f023 0304 	bic.w	r3, r3, #4
 8002038:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d015      	beq.n	800206e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002042:	f7fe ffb7 	bl	8000fb4 <HAL_GetTick>
 8002046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002048:	e00a      	b.n	8002060 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800204a:	f7fe ffb3 	bl	8000fb4 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	f241 3288 	movw	r2, #5000	; 0x1388
 8002058:	4293      	cmp	r3, r2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e08e      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002060:	4b4a      	ldr	r3, [pc, #296]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d0ee      	beq.n	800204a <HAL_RCC_OscConfig+0x33a>
 800206c:	e014      	b.n	8002098 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800206e:	f7fe ffa1 	bl	8000fb4 <HAL_GetTick>
 8002072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002074:	e00a      	b.n	800208c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002076:	f7fe ff9d 	bl	8000fb4 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	f241 3288 	movw	r2, #5000	; 0x1388
 8002084:	4293      	cmp	r3, r2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e078      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800208c:	4b3f      	ldr	r3, [pc, #252]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 800208e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1ee      	bne.n	8002076 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002098:	7dfb      	ldrb	r3, [r7, #23]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d105      	bne.n	80020aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800209e:	4b3b      	ldr	r3, [pc, #236]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	4a3a      	ldr	r2, [pc, #232]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 80020a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d064      	beq.n	800217c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 030c 	and.w	r3, r3, #12
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d05c      	beq.n	8002178 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d141      	bne.n	800214a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c6:	4b32      	ldr	r3, [pc, #200]	; (8002190 <HAL_RCC_OscConfig+0x480>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020cc:	f7fe ff72 	bl	8000fb4 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d4:	f7fe ff6e 	bl	8000fb4 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e04b      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020e6:	4b29      	ldr	r3, [pc, #164]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1f0      	bne.n	80020d4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69da      	ldr	r2, [r3, #28]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	019b      	lsls	r3, r3, #6
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	085b      	lsrs	r3, r3, #1
 800210a:	3b01      	subs	r3, #1
 800210c:	041b      	lsls	r3, r3, #16
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002114:	061b      	lsls	r3, r3, #24
 8002116:	491d      	ldr	r1, [pc, #116]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_RCC_OscConfig+0x480>)
 800211e:	2201      	movs	r2, #1
 8002120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002122:	f7fe ff47 	bl	8000fb4 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800212a:	f7fe ff43 	bl	8000fb4 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e020      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213c:	4b13      	ldr	r3, [pc, #76]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0f0      	beq.n	800212a <HAL_RCC_OscConfig+0x41a>
 8002148:	e018      	b.n	800217c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800214a:	4b11      	ldr	r3, [pc, #68]	; (8002190 <HAL_RCC_OscConfig+0x480>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002150:	f7fe ff30 	bl	8000fb4 <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002158:	f7fe ff2c 	bl	8000fb4 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e009      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800216a:	4b08      	ldr	r3, [pc, #32]	; (800218c <HAL_RCC_OscConfig+0x47c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f0      	bne.n	8002158 <HAL_RCC_OscConfig+0x448>
 8002176:	e001      	b.n	800217c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e000      	b.n	800217e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40007000 	.word	0x40007000
 800218c:	40023800 	.word	0x40023800
 8002190:	42470060 	.word	0x42470060

08002194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d101      	bne.n	80021a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e0ca      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021a8:	4b67      	ldr	r3, [pc, #412]	; (8002348 <HAL_RCC_ClockConfig+0x1b4>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 030f 	and.w	r3, r3, #15
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d90c      	bls.n	80021d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b6:	4b64      	ldr	r3, [pc, #400]	; (8002348 <HAL_RCC_ClockConfig+0x1b4>)
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021be:	4b62      	ldr	r3, [pc, #392]	; (8002348 <HAL_RCC_ClockConfig+0x1b4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d001      	beq.n	80021d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e0b6      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d020      	beq.n	800221e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d005      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021e8:	4b58      	ldr	r3, [pc, #352]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	4a57      	ldr	r2, [pc, #348]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 80021ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0308 	and.w	r3, r3, #8
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002200:	4b52      	ldr	r3, [pc, #328]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	4a51      	ldr	r2, [pc, #324]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002206:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800220a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800220c:	4b4f      	ldr	r3, [pc, #316]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	494c      	ldr	r1, [pc, #304]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 800221a:	4313      	orrs	r3, r2
 800221c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b00      	cmp	r3, #0
 8002228:	d044      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d107      	bne.n	8002242 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002232:	4b46      	ldr	r3, [pc, #280]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d119      	bne.n	8002272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e07d      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b02      	cmp	r3, #2
 8002248:	d003      	beq.n	8002252 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800224e:	2b03      	cmp	r3, #3
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002252:	4b3e      	ldr	r3, [pc, #248]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d109      	bne.n	8002272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e06d      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002262:	4b3a      	ldr	r3, [pc, #232]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e065      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002272:	4b36      	ldr	r3, [pc, #216]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f023 0203 	bic.w	r2, r3, #3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4933      	ldr	r1, [pc, #204]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002280:	4313      	orrs	r3, r2
 8002282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002284:	f7fe fe96 	bl	8000fb4 <HAL_GetTick>
 8002288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228a:	e00a      	b.n	80022a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800228c:	f7fe fe92 	bl	8000fb4 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	f241 3288 	movw	r2, #5000	; 0x1388
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e04d      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	4b2a      	ldr	r3, [pc, #168]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 020c 	and.w	r2, r3, #12
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d1eb      	bne.n	800228c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022b4:	4b24      	ldr	r3, [pc, #144]	; (8002348 <HAL_RCC_ClockConfig+0x1b4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d20c      	bcs.n	80022dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b21      	ldr	r3, [pc, #132]	; (8002348 <HAL_RCC_ClockConfig+0x1b4>)
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ca:	4b1f      	ldr	r3, [pc, #124]	; (8002348 <HAL_RCC_ClockConfig+0x1b4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d001      	beq.n	80022dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e030      	b.n	800233e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d008      	beq.n	80022fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022e8:	4b18      	ldr	r3, [pc, #96]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	4915      	ldr	r1, [pc, #84]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0308 	and.w	r3, r3, #8
 8002302:	2b00      	cmp	r3, #0
 8002304:	d009      	beq.n	800231a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002306:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	490d      	ldr	r1, [pc, #52]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002316:	4313      	orrs	r3, r2
 8002318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800231a:	f000 f81d 	bl	8002358 <HAL_RCC_GetSysClockFreq>
 800231e:	4601      	mov	r1, r0
 8002320:	4b0a      	ldr	r3, [pc, #40]	; (800234c <HAL_RCC_ClockConfig+0x1b8>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	4a09      	ldr	r2, [pc, #36]	; (8002350 <HAL_RCC_ClockConfig+0x1bc>)
 800232c:	5cd3      	ldrb	r3, [r2, r3]
 800232e:	fa21 f303 	lsr.w	r3, r1, r3
 8002332:	4a08      	ldr	r2, [pc, #32]	; (8002354 <HAL_RCC_ClockConfig+0x1c0>)
 8002334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002336:	2000      	movs	r0, #0
 8002338:	f7fe fdf8 	bl	8000f2c <HAL_InitTick>

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40023c00 	.word	0x40023c00
 800234c:	40023800 	.word	0x40023800
 8002350:	08007648 	.word	0x08007648
 8002354:	2000000c 	.word	0x2000000c

08002358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800235e:	2300      	movs	r3, #0
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	2300      	movs	r3, #0
 8002368:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800236a:	2300      	movs	r3, #0
 800236c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800236e:	4b50      	ldr	r3, [pc, #320]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 030c 	and.w	r3, r3, #12
 8002376:	2b04      	cmp	r3, #4
 8002378:	d007      	beq.n	800238a <HAL_RCC_GetSysClockFreq+0x32>
 800237a:	2b08      	cmp	r3, #8
 800237c:	d008      	beq.n	8002390 <HAL_RCC_GetSysClockFreq+0x38>
 800237e:	2b00      	cmp	r3, #0
 8002380:	f040 808d 	bne.w	800249e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002384:	4b4b      	ldr	r3, [pc, #300]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002386:	60bb      	str	r3, [r7, #8]
       break;
 8002388:	e08c      	b.n	80024a4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800238a:	4b4b      	ldr	r3, [pc, #300]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x160>)
 800238c:	60bb      	str	r3, [r7, #8]
      break;
 800238e:	e089      	b.n	80024a4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002390:	4b47      	ldr	r3, [pc, #284]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002398:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800239a:	4b45      	ldr	r3, [pc, #276]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x158>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d023      	beq.n	80023ee <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023a6:	4b42      	ldr	r3, [pc, #264]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x158>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	099b      	lsrs	r3, r3, #6
 80023ac:	f04f 0400 	mov.w	r4, #0
 80023b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	ea03 0501 	and.w	r5, r3, r1
 80023bc:	ea04 0602 	and.w	r6, r4, r2
 80023c0:	4a3d      	ldr	r2, [pc, #244]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80023c2:	fb02 f106 	mul.w	r1, r2, r6
 80023c6:	2200      	movs	r2, #0
 80023c8:	fb02 f205 	mul.w	r2, r2, r5
 80023cc:	440a      	add	r2, r1
 80023ce:	493a      	ldr	r1, [pc, #232]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80023d0:	fba5 0101 	umull	r0, r1, r5, r1
 80023d4:	1853      	adds	r3, r2, r1
 80023d6:	4619      	mov	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f04f 0400 	mov.w	r4, #0
 80023de:	461a      	mov	r2, r3
 80023e0:	4623      	mov	r3, r4
 80023e2:	f7fe fc01 	bl	8000be8 <__aeabi_uldivmod>
 80023e6:	4603      	mov	r3, r0
 80023e8:	460c      	mov	r4, r1
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	e049      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023ee:	4b30      	ldr	r3, [pc, #192]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x158>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	099b      	lsrs	r3, r3, #6
 80023f4:	f04f 0400 	mov.w	r4, #0
 80023f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80023fc:	f04f 0200 	mov.w	r2, #0
 8002400:	ea03 0501 	and.w	r5, r3, r1
 8002404:	ea04 0602 	and.w	r6, r4, r2
 8002408:	4629      	mov	r1, r5
 800240a:	4632      	mov	r2, r6
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	f04f 0400 	mov.w	r4, #0
 8002414:	0154      	lsls	r4, r2, #5
 8002416:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800241a:	014b      	lsls	r3, r1, #5
 800241c:	4619      	mov	r1, r3
 800241e:	4622      	mov	r2, r4
 8002420:	1b49      	subs	r1, r1, r5
 8002422:	eb62 0206 	sbc.w	r2, r2, r6
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	f04f 0400 	mov.w	r4, #0
 800242e:	0194      	lsls	r4, r2, #6
 8002430:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002434:	018b      	lsls	r3, r1, #6
 8002436:	1a5b      	subs	r3, r3, r1
 8002438:	eb64 0402 	sbc.w	r4, r4, r2
 800243c:	f04f 0100 	mov.w	r1, #0
 8002440:	f04f 0200 	mov.w	r2, #0
 8002444:	00e2      	lsls	r2, r4, #3
 8002446:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800244a:	00d9      	lsls	r1, r3, #3
 800244c:	460b      	mov	r3, r1
 800244e:	4614      	mov	r4, r2
 8002450:	195b      	adds	r3, r3, r5
 8002452:	eb44 0406 	adc.w	r4, r4, r6
 8002456:	f04f 0100 	mov.w	r1, #0
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	02a2      	lsls	r2, r4, #10
 8002460:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002464:	0299      	lsls	r1, r3, #10
 8002466:	460b      	mov	r3, r1
 8002468:	4614      	mov	r4, r2
 800246a:	4618      	mov	r0, r3
 800246c:	4621      	mov	r1, r4
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f04f 0400 	mov.w	r4, #0
 8002474:	461a      	mov	r2, r3
 8002476:	4623      	mov	r3, r4
 8002478:	f7fe fbb6 	bl	8000be8 <__aeabi_uldivmod>
 800247c:	4603      	mov	r3, r0
 800247e:	460c      	mov	r4, r1
 8002480:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	0c1b      	lsrs	r3, r3, #16
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	3301      	adds	r3, #1
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	fbb2 f3f3 	udiv	r3, r2, r3
 800249a:	60bb      	str	r3, [r7, #8]
      break;
 800249c:	e002      	b.n	80024a4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80024a0:	60bb      	str	r3, [r7, #8]
      break;
 80024a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024a4:	68bb      	ldr	r3, [r7, #8]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40023800 	.word	0x40023800
 80024b4:	00f42400 	.word	0x00f42400
 80024b8:	017d7840 	.word	0x017d7840

080024bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	2000000c 	.word	0x2000000c

080024d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024d8:	f7ff fff0 	bl	80024bc <HAL_RCC_GetHCLKFreq>
 80024dc:	4601      	mov	r1, r0
 80024de:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	0a9b      	lsrs	r3, r3, #10
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	4a03      	ldr	r2, [pc, #12]	; (80024f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ea:	5cd3      	ldrb	r3, [r2, r3]
 80024ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40023800 	.word	0x40023800
 80024f8:	08007658 	.word	0x08007658

080024fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002500:	f7ff ffdc 	bl	80024bc <HAL_RCC_GetHCLKFreq>
 8002504:	4601      	mov	r1, r0
 8002506:	4b05      	ldr	r3, [pc, #20]	; (800251c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	0b5b      	lsrs	r3, r3, #13
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	4a03      	ldr	r2, [pc, #12]	; (8002520 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002512:	5cd3      	ldrb	r3, [r2, r3]
 8002514:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40023800 	.word	0x40023800
 8002520:	08007658 	.word	0x08007658

08002524 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e056      	b.n	80025e4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d106      	bne.n	8002556 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f003 fbe5 	bl	8005d20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2202      	movs	r2, #2
 800255a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800256c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	431a      	orrs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	431a      	orrs	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	ea42 0103 	orr.w	r1, r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	0c1b      	lsrs	r3, r3, #16
 80025b4:	f003 0104 	and.w	r1, r3, #4
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	69da      	ldr	r2, [r3, #28]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_SPI_Transmit+0x22>
 800260a:	2302      	movs	r3, #2
 800260c:	e11e      	b.n	800284c <HAL_SPI_Transmit+0x260>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002616:	f7fe fccd 	bl	8000fb4 <HAL_GetTick>
 800261a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800261c:	88fb      	ldrh	r3, [r7, #6]
 800261e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002626:	b2db      	uxtb	r3, r3
 8002628:	2b01      	cmp	r3, #1
 800262a:	d002      	beq.n	8002632 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800262c:	2302      	movs	r3, #2
 800262e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002630:	e103      	b.n	800283a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d002      	beq.n	800263e <HAL_SPI_Transmit+0x52>
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d102      	bne.n	8002644 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002642:	e0fa      	b.n	800283a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2203      	movs	r2, #3
 8002648:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	88fa      	ldrh	r2, [r7, #6]
 800265c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	88fa      	ldrh	r2, [r7, #6]
 8002662:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800268a:	d107      	bne.n	800269c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800269a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026a6:	2b40      	cmp	r3, #64	; 0x40
 80026a8:	d007      	beq.n	80026ba <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026c2:	d14b      	bne.n	800275c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <HAL_SPI_Transmit+0xe6>
 80026cc:	8afb      	ldrh	r3, [r7, #22]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d13e      	bne.n	8002750 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	881a      	ldrh	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	1c9a      	adds	r2, r3, #2
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80026f6:	e02b      	b.n	8002750 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b02      	cmp	r3, #2
 8002704:	d112      	bne.n	800272c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	881a      	ldrh	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	1c9a      	adds	r2, r3, #2
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002720:	b29b      	uxth	r3, r3
 8002722:	3b01      	subs	r3, #1
 8002724:	b29a      	uxth	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	86da      	strh	r2, [r3, #54]	; 0x36
 800272a:	e011      	b.n	8002750 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800272c:	f7fe fc42 	bl	8000fb4 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	429a      	cmp	r2, r3
 800273a:	d803      	bhi.n	8002744 <HAL_SPI_Transmit+0x158>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002742:	d102      	bne.n	800274a <HAL_SPI_Transmit+0x15e>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d102      	bne.n	8002750 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800274e:	e074      	b.n	800283a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1ce      	bne.n	80026f8 <HAL_SPI_Transmit+0x10c>
 800275a:	e04c      	b.n	80027f6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d002      	beq.n	800276a <HAL_SPI_Transmit+0x17e>
 8002764:	8afb      	ldrh	r3, [r7, #22]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d140      	bne.n	80027ec <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	330c      	adds	r3, #12
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002786:	b29b      	uxth	r3, r3
 8002788:	3b01      	subs	r3, #1
 800278a:	b29a      	uxth	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002790:	e02c      	b.n	80027ec <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b02      	cmp	r3, #2
 800279e:	d113      	bne.n	80027c8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	330c      	adds	r3, #12
 80027aa:	7812      	ldrb	r2, [r2, #0]
 80027ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	1c5a      	adds	r2, r3, #1
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027bc:	b29b      	uxth	r3, r3
 80027be:	3b01      	subs	r3, #1
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	86da      	strh	r2, [r3, #54]	; 0x36
 80027c6:	e011      	b.n	80027ec <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027c8:	f7fe fbf4 	bl	8000fb4 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d803      	bhi.n	80027e0 <HAL_SPI_Transmit+0x1f4>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d102      	bne.n	80027e6 <HAL_SPI_Transmit+0x1fa>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d102      	bne.n	80027ec <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80027ea:	e026      	b.n	800283a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1cd      	bne.n	8002792 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	6839      	ldr	r1, [r7, #0]
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fba4 	bl	8002f48 <SPI_EndRxTxTransaction>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2220      	movs	r2, #32
 800280a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10a      	bne.n	800282a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002814:	2300      	movs	r3, #0
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282e:	2b00      	cmp	r3, #0
 8002830:	d002      	beq.n	8002838 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	77fb      	strb	r3, [r7, #31]
 8002836:	e000      	b.n	800283a <HAL_SPI_Transmit+0x24e>
  }

error:
 8002838:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800284a:	7ffb      	ldrb	r3, [r7, #31]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3720      	adds	r7, #32
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af02      	add	r7, sp, #8
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002870:	d112      	bne.n	8002898 <HAL_SPI_Receive+0x44>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10e      	bne.n	8002898 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2204      	movs	r2, #4
 800287e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002882:	88fa      	ldrh	r2, [r7, #6]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	4613      	mov	r3, r2
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 f8e9 	bl	8002a66 <HAL_SPI_TransmitReceive>
 8002894:	4603      	mov	r3, r0
 8002896:	e0e2      	b.n	8002a5e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d101      	bne.n	80028a6 <HAL_SPI_Receive+0x52>
 80028a2:	2302      	movs	r3, #2
 80028a4:	e0db      	b.n	8002a5e <HAL_SPI_Receive+0x20a>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028ae:	f7fe fb81 	bl	8000fb4 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d002      	beq.n	80028c6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80028c0:	2302      	movs	r3, #2
 80028c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80028c4:	e0c2      	b.n	8002a4c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <HAL_SPI_Receive+0x7e>
 80028cc:	88fb      	ldrh	r3, [r7, #6]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d102      	bne.n	80028d8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80028d6:	e0b9      	b.n	8002a4c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2204      	movs	r2, #4
 80028dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	88fa      	ldrh	r2, [r7, #6]
 80028f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	88fa      	ldrh	r2, [r7, #6]
 80028f6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800291e:	d107      	bne.n	8002930 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800292e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800293a:	2b40      	cmp	r3, #64	; 0x40
 800293c:	d007      	beq.n	800294e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800294c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d162      	bne.n	8002a1c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002956:	e02e      	b.n	80029b6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b01      	cmp	r3, #1
 8002964:	d115      	bne.n	8002992 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f103 020c 	add.w	r2, r3, #12
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002972:	7812      	ldrb	r2, [r2, #0]
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297c:	1c5a      	adds	r2, r3, #1
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002990:	e011      	b.n	80029b6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002992:	f7fe fb0f 	bl	8000fb4 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d803      	bhi.n	80029aa <HAL_SPI_Receive+0x156>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a8:	d102      	bne.n	80029b0 <HAL_SPI_Receive+0x15c>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d102      	bne.n	80029b6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80029b4:	e04a      	b.n	8002a4c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1cb      	bne.n	8002958 <HAL_SPI_Receive+0x104>
 80029c0:	e031      	b.n	8002a26 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d113      	bne.n	80029f8 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68da      	ldr	r2, [r3, #12]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029da:	b292      	uxth	r2, r2
 80029dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	1c9a      	adds	r2, r3, #2
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	3b01      	subs	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80029f6:	e011      	b.n	8002a1c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029f8:	f7fe fadc 	bl	8000fb4 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d803      	bhi.n	8002a10 <HAL_SPI_Receive+0x1bc>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0e:	d102      	bne.n	8002a16 <HAL_SPI_Receive+0x1c2>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d102      	bne.n	8002a1c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002a1a:	e017      	b.n	8002a4c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1cd      	bne.n	80029c2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	6839      	ldr	r1, [r7, #0]
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 fa27 	bl	8002e7e <SPI_EndRxTransaction>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	75fb      	strb	r3, [r7, #23]
 8002a48:	e000      	b.n	8002a4c <HAL_SPI_Receive+0x1f8>
  }

error :
 8002a4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002a5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b08c      	sub	sp, #48	; 0x30
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002a74:	2301      	movs	r3, #1
 8002a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_SPI_TransmitReceive+0x26>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e18a      	b.n	8002da2 <HAL_SPI_TransmitReceive+0x33c>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a94:	f7fe fa8e 	bl	8000fb4 <HAL_GetTick>
 8002a98:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002aa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002aaa:	887b      	ldrh	r3, [r7, #2]
 8002aac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002aae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d00f      	beq.n	8002ad6 <HAL_SPI_TransmitReceive+0x70>
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002abc:	d107      	bne.n	8002ace <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d103      	bne.n	8002ace <HAL_SPI_TransmitReceive+0x68>
 8002ac6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d003      	beq.n	8002ad6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002ad4:	e15b      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_SPI_TransmitReceive+0x82>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d002      	beq.n	8002ae8 <HAL_SPI_TransmitReceive+0x82>
 8002ae2:	887b      	ldrh	r3, [r7, #2]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d103      	bne.n	8002af0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002aee:	e14e      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b04      	cmp	r3, #4
 8002afa:	d003      	beq.n	8002b04 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2205      	movs	r2, #5
 8002b00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	887a      	ldrh	r2, [r7, #2]
 8002b14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	887a      	ldrh	r2, [r7, #2]
 8002b1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	887a      	ldrh	r2, [r7, #2]
 8002b26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	887a      	ldrh	r2, [r7, #2]
 8002b2c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b44:	2b40      	cmp	r3, #64	; 0x40
 8002b46:	d007      	beq.n	8002b58 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b60:	d178      	bne.n	8002c54 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_SPI_TransmitReceive+0x10a>
 8002b6a:	8b7b      	ldrh	r3, [r7, #26]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d166      	bne.n	8002c3e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b74:	881a      	ldrh	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b80:	1c9a      	adds	r2, r3, #2
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b94:	e053      	b.n	8002c3e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d11b      	bne.n	8002bdc <HAL_SPI_TransmitReceive+0x176>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d016      	beq.n	8002bdc <HAL_SPI_TransmitReceive+0x176>
 8002bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d113      	bne.n	8002bdc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	881a      	ldrh	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	1c9a      	adds	r2, r3, #2
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d119      	bne.n	8002c1e <HAL_SPI_TransmitReceive+0x1b8>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d014      	beq.n	8002c1e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfe:	b292      	uxth	r2, r2
 8002c00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c06:	1c9a      	adds	r2, r3, #2
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c1e:	f7fe f9c9 	bl	8000fb4 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d807      	bhi.n	8002c3e <HAL_SPI_TransmitReceive+0x1d8>
 8002c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c34:	d003      	beq.n	8002c3e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002c3c:	e0a7      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1a6      	bne.n	8002b96 <HAL_SPI_TransmitReceive+0x130>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1a1      	bne.n	8002b96 <HAL_SPI_TransmitReceive+0x130>
 8002c52:	e07c      	b.n	8002d4e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d002      	beq.n	8002c62 <HAL_SPI_TransmitReceive+0x1fc>
 8002c5c:	8b7b      	ldrh	r3, [r7, #26]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d16b      	bne.n	8002d3a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	330c      	adds	r3, #12
 8002c6c:	7812      	ldrb	r2, [r2, #0]
 8002c6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c88:	e057      	b.n	8002d3a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d11c      	bne.n	8002cd2 <HAL_SPI_TransmitReceive+0x26c>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d017      	beq.n	8002cd2 <HAL_SPI_TransmitReceive+0x26c>
 8002ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d114      	bne.n	8002cd2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	330c      	adds	r3, #12
 8002cb2:	7812      	ldrb	r2, [r2, #0]
 8002cb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	1c5a      	adds	r2, r3, #1
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d119      	bne.n	8002d14 <HAL_SPI_TransmitReceive+0x2ae>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d014      	beq.n	8002d14 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf4:	b2d2      	uxtb	r2, r2
 8002cf6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d10:	2301      	movs	r3, #1
 8002d12:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d14:	f7fe f94e 	bl	8000fb4 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d803      	bhi.n	8002d2c <HAL_SPI_TransmitReceive+0x2c6>
 8002d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2a:	d102      	bne.n	8002d32 <HAL_SPI_TransmitReceive+0x2cc>
 8002d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d103      	bne.n	8002d3a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002d38:	e029      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1a2      	bne.n	8002c8a <HAL_SPI_TransmitReceive+0x224>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d19d      	bne.n	8002c8a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f000 f8f8 	bl	8002f48 <SPI_EndRxTxTransaction>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d006      	beq.n	8002d6c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2220      	movs	r2, #32
 8002d68:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002d6a:	e010      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10b      	bne.n	8002d8c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	617b      	str	r3, [r7, #20]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	e000      	b.n	8002d8e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002d8c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002d9e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3730      	adds	r7, #48	; 0x30
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b084      	sub	sp, #16
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	603b      	str	r3, [r7, #0]
 8002db6:	4613      	mov	r3, r2
 8002db8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002dba:	e04c      	b.n	8002e56 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc2:	d048      	beq.n	8002e56 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002dc4:	f7fe f8f6 	bl	8000fb4 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d902      	bls.n	8002dda <SPI_WaitFlagStateUntilTimeout+0x30>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d13d      	bne.n	8002e56 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002de8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002df2:	d111      	bne.n	8002e18 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dfc:	d004      	beq.n	8002e08 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e06:	d107      	bne.n	8002e18 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e20:	d10f      	bne.n	8002e42 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e00f      	b.n	8002e76 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	bf0c      	ite	eq
 8002e66:	2301      	moveq	r3, #1
 8002e68:	2300      	movne	r3, #0
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d1a3      	bne.n	8002dbc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b086      	sub	sp, #24
 8002e82:	af02      	add	r7, sp, #8
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e92:	d111      	bne.n	8002eb8 <SPI_EndRxTransaction+0x3a>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e9c:	d004      	beq.n	8002ea8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ea6:	d107      	bne.n	8002eb8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002eb6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ec0:	d12a      	bne.n	8002f18 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eca:	d012      	beq.n	8002ef2 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f7ff ff67 	bl	8002daa <SPI_WaitFlagStateUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d02d      	beq.n	8002f3e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee6:	f043 0220 	orr.w	r2, r3, #32
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e026      	b.n	8002f40 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2101      	movs	r1, #1
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f7ff ff54 	bl	8002daa <SPI_WaitFlagStateUntilTimeout>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d01a      	beq.n	8002f3e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0c:	f043 0220 	orr.w	r2, r3, #32
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e013      	b.n	8002f40 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2101      	movs	r1, #1
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f7ff ff41 	bl	8002daa <SPI_WaitFlagStateUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d007      	beq.n	8002f3e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f32:	f043 0220 	orr.w	r2, r3, #32
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e000      	b.n	8002f40 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002f54:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <SPI_EndRxTxTransaction+0x7c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a1b      	ldr	r2, [pc, #108]	; (8002fc8 <SPI_EndRxTxTransaction+0x80>)
 8002f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5e:	0d5b      	lsrs	r3, r3, #21
 8002f60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002f64:	fb02 f303 	mul.w	r3, r2, r3
 8002f68:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f72:	d112      	bne.n	8002f9a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2180      	movs	r1, #128	; 0x80
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f7ff ff13 	bl	8002daa <SPI_WaitFlagStateUntilTimeout>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d016      	beq.n	8002fb8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e00f      	b.n	8002fba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00a      	beq.n	8002fb6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb0:	2b80      	cmp	r3, #128	; 0x80
 8002fb2:	d0f2      	beq.n	8002f9a <SPI_EndRxTxTransaction+0x52>
 8002fb4:	e000      	b.n	8002fb8 <SPI_EndRxTxTransaction+0x70>
        break;
 8002fb6:	bf00      	nop
  }

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	2000000c 	.word	0x2000000c
 8002fc8:	165e9f81 	.word	0x165e9f81

08002fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e01d      	b.n	800301a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f002 fedc 	bl	8005db0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3304      	adds	r3, #4
 8003008:	4619      	mov	r1, r3
 800300a:	4610      	mov	r0, r2
 800300c:	f000 fc18 	bl	8003840 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003022:	b480      	push	{r7}
 8003024:	b085      	sub	sp, #20
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f042 0201 	orr.w	r2, r2, #1
 8003038:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 0307 	and.w	r3, r3, #7
 8003044:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b06      	cmp	r3, #6
 800304a:	d007      	beq.n	800305c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e01d      	b.n	80030b8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d106      	bne.n	8003096 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f815 	bl	80030c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2202      	movs	r2, #2
 800309a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3304      	adds	r3, #4
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f000 fbc9 	bl	8003840 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2201      	movs	r2, #1
 80030e4:	6839      	ldr	r1, [r7, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 fe94 	bl	8003e14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a15      	ldr	r2, [pc, #84]	; (8003148 <HAL_TIM_PWM_Start+0x74>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d004      	beq.n	8003100 <HAL_TIM_PWM_Start+0x2c>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a14      	ldr	r2, [pc, #80]	; (800314c <HAL_TIM_PWM_Start+0x78>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d101      	bne.n	8003104 <HAL_TIM_PWM_Start+0x30>
 8003100:	2301      	movs	r3, #1
 8003102:	e000      	b.n	8003106 <HAL_TIM_PWM_Start+0x32>
 8003104:	2300      	movs	r3, #0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d007      	beq.n	800311a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2b06      	cmp	r3, #6
 800312a:	d007      	beq.n	800313c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0201 	orr.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40010000 	.word	0x40010000
 800314c:	40010400 	.word	0x40010400

08003150 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e083      	b.n	800326c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	d106      	bne.n	800317e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f002 fe73 	bl	8005e64 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2202      	movs	r2, #2
 8003182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6812      	ldr	r2, [r2, #0]
 8003190:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003194:	f023 0307 	bic.w	r3, r3, #7
 8003198:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	4619      	mov	r1, r3
 80031a4:	4610      	mov	r0, r2
 80031a6:	f000 fb4b 	bl	8003840 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031d2:	f023 0303 	bic.w	r3, r3, #3
 80031d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	4313      	orrs	r3, r2
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80031f0:	f023 030c 	bic.w	r3, r3, #12
 80031f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80031fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003200:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	021b      	lsls	r3, r3, #8
 800320c:	4313      	orrs	r3, r2
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	011a      	lsls	r2, r3, #4
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	031b      	lsls	r3, r3, #12
 8003220:	4313      	orrs	r3, r2
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800322e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003236:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	4313      	orrs	r3, r2
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	4313      	orrs	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d002      	beq.n	800328a <HAL_TIM_Encoder_Start+0x16>
 8003284:	2b04      	cmp	r3, #4
 8003286:	d008      	beq.n	800329a <HAL_TIM_Encoder_Start+0x26>
 8003288:	e00f      	b.n	80032aa <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2201      	movs	r2, #1
 8003290:	2100      	movs	r1, #0
 8003292:	4618      	mov	r0, r3
 8003294:	f000 fdbe 	bl	8003e14 <TIM_CCxChannelCmd>
      break;
 8003298:	e016      	b.n	80032c8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2201      	movs	r2, #1
 80032a0:	2104      	movs	r1, #4
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 fdb6 	bl	8003e14 <TIM_CCxChannelCmd>
      break;
 80032a8:	e00e      	b.n	80032c8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2201      	movs	r2, #1
 80032b0:	2100      	movs	r1, #0
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fdae 	bl	8003e14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2201      	movs	r2, #1
 80032be:	2104      	movs	r1, #4
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fda7 	bl	8003e14 <TIM_CCxChannelCmd>
      break;
 80032c6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0201 	orr.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b082      	sub	sp, #8
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d122      	bne.n	800333e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b02      	cmp	r3, #2
 8003304:	d11b      	bne.n	800333e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f06f 0202 	mvn.w	r2, #2
 800330e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	f003 0303 	and.w	r3, r3, #3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fa6c 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 800332a:	e005      	b.n	8003338 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 fa5e 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 fa6f 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b04      	cmp	r3, #4
 800334a:	d122      	bne.n	8003392 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b04      	cmp	r3, #4
 8003358:	d11b      	bne.n	8003392 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f06f 0204 	mvn.w	r2, #4
 8003362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fa42 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 800337e:	e005      	b.n	800338c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fa34 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 fa45 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b08      	cmp	r3, #8
 800339e:	d122      	bne.n	80033e6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d11b      	bne.n	80033e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f06f 0208 	mvn.w	r2, #8
 80033b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2204      	movs	r2, #4
 80033bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	f003 0303 	and.w	r3, r3, #3
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fa18 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 80033d2:	e005      	b.n	80033e0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 fa0a 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 fa1b 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b10      	cmp	r3, #16
 80033f2:	d122      	bne.n	800343a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	f003 0310 	and.w	r3, r3, #16
 80033fe:	2b10      	cmp	r3, #16
 8003400:	d11b      	bne.n	800343a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f06f 0210 	mvn.w	r2, #16
 800340a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2208      	movs	r2, #8
 8003410:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f9ee 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 8003426:	e005      	b.n	8003434 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f9e0 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f9f1 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b01      	cmp	r3, #1
 8003446:	d10e      	bne.n	8003466 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b01      	cmp	r3, #1
 8003454:	d107      	bne.n	8003466 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f06f 0201 	mvn.w	r2, #1
 800345e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f001 f8ad 	bl	80045c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003470:	2b80      	cmp	r3, #128	; 0x80
 8003472:	d10e      	bne.n	8003492 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800347e:	2b80      	cmp	r3, #128	; 0x80
 8003480:	d107      	bne.n	8003492 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800348a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 fd35 	bl	8003efc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349c:	2b40      	cmp	r3, #64	; 0x40
 800349e:	d10e      	bne.n	80034be <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034aa:	2b40      	cmp	r3, #64	; 0x40
 80034ac:	d107      	bne.n	80034be <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f9b6 	bl	800382a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f003 0320 	and.w	r3, r3, #32
 80034c8:	2b20      	cmp	r3, #32
 80034ca:	d10e      	bne.n	80034ea <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	f003 0320 	and.w	r3, r3, #32
 80034d6:	2b20      	cmp	r3, #32
 80034d8:	d107      	bne.n	80034ea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f06f 0220 	mvn.w	r2, #32
 80034e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 fcff 	bl	8003ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034ea:	bf00      	nop
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
	...

080034f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003506:	2b01      	cmp	r3, #1
 8003508:	d101      	bne.n	800350e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800350a:	2302      	movs	r3, #2
 800350c:	e0b4      	b.n	8003678 <HAL_TIM_PWM_ConfigChannel+0x184>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2202      	movs	r2, #2
 800351a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b0c      	cmp	r3, #12
 8003522:	f200 809f 	bhi.w	8003664 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003526:	a201      	add	r2, pc, #4	; (adr r2, 800352c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352c:	08003561 	.word	0x08003561
 8003530:	08003665 	.word	0x08003665
 8003534:	08003665 	.word	0x08003665
 8003538:	08003665 	.word	0x08003665
 800353c:	080035a1 	.word	0x080035a1
 8003540:	08003665 	.word	0x08003665
 8003544:	08003665 	.word	0x08003665
 8003548:	08003665 	.word	0x08003665
 800354c:	080035e3 	.word	0x080035e3
 8003550:	08003665 	.word	0x08003665
 8003554:	08003665 	.word	0x08003665
 8003558:	08003665 	.word	0x08003665
 800355c:	08003623 	.word	0x08003623
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68b9      	ldr	r1, [r7, #8]
 8003566:	4618      	mov	r0, r3
 8003568:	f000 fa0a 	bl	8003980 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	699a      	ldr	r2, [r3, #24]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0208 	orr.w	r2, r2, #8
 800357a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699a      	ldr	r2, [r3, #24]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 0204 	bic.w	r2, r2, #4
 800358a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6999      	ldr	r1, [r3, #24]
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	691a      	ldr	r2, [r3, #16]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	619a      	str	r2, [r3, #24]
      break;
 800359e:	e062      	b.n	8003666 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68b9      	ldr	r1, [r7, #8]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 fa5a 	bl	8003a60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	699a      	ldr	r2, [r3, #24]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	699a      	ldr	r2, [r3, #24]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6999      	ldr	r1, [r3, #24]
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	021a      	lsls	r2, r3, #8
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	619a      	str	r2, [r3, #24]
      break;
 80035e0:	e041      	b.n	8003666 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68b9      	ldr	r1, [r7, #8]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 faaf 	bl	8003b4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69da      	ldr	r2, [r3, #28]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f042 0208 	orr.w	r2, r2, #8
 80035fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	69da      	ldr	r2, [r3, #28]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0204 	bic.w	r2, r2, #4
 800360c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	69d9      	ldr	r1, [r3, #28]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	430a      	orrs	r2, r1
 800361e:	61da      	str	r2, [r3, #28]
      break;
 8003620:	e021      	b.n	8003666 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68b9      	ldr	r1, [r7, #8]
 8003628:	4618      	mov	r0, r3
 800362a:	f000 fb03 	bl	8003c34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	69da      	ldr	r2, [r3, #28]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800363c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	69da      	ldr	r2, [r3, #28]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800364c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	69d9      	ldr	r1, [r3, #28]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	021a      	lsls	r2, r3, #8
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	61da      	str	r2, [r3, #28]
      break;
 8003662:	e000      	b.n	8003666 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003664:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_TIM_ConfigClockSource+0x18>
 8003694:	2302      	movs	r3, #2
 8003696:	e0a6      	b.n	80037e6 <HAL_TIM_ConfigClockSource+0x166>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b40      	cmp	r3, #64	; 0x40
 80036ce:	d067      	beq.n	80037a0 <HAL_TIM_ConfigClockSource+0x120>
 80036d0:	2b40      	cmp	r3, #64	; 0x40
 80036d2:	d80b      	bhi.n	80036ec <HAL_TIM_ConfigClockSource+0x6c>
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d073      	beq.n	80037c0 <HAL_TIM_ConfigClockSource+0x140>
 80036d8:	2b10      	cmp	r3, #16
 80036da:	d802      	bhi.n	80036e2 <HAL_TIM_ConfigClockSource+0x62>
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d06f      	beq.n	80037c0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80036e0:	e078      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80036e2:	2b20      	cmp	r3, #32
 80036e4:	d06c      	beq.n	80037c0 <HAL_TIM_ConfigClockSource+0x140>
 80036e6:	2b30      	cmp	r3, #48	; 0x30
 80036e8:	d06a      	beq.n	80037c0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80036ea:	e073      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80036ec:	2b70      	cmp	r3, #112	; 0x70
 80036ee:	d00d      	beq.n	800370c <HAL_TIM_ConfigClockSource+0x8c>
 80036f0:	2b70      	cmp	r3, #112	; 0x70
 80036f2:	d804      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x7e>
 80036f4:	2b50      	cmp	r3, #80	; 0x50
 80036f6:	d033      	beq.n	8003760 <HAL_TIM_ConfigClockSource+0xe0>
 80036f8:	2b60      	cmp	r3, #96	; 0x60
 80036fa:	d041      	beq.n	8003780 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80036fc:	e06a      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80036fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003702:	d066      	beq.n	80037d2 <HAL_TIM_ConfigClockSource+0x152>
 8003704:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003708:	d017      	beq.n	800373a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800370a:	e063      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6818      	ldr	r0, [r3, #0]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	6899      	ldr	r1, [r3, #8]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f000 fb5a 	bl	8003dd4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800372e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	609a      	str	r2, [r3, #8]
      break;
 8003738:	e04c      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6818      	ldr	r0, [r3, #0]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6899      	ldr	r1, [r3, #8]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f000 fb43 	bl	8003dd4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800375c:	609a      	str	r2, [r3, #8]
      break;
 800375e:	e039      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6818      	ldr	r0, [r3, #0]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	6859      	ldr	r1, [r3, #4]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	461a      	mov	r2, r3
 800376e:	f000 fab7 	bl	8003ce0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2150      	movs	r1, #80	; 0x50
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fb10 	bl	8003d9e <TIM_ITRx_SetConfig>
      break;
 800377e:	e029      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6818      	ldr	r0, [r3, #0]
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	6859      	ldr	r1, [r3, #4]
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	461a      	mov	r2, r3
 800378e:	f000 fad6 	bl	8003d3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2160      	movs	r1, #96	; 0x60
 8003798:	4618      	mov	r0, r3
 800379a:	f000 fb00 	bl	8003d9e <TIM_ITRx_SetConfig>
      break;
 800379e:	e019      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	6859      	ldr	r1, [r3, #4]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	461a      	mov	r2, r3
 80037ae:	f000 fa97 	bl	8003ce0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2140      	movs	r1, #64	; 0x40
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 faf0 	bl	8003d9e <TIM_ITRx_SetConfig>
      break;
 80037be:	e009      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4619      	mov	r1, r3
 80037ca:	4610      	mov	r0, r2
 80037cc:	f000 fae7 	bl	8003d9e <TIM_ITRx_SetConfig>
      break;
 80037d0:	e000      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80037d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr

0800382a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a40      	ldr	r2, [pc, #256]	; (8003954 <TIM_Base_SetConfig+0x114>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d013      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800385e:	d00f      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a3d      	ldr	r2, [pc, #244]	; (8003958 <TIM_Base_SetConfig+0x118>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d00b      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a3c      	ldr	r2, [pc, #240]	; (800395c <TIM_Base_SetConfig+0x11c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d007      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a3b      	ldr	r2, [pc, #236]	; (8003960 <TIM_Base_SetConfig+0x120>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d003      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a3a      	ldr	r2, [pc, #232]	; (8003964 <TIM_Base_SetConfig+0x124>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d108      	bne.n	8003892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2f      	ldr	r2, [pc, #188]	; (8003954 <TIM_Base_SetConfig+0x114>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d02b      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a0:	d027      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a2c      	ldr	r2, [pc, #176]	; (8003958 <TIM_Base_SetConfig+0x118>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d023      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a2b      	ldr	r2, [pc, #172]	; (800395c <TIM_Base_SetConfig+0x11c>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d01f      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a2a      	ldr	r2, [pc, #168]	; (8003960 <TIM_Base_SetConfig+0x120>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d01b      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a29      	ldr	r2, [pc, #164]	; (8003964 <TIM_Base_SetConfig+0x124>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d017      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a28      	ldr	r2, [pc, #160]	; (8003968 <TIM_Base_SetConfig+0x128>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d013      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a27      	ldr	r2, [pc, #156]	; (800396c <TIM_Base_SetConfig+0x12c>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d00f      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a26      	ldr	r2, [pc, #152]	; (8003970 <TIM_Base_SetConfig+0x130>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00b      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a25      	ldr	r2, [pc, #148]	; (8003974 <TIM_Base_SetConfig+0x134>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d007      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a24      	ldr	r2, [pc, #144]	; (8003978 <TIM_Base_SetConfig+0x138>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d003      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a23      	ldr	r2, [pc, #140]	; (800397c <TIM_Base_SetConfig+0x13c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d108      	bne.n	8003904 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a0a      	ldr	r2, [pc, #40]	; (8003954 <TIM_Base_SetConfig+0x114>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d003      	beq.n	8003938 <TIM_Base_SetConfig+0xf8>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a0c      	ldr	r2, [pc, #48]	; (8003964 <TIM_Base_SetConfig+0x124>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d103      	bne.n	8003940 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	615a      	str	r2, [r3, #20]
}
 8003946:	bf00      	nop
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	40010000 	.word	0x40010000
 8003958:	40000400 	.word	0x40000400
 800395c:	40000800 	.word	0x40000800
 8003960:	40000c00 	.word	0x40000c00
 8003964:	40010400 	.word	0x40010400
 8003968:	40014000 	.word	0x40014000
 800396c:	40014400 	.word	0x40014400
 8003970:	40014800 	.word	0x40014800
 8003974:	40001800 	.word	0x40001800
 8003978:	40001c00 	.word	0x40001c00
 800397c:	40002000 	.word	0x40002000

08003980 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	f023 0201 	bic.w	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0303 	bic.w	r3, r3, #3
 80039b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4313      	orrs	r3, r2
 80039c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f023 0302 	bic.w	r3, r3, #2
 80039c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a20      	ldr	r2, [pc, #128]	; (8003a58 <TIM_OC1_SetConfig+0xd8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d003      	beq.n	80039e4 <TIM_OC1_SetConfig+0x64>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a1f      	ldr	r2, [pc, #124]	; (8003a5c <TIM_OC1_SetConfig+0xdc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d10c      	bne.n	80039fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f023 0308 	bic.w	r3, r3, #8
 80039ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f023 0304 	bic.w	r3, r3, #4
 80039fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a15      	ldr	r2, [pc, #84]	; (8003a58 <TIM_OC1_SetConfig+0xd8>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d003      	beq.n	8003a0e <TIM_OC1_SetConfig+0x8e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a14      	ldr	r2, [pc, #80]	; (8003a5c <TIM_OC1_SetConfig+0xdc>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d111      	bne.n	8003a32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	621a      	str	r2, [r3, #32]
}
 8003a4c:	bf00      	nop
 8003a4e:	371c      	adds	r7, #28
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	40010400 	.word	0x40010400

08003a60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	f023 0210 	bic.w	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	021b      	lsls	r3, r3, #8
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f023 0320 	bic.w	r3, r3, #32
 8003aaa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a22      	ldr	r2, [pc, #136]	; (8003b44 <TIM_OC2_SetConfig+0xe4>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d003      	beq.n	8003ac8 <TIM_OC2_SetConfig+0x68>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a21      	ldr	r2, [pc, #132]	; (8003b48 <TIM_OC2_SetConfig+0xe8>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d10d      	bne.n	8003ae4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	011b      	lsls	r3, r3, #4
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ae2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a17      	ldr	r2, [pc, #92]	; (8003b44 <TIM_OC2_SetConfig+0xe4>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d003      	beq.n	8003af4 <TIM_OC2_SetConfig+0x94>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a16      	ldr	r2, [pc, #88]	; (8003b48 <TIM_OC2_SetConfig+0xe8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d113      	bne.n	8003b1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003afa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	621a      	str	r2, [r3, #32]
}
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	40010000 	.word	0x40010000
 8003b48:	40010400 	.word	0x40010400

08003b4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b087      	sub	sp, #28
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0303 	bic.w	r3, r3, #3
 8003b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	021b      	lsls	r3, r3, #8
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a21      	ldr	r2, [pc, #132]	; (8003c2c <TIM_OC3_SetConfig+0xe0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d003      	beq.n	8003bb2 <TIM_OC3_SetConfig+0x66>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a20      	ldr	r2, [pc, #128]	; (8003c30 <TIM_OC3_SetConfig+0xe4>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d10d      	bne.n	8003bce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	021b      	lsls	r3, r3, #8
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a16      	ldr	r2, [pc, #88]	; (8003c2c <TIM_OC3_SetConfig+0xe0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d003      	beq.n	8003bde <TIM_OC3_SetConfig+0x92>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a15      	ldr	r2, [pc, #84]	; (8003c30 <TIM_OC3_SetConfig+0xe4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d113      	bne.n	8003c06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	011b      	lsls	r3, r3, #4
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	621a      	str	r2, [r3, #32]
}
 8003c20:	bf00      	nop
 8003c22:	371c      	adds	r7, #28
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40010400 	.word	0x40010400

08003c34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	021b      	lsls	r3, r3, #8
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	031b      	lsls	r3, r3, #12
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a12      	ldr	r2, [pc, #72]	; (8003cd8 <TIM_OC4_SetConfig+0xa4>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d003      	beq.n	8003c9c <TIM_OC4_SetConfig+0x68>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a11      	ldr	r2, [pc, #68]	; (8003cdc <TIM_OC4_SetConfig+0xa8>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d109      	bne.n	8003cb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ca2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	019b      	lsls	r3, r3, #6
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	621a      	str	r2, [r3, #32]
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	40010000 	.word	0x40010000
 8003cdc:	40010400 	.word	0x40010400

08003ce0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	f023 0201 	bic.w	r2, r3, #1
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	f023 030a 	bic.w	r3, r3, #10
 8003d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	621a      	str	r2, [r3, #32]
}
 8003d32:	bf00      	nop
 8003d34:	371c      	adds	r7, #28
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b087      	sub	sp, #28
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	f023 0210 	bic.w	r2, r3, #16
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	031b      	lsls	r3, r3, #12
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	621a      	str	r2, [r3, #32]
}
 8003d92:	bf00      	nop
 8003d94:	371c      	adds	r7, #28
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b085      	sub	sp, #20
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003db4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f043 0307 	orr.w	r3, r3, #7
 8003dc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	609a      	str	r2, [r3, #8]
}
 8003dc8:	bf00      	nop
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b087      	sub	sp, #28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	021a      	lsls	r2, r3, #8
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	609a      	str	r2, [r3, #8]
}
 8003e08:	bf00      	nop
 8003e0a:	371c      	adds	r7, #28
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b087      	sub	sp, #28
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	f003 031f 	and.w	r3, r3, #31
 8003e26:	2201      	movs	r2, #1
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6a1a      	ldr	r2, [r3, #32]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	43db      	mvns	r3, r3
 8003e36:	401a      	ands	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6a1a      	ldr	r2, [r3, #32]
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	f003 031f 	and.w	r3, r3, #31
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	621a      	str	r2, [r3, #32]
}
 8003e52:	bf00      	nop
 8003e54:	371c      	adds	r7, #28
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
 8003e66:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d101      	bne.n	8003e76 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e72:	2302      	movs	r3, #2
 8003e74:	e032      	b.n	8003edc <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2202      	movs	r2, #2
 8003e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003eae:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	68ba      	ldr	r2, [r7, #8]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e03f      	b.n	8003fa2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d106      	bne.n	8003f3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f002 f898 	bl	800606c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2224      	movs	r2, #36	; 0x24
 8003f40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f90b 	bl	8004170 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695a      	ldr	r2, [r3, #20]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b088      	sub	sp, #32
 8003fae:	af02      	add	r7, sp, #8
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	603b      	str	r3, [r7, #0]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	f040 8083 	bne.w	80040d2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_UART_Transmit+0x2e>
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e07b      	b.n	80040d4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d101      	bne.n	8003fea <HAL_UART_Transmit+0x40>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e074      	b.n	80040d4 <HAL_UART_Transmit+0x12a>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2221      	movs	r2, #33	; 0x21
 8003ffc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004000:	f7fc ffd8 	bl	8000fb4 <HAL_GetTick>
 8004004:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	88fa      	ldrh	r2, [r7, #6]
 800400a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	88fa      	ldrh	r2, [r7, #6]
 8004010:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004012:	e042      	b.n	800409a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800402a:	d122      	bne.n	8004072 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	2200      	movs	r2, #0
 8004034:	2180      	movs	r1, #128	; 0x80
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f850 	bl	80040dc <UART_WaitOnFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e046      	b.n	80040d4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004058:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d103      	bne.n	800406a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	3302      	adds	r3, #2
 8004066:	60bb      	str	r3, [r7, #8]
 8004068:	e017      	b.n	800409a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	3301      	adds	r3, #1
 800406e:	60bb      	str	r3, [r7, #8]
 8004070:	e013      	b.n	800409a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2200      	movs	r2, #0
 800407a:	2180      	movs	r1, #128	; 0x80
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f000 f82d 	bl	80040dc <UART_WaitOnFlagUntilTimeout>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e023      	b.n	80040d4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	1c5a      	adds	r2, r3, #1
 8004090:	60ba      	str	r2, [r7, #8]
 8004092:	781a      	ldrb	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800409e:	b29b      	uxth	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1b7      	bne.n	8004014 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	2200      	movs	r2, #0
 80040ac:	2140      	movs	r1, #64	; 0x40
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f814 	bl	80040dc <UART_WaitOnFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e00a      	b.n	80040d4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e000      	b.n	80040d4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80040d2:	2302      	movs	r3, #2
  }
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	4613      	mov	r3, r2
 80040ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ec:	e02c      	b.n	8004148 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f4:	d028      	beq.n	8004148 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d007      	beq.n	800410c <UART_WaitOnFlagUntilTimeout+0x30>
 80040fc:	f7fc ff5a 	bl	8000fb4 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	429a      	cmp	r2, r3
 800410a:	d21d      	bcs.n	8004148 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68da      	ldr	r2, [r3, #12]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800411a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695a      	ldr	r2, [r3, #20]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0201 	bic.w	r2, r2, #1
 800412a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e00f      	b.n	8004168 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	4013      	ands	r3, r2
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	429a      	cmp	r2, r3
 8004156:	bf0c      	ite	eq
 8004158:	2301      	moveq	r3, #1
 800415a:	2300      	movne	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	461a      	mov	r2, r3
 8004160:	79fb      	ldrb	r3, [r7, #7]
 8004162:	429a      	cmp	r2, r3
 8004164:	d0c3      	beq.n	80040ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004170:	b5b0      	push	{r4, r5, r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689a      	ldr	r2, [r3, #8]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80041b0:	f023 030c 	bic.w	r3, r3, #12
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6812      	ldr	r2, [r2, #0]
 80041b8:	68f9      	ldr	r1, [r7, #12]
 80041ba:	430b      	orrs	r3, r1
 80041bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	699a      	ldr	r2, [r3, #24]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041dc:	f040 80e4 	bne.w	80043a8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4aab      	ldr	r2, [pc, #684]	; (8004494 <UART_SetConfig+0x324>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d004      	beq.n	80041f4 <UART_SetConfig+0x84>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4aaa      	ldr	r2, [pc, #680]	; (8004498 <UART_SetConfig+0x328>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d16c      	bne.n	80042ce <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80041f4:	f7fe f982 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 80041f8:	4602      	mov	r2, r0
 80041fa:	4613      	mov	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4413      	add	r3, r2
 8004200:	009a      	lsls	r2, r3, #2
 8004202:	441a      	add	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	005b      	lsls	r3, r3, #1
 800420a:	fbb2 f3f3 	udiv	r3, r2, r3
 800420e:	4aa3      	ldr	r2, [pc, #652]	; (800449c <UART_SetConfig+0x32c>)
 8004210:	fba2 2303 	umull	r2, r3, r2, r3
 8004214:	095b      	lsrs	r3, r3, #5
 8004216:	011c      	lsls	r4, r3, #4
 8004218:	f7fe f970 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 800421c:	4602      	mov	r2, r0
 800421e:	4613      	mov	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4413      	add	r3, r2
 8004224:	009a      	lsls	r2, r3, #2
 8004226:	441a      	add	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004232:	f7fe f963 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 8004236:	4602      	mov	r2, r0
 8004238:	4613      	mov	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	009a      	lsls	r2, r3, #2
 8004240:	441a      	add	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	fbb2 f3f3 	udiv	r3, r2, r3
 800424c:	4a93      	ldr	r2, [pc, #588]	; (800449c <UART_SetConfig+0x32c>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	095b      	lsrs	r3, r3, #5
 8004254:	2264      	movs	r2, #100	; 0x64
 8004256:	fb02 f303 	mul.w	r3, r2, r3
 800425a:	1aeb      	subs	r3, r5, r3
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	3332      	adds	r3, #50	; 0x32
 8004260:	4a8e      	ldr	r2, [pc, #568]	; (800449c <UART_SetConfig+0x32c>)
 8004262:	fba2 2303 	umull	r2, r3, r2, r3
 8004266:	095b      	lsrs	r3, r3, #5
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800426e:	441c      	add	r4, r3
 8004270:	f7fe f944 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 8004274:	4602      	mov	r2, r0
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	009a      	lsls	r2, r3, #2
 800427e:	441a      	add	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	fbb2 f5f3 	udiv	r5, r2, r3
 800428a:	f7fe f937 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 800428e:	4602      	mov	r2, r0
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	009a      	lsls	r2, r3, #2
 8004298:	441a      	add	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a4:	4a7d      	ldr	r2, [pc, #500]	; (800449c <UART_SetConfig+0x32c>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	095b      	lsrs	r3, r3, #5
 80042ac:	2264      	movs	r2, #100	; 0x64
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	1aeb      	subs	r3, r5, r3
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	3332      	adds	r3, #50	; 0x32
 80042b8:	4a78      	ldr	r2, [pc, #480]	; (800449c <UART_SetConfig+0x32c>)
 80042ba:	fba2 2303 	umull	r2, r3, r2, r3
 80042be:	095b      	lsrs	r3, r3, #5
 80042c0:	f003 0207 	and.w	r2, r3, #7
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4422      	add	r2, r4
 80042ca:	609a      	str	r2, [r3, #8]
 80042cc:	e154      	b.n	8004578 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80042ce:	f7fe f901 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 80042d2:	4602      	mov	r2, r0
 80042d4:	4613      	mov	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	009a      	lsls	r2, r3, #2
 80042dc:	441a      	add	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e8:	4a6c      	ldr	r2, [pc, #432]	; (800449c <UART_SetConfig+0x32c>)
 80042ea:	fba2 2303 	umull	r2, r3, r2, r3
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	011c      	lsls	r4, r3, #4
 80042f2:	f7fe f8ef 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 80042f6:	4602      	mov	r2, r0
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	009a      	lsls	r2, r3, #2
 8004300:	441a      	add	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	fbb2 f5f3 	udiv	r5, r2, r3
 800430c:	f7fe f8e2 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 8004310:	4602      	mov	r2, r0
 8004312:	4613      	mov	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4413      	add	r3, r2
 8004318:	009a      	lsls	r2, r3, #2
 800431a:	441a      	add	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	fbb2 f3f3 	udiv	r3, r2, r3
 8004326:	4a5d      	ldr	r2, [pc, #372]	; (800449c <UART_SetConfig+0x32c>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	095b      	lsrs	r3, r3, #5
 800432e:	2264      	movs	r2, #100	; 0x64
 8004330:	fb02 f303 	mul.w	r3, r2, r3
 8004334:	1aeb      	subs	r3, r5, r3
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	3332      	adds	r3, #50	; 0x32
 800433a:	4a58      	ldr	r2, [pc, #352]	; (800449c <UART_SetConfig+0x32c>)
 800433c:	fba2 2303 	umull	r2, r3, r2, r3
 8004340:	095b      	lsrs	r3, r3, #5
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004348:	441c      	add	r4, r3
 800434a:	f7fe f8c3 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 800434e:	4602      	mov	r2, r0
 8004350:	4613      	mov	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4413      	add	r3, r2
 8004356:	009a      	lsls	r2, r3, #2
 8004358:	441a      	add	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	fbb2 f5f3 	udiv	r5, r2, r3
 8004364:	f7fe f8b6 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 8004368:	4602      	mov	r2, r0
 800436a:	4613      	mov	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4413      	add	r3, r2
 8004370:	009a      	lsls	r2, r3, #2
 8004372:	441a      	add	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	005b      	lsls	r3, r3, #1
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	4a47      	ldr	r2, [pc, #284]	; (800449c <UART_SetConfig+0x32c>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	095b      	lsrs	r3, r3, #5
 8004386:	2264      	movs	r2, #100	; 0x64
 8004388:	fb02 f303 	mul.w	r3, r2, r3
 800438c:	1aeb      	subs	r3, r5, r3
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	3332      	adds	r3, #50	; 0x32
 8004392:	4a42      	ldr	r2, [pc, #264]	; (800449c <UART_SetConfig+0x32c>)
 8004394:	fba2 2303 	umull	r2, r3, r2, r3
 8004398:	095b      	lsrs	r3, r3, #5
 800439a:	f003 0207 	and.w	r2, r3, #7
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4422      	add	r2, r4
 80043a4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80043a6:	e0e7      	b.n	8004578 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a39      	ldr	r2, [pc, #228]	; (8004494 <UART_SetConfig+0x324>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d004      	beq.n	80043bc <UART_SetConfig+0x24c>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a38      	ldr	r2, [pc, #224]	; (8004498 <UART_SetConfig+0x328>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d171      	bne.n	80044a0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80043bc:	f7fe f89e 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 80043c0:	4602      	mov	r2, r0
 80043c2:	4613      	mov	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4413      	add	r3, r2
 80043c8:	009a      	lsls	r2, r3, #2
 80043ca:	441a      	add	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d6:	4a31      	ldr	r2, [pc, #196]	; (800449c <UART_SetConfig+0x32c>)
 80043d8:	fba2 2303 	umull	r2, r3, r2, r3
 80043dc:	095b      	lsrs	r3, r3, #5
 80043de:	011c      	lsls	r4, r3, #4
 80043e0:	f7fe f88c 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 80043e4:	4602      	mov	r2, r0
 80043e6:	4613      	mov	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4413      	add	r3, r2
 80043ec:	009a      	lsls	r2, r3, #2
 80043ee:	441a      	add	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	fbb2 f5f3 	udiv	r5, r2, r3
 80043fa:	f7fe f87f 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 80043fe:	4602      	mov	r2, r0
 8004400:	4613      	mov	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4413      	add	r3, r2
 8004406:	009a      	lsls	r2, r3, #2
 8004408:	441a      	add	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	fbb2 f3f3 	udiv	r3, r2, r3
 8004414:	4a21      	ldr	r2, [pc, #132]	; (800449c <UART_SetConfig+0x32c>)
 8004416:	fba2 2303 	umull	r2, r3, r2, r3
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	2264      	movs	r2, #100	; 0x64
 800441e:	fb02 f303 	mul.w	r3, r2, r3
 8004422:	1aeb      	subs	r3, r5, r3
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	3332      	adds	r3, #50	; 0x32
 8004428:	4a1c      	ldr	r2, [pc, #112]	; (800449c <UART_SetConfig+0x32c>)
 800442a:	fba2 2303 	umull	r2, r3, r2, r3
 800442e:	095b      	lsrs	r3, r3, #5
 8004430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004434:	441c      	add	r4, r3
 8004436:	f7fe f861 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 800443a:	4602      	mov	r2, r0
 800443c:	4613      	mov	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	009a      	lsls	r2, r3, #2
 8004444:	441a      	add	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004450:	f7fe f854 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 8004454:	4602      	mov	r2, r0
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	009a      	lsls	r2, r3, #2
 800445e:	441a      	add	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	fbb2 f3f3 	udiv	r3, r2, r3
 800446a:	4a0c      	ldr	r2, [pc, #48]	; (800449c <UART_SetConfig+0x32c>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	095b      	lsrs	r3, r3, #5
 8004472:	2264      	movs	r2, #100	; 0x64
 8004474:	fb02 f303 	mul.w	r3, r2, r3
 8004478:	1aeb      	subs	r3, r5, r3
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	3332      	adds	r3, #50	; 0x32
 800447e:	4a07      	ldr	r2, [pc, #28]	; (800449c <UART_SetConfig+0x32c>)
 8004480:	fba2 2303 	umull	r2, r3, r2, r3
 8004484:	095b      	lsrs	r3, r3, #5
 8004486:	f003 020f 	and.w	r2, r3, #15
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4422      	add	r2, r4
 8004490:	609a      	str	r2, [r3, #8]
 8004492:	e071      	b.n	8004578 <UART_SetConfig+0x408>
 8004494:	40011000 	.word	0x40011000
 8004498:	40011400 	.word	0x40011400
 800449c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80044a0:	f7fe f818 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 80044a4:	4602      	mov	r2, r0
 80044a6:	4613      	mov	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4413      	add	r3, r2
 80044ac:	009a      	lsls	r2, r3, #2
 80044ae:	441a      	add	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ba:	4a31      	ldr	r2, [pc, #196]	; (8004580 <UART_SetConfig+0x410>)
 80044bc:	fba2 2303 	umull	r2, r3, r2, r3
 80044c0:	095b      	lsrs	r3, r3, #5
 80044c2:	011c      	lsls	r4, r3, #4
 80044c4:	f7fe f806 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 80044c8:	4602      	mov	r2, r0
 80044ca:	4613      	mov	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4413      	add	r3, r2
 80044d0:	009a      	lsls	r2, r3, #2
 80044d2:	441a      	add	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	fbb2 f5f3 	udiv	r5, r2, r3
 80044de:	f7fd fff9 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 80044e2:	4602      	mov	r2, r0
 80044e4:	4613      	mov	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4413      	add	r3, r2
 80044ea:	009a      	lsls	r2, r3, #2
 80044ec:	441a      	add	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f8:	4a21      	ldr	r2, [pc, #132]	; (8004580 <UART_SetConfig+0x410>)
 80044fa:	fba2 2303 	umull	r2, r3, r2, r3
 80044fe:	095b      	lsrs	r3, r3, #5
 8004500:	2264      	movs	r2, #100	; 0x64
 8004502:	fb02 f303 	mul.w	r3, r2, r3
 8004506:	1aeb      	subs	r3, r5, r3
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	3332      	adds	r3, #50	; 0x32
 800450c:	4a1c      	ldr	r2, [pc, #112]	; (8004580 <UART_SetConfig+0x410>)
 800450e:	fba2 2303 	umull	r2, r3, r2, r3
 8004512:	095b      	lsrs	r3, r3, #5
 8004514:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004518:	441c      	add	r4, r3
 800451a:	f7fd ffdb 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 800451e:	4602      	mov	r2, r0
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	009a      	lsls	r2, r3, #2
 8004528:	441a      	add	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	fbb2 f5f3 	udiv	r5, r2, r3
 8004534:	f7fd ffce 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 8004538:	4602      	mov	r2, r0
 800453a:	4613      	mov	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	009a      	lsls	r2, r3, #2
 8004542:	441a      	add	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	fbb2 f3f3 	udiv	r3, r2, r3
 800454e:	4a0c      	ldr	r2, [pc, #48]	; (8004580 <UART_SetConfig+0x410>)
 8004550:	fba2 2303 	umull	r2, r3, r2, r3
 8004554:	095b      	lsrs	r3, r3, #5
 8004556:	2264      	movs	r2, #100	; 0x64
 8004558:	fb02 f303 	mul.w	r3, r2, r3
 800455c:	1aeb      	subs	r3, r5, r3
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	3332      	adds	r3, #50	; 0x32
 8004562:	4a07      	ldr	r2, [pc, #28]	; (8004580 <UART_SetConfig+0x410>)
 8004564:	fba2 2303 	umull	r2, r3, r2, r3
 8004568:	095b      	lsrs	r3, r3, #5
 800456a:	f003 020f 	and.w	r2, r3, #15
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4422      	add	r2, r4
 8004574:	609a      	str	r2, [r3, #8]
}
 8004576:	e7ff      	b.n	8004578 <UART_SetConfig+0x408>
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bdb0      	pop	{r4, r5, r7, pc}
 8004580:	51eb851f 	.word	0x51eb851f

08004584 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int c){
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  if(c == '\n'){
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b0a      	cmp	r3, #10
 8004590:	d108      	bne.n	80045a4 <__io_putchar+0x20>
    int _c = '\r';
 8004592:	230d      	movs	r3, #13
 8004594:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 8004596:	f107 010c 	add.w	r1, r7, #12
 800459a:	2301      	movs	r3, #1
 800459c:	2201      	movs	r2, #1
 800459e:	4807      	ldr	r0, [pc, #28]	; (80045bc <__io_putchar+0x38>)
 80045a0:	f7ff fd03 	bl	8003faa <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 80045a4:	1d39      	adds	r1, r7, #4
 80045a6:	2301      	movs	r3, #1
 80045a8:	2201      	movs	r2, #1
 80045aa:	4804      	ldr	r0, [pc, #16]	; (80045bc <__io_putchar+0x38>)
 80045ac:	f7ff fcfd 	bl	8003faa <HAL_UART_Transmit>
  return 0;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	200008ac 	.word	0x200008ac

080045c0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80045c0:	b5b0      	push	{r4, r5, r7, lr}
 80045c2:	b08a      	sub	sp, #40	; 0x28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef ConfigOC;
	ConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045c8:	2360      	movs	r3, #96	; 0x60
 80045ca:	60bb      	str	r3, [r7, #8]
	ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045cc:	2300      	movs	r3, #0
 80045ce:	613b      	str	r3, [r7, #16]
	ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61bb      	str	r3, [r7, #24]

	if(htim == &htim6){
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4aac      	ldr	r2, [pc, #688]	; (8004888 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	f040 8490 	bne.w	8004efe <HAL_TIM_PeriodElapsedCallback+0x93e>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);   //
		  break;
	  }
*/

		cnt_l = TIM4 -> CNT;
 80045de:	4bab      	ldr	r3, [pc, #684]	; (800488c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80045e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ea:	4ba9      	ldr	r3, [pc, #676]	; (8004890 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80045ec:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = TIM8 -> CNT;
 80045f0:	4ba8      	ldr	r3, [pc, #672]	; (8004894 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	ee07 3a90 	vmov	s15, r3
 80045f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045fc:	4ba6      	ldr	r3, [pc, #664]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80045fe:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_l > 40000) cnt_l = cnt_l - 65535;
 8004602:	4ba3      	ldr	r3, [pc, #652]	; (8004890 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004604:	edd3 7a00 	vldr	s15, [r3]
 8004608:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800489c <HAL_TIM_PeriodElapsedCallback+0x2dc>
 800460c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004614:	dd09      	ble.n	800462a <HAL_TIM_PeriodElapsedCallback+0x6a>
 8004616:	4b9e      	ldr	r3, [pc, #632]	; (8004890 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004618:	edd3 7a00 	vldr	s15, [r3]
 800461c:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80048a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8004620:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004624:	4b9a      	ldr	r3, [pc, #616]	; (8004890 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004626:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_r > 40000) cnt_r = cnt_r - 65535;
 800462a:	4b9b      	ldr	r3, [pc, #620]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800462c:	edd3 7a00 	vldr	s15, [r3]
 8004630:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 800489c <HAL_TIM_PeriodElapsedCallback+0x2dc>
 8004634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800463c:	dd09      	ble.n	8004652 <HAL_TIM_PeriodElapsedCallback+0x92>
 800463e:	4b96      	ldr	r3, [pc, #600]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004640:	edd3 7a00 	vldr	s15, [r3]
 8004644:	ed9f 7a96 	vldr	s14, [pc, #600]	; 80048a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8004648:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800464c:	4b92      	ldr	r3, [pc, #584]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800464e:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = cnt_r * -1;
 8004652:	4b91      	ldr	r3, [pc, #580]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004654:	edd3 7a00 	vldr	s15, [r3]
 8004658:	eef1 7a67 	vneg.f32	s15, s15
 800465c:	4b8e      	ldr	r3, [pc, #568]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800465e:	edc3 7a00 	vstr	s15, [r3]

		dist_l = dist_l + cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 8004662:	4b90      	ldr	r3, [pc, #576]	; (80048a4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f7fb ff66 	bl	8000538 <__aeabi_f2d>
 800466c:	4604      	mov	r4, r0
 800466e:	460d      	mov	r5, r1
 8004670:	4b87      	ldr	r3, [pc, #540]	; (8004890 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4618      	mov	r0, r3
 8004676:	f7fb ff5f 	bl	8000538 <__aeabi_f2d>
 800467a:	a37f      	add	r3, pc, #508	; (adr r3, 8004878 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004680:	f7fb ffb2 	bl	80005e8 <__aeabi_dmul>
 8004684:	4602      	mov	r2, r0
 8004686:	460b      	mov	r3, r1
 8004688:	4620      	mov	r0, r4
 800468a:	4629      	mov	r1, r5
 800468c:	f7fb fdf6 	bl	800027c <__adddf3>
 8004690:	4603      	mov	r3, r0
 8004692:	460c      	mov	r4, r1
 8004694:	4618      	mov	r0, r3
 8004696:	4621      	mov	r1, r4
 8004698:	f7fc fa56 	bl	8000b48 <__aeabi_d2f>
 800469c:	4602      	mov	r2, r0
 800469e:	4b81      	ldr	r3, [pc, #516]	; (80048a4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80046a0:	601a      	str	r2, [r3, #0]
		dist_r = dist_r + cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 80046a2:	4b81      	ldr	r3, [pc, #516]	; (80048a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fb ff46 	bl	8000538 <__aeabi_f2d>
 80046ac:	4604      	mov	r4, r0
 80046ae:	460d      	mov	r5, r1
 80046b0:	4b79      	ldr	r3, [pc, #484]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7fb ff3f 	bl	8000538 <__aeabi_f2d>
 80046ba:	a36f      	add	r3, pc, #444	; (adr r3, 8004878 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80046bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c0:	f7fb ff92 	bl	80005e8 <__aeabi_dmul>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	4620      	mov	r0, r4
 80046ca:	4629      	mov	r1, r5
 80046cc:	f7fb fdd6 	bl	800027c <__adddf3>
 80046d0:	4603      	mov	r3, r0
 80046d2:	460c      	mov	r4, r1
 80046d4:	4618      	mov	r0, r3
 80046d6:	4621      	mov	r1, r4
 80046d8:	f7fc fa36 	bl	8000b48 <__aeabi_d2f>
 80046dc:	4602      	mov	r2, r0
 80046de:	4b72      	ldr	r3, [pc, #456]	; (80048a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80046e0:	601a      	str	r2, [r3, #0]

		speed_l = cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 80046e2:	4b6b      	ldr	r3, [pc, #428]	; (8004890 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7fb ff26 	bl	8000538 <__aeabi_f2d>
 80046ec:	a362      	add	r3, pc, #392	; (adr r3, 8004878 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80046ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f2:	f7fb ff79 	bl	80005e8 <__aeabi_dmul>
 80046f6:	4603      	mov	r3, r0
 80046f8:	460c      	mov	r4, r1
 80046fa:	4618      	mov	r0, r3
 80046fc:	4621      	mov	r1, r4
 80046fe:	a360      	add	r3, pc, #384	; (adr r3, 8004880 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004704:	f7fc f89a 	bl	800083c <__aeabi_ddiv>
 8004708:	4603      	mov	r3, r0
 800470a:	460c      	mov	r4, r1
 800470c:	4618      	mov	r0, r3
 800470e:	4621      	mov	r1, r4
 8004710:	f7fc fa1a 	bl	8000b48 <__aeabi_d2f>
 8004714:	4602      	mov	r2, r0
 8004716:	4b65      	ldr	r3, [pc, #404]	; (80048ac <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004718:	601a      	str	r2, [r3, #0]
		speed_r = cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 800471a:	4b5f      	ldr	r3, [pc, #380]	; (8004898 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f7fb ff0a 	bl	8000538 <__aeabi_f2d>
 8004724:	a354      	add	r3, pc, #336	; (adr r3, 8004878 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800472a:	f7fb ff5d 	bl	80005e8 <__aeabi_dmul>
 800472e:	4603      	mov	r3, r0
 8004730:	460c      	mov	r4, r1
 8004732:	4618      	mov	r0, r3
 8004734:	4621      	mov	r1, r4
 8004736:	a352      	add	r3, pc, #328	; (adr r3, 8004880 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473c:	f7fc f87e 	bl	800083c <__aeabi_ddiv>
 8004740:	4603      	mov	r3, r0
 8004742:	460c      	mov	r4, r1
 8004744:	4618      	mov	r0, r3
 8004746:	4621      	mov	r1, r4
 8004748:	f7fc f9fe 	bl	8000b48 <__aeabi_d2f>
 800474c:	4602      	mov	r2, r0
 800474e:	4b58      	ldr	r3, [pc, #352]	; (80048b0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004750:	601a      	str	r2, [r3, #0]

		TIM4 -> CNT = 0;
 8004752:	4b4e      	ldr	r3, [pc, #312]	; (800488c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8004754:	2200      	movs	r2, #0
 8004756:	625a      	str	r2, [r3, #36]	; 0x24
		TIM8 -> CNT = 0;
 8004758:	4b4e      	ldr	r3, [pc, #312]	; (8004894 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800475a:	2200      	movs	r2, #0
 800475c:	625a      	str	r2, [r3, #36]	; 0x24

		if(MF.FLAG.DRV){
 800475e:	4b55      	ldr	r3, [pc, #340]	; (80048b4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8004760:	881b      	ldrh	r3, [r3, #0]
 8004762:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	f000 81ac 	beq.w	8004ac6 <HAL_TIM_PeriodElapsedCallback+0x506>
			target_speed_l += accel_l * 0.001;
 800476e:	4b52      	ldr	r3, [pc, #328]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f7fb fee0 	bl	8000538 <__aeabi_f2d>
 8004778:	4604      	mov	r4, r0
 800477a:	460d      	mov	r5, r1
 800477c:	4b4f      	ldr	r3, [pc, #316]	; (80048bc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f7fb fed9 	bl	8000538 <__aeabi_f2d>
 8004786:	a33e      	add	r3, pc, #248	; (adr r3, 8004880 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478c:	f7fb ff2c 	bl	80005e8 <__aeabi_dmul>
 8004790:	4602      	mov	r2, r0
 8004792:	460b      	mov	r3, r1
 8004794:	4620      	mov	r0, r4
 8004796:	4629      	mov	r1, r5
 8004798:	f7fb fd70 	bl	800027c <__adddf3>
 800479c:	4603      	mov	r3, r0
 800479e:	460c      	mov	r4, r1
 80047a0:	4618      	mov	r0, r3
 80047a2:	4621      	mov	r1, r4
 80047a4:	f7fc f9d0 	bl	8000b48 <__aeabi_d2f>
 80047a8:	4602      	mov	r2, r0
 80047aa:	4b43      	ldr	r3, [pc, #268]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80047ac:	601a      	str	r2, [r3, #0]
			target_speed_l = max(min(target_speed_l, target_speed_max_l), target_speed_min_l);
 80047ae:	4b42      	ldr	r3, [pc, #264]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80047b0:	ed93 7a00 	vldr	s14, [r3]
 80047b4:	4b42      	ldr	r3, [pc, #264]	; (80048c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80047b6:	edd3 7a00 	vldr	s15, [r3]
 80047ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c2:	dd03      	ble.n	80047cc <HAL_TIM_PeriodElapsedCallback+0x20c>
 80047c4:	4b3e      	ldr	r3, [pc, #248]	; (80048c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80047c6:	edd3 7a00 	vldr	s15, [r3]
 80047ca:	e002      	b.n	80047d2 <HAL_TIM_PeriodElapsedCallback+0x212>
 80047cc:	4b3a      	ldr	r3, [pc, #232]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80047ce:	edd3 7a00 	vldr	s15, [r3]
 80047d2:	4b3c      	ldr	r3, [pc, #240]	; (80048c4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80047d4:	ed93 7a00 	vldr	s14, [r3]
 80047d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e0:	dd10      	ble.n	8004804 <HAL_TIM_PeriodElapsedCallback+0x244>
 80047e2:	4b35      	ldr	r3, [pc, #212]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80047e4:	ed93 7a00 	vldr	s14, [r3]
 80047e8:	4b35      	ldr	r3, [pc, #212]	; (80048c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80047ea:	edd3 7a00 	vldr	s15, [r3]
 80047ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f6:	dd02      	ble.n	80047fe <HAL_TIM_PeriodElapsedCallback+0x23e>
 80047f8:	4b31      	ldr	r3, [pc, #196]	; (80048c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	e004      	b.n	8004808 <HAL_TIM_PeriodElapsedCallback+0x248>
 80047fe:	4b2e      	ldr	r3, [pc, #184]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	e001      	b.n	8004808 <HAL_TIM_PeriodElapsedCallback+0x248>
 8004804:	4b2f      	ldr	r3, [pc, #188]	; (80048c4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a2b      	ldr	r2, [pc, #172]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800480a:	6013      	str	r3, [r2, #0]
			epsilon_l = target_speed_l - speed_l;
 800480c:	4b2a      	ldr	r3, [pc, #168]	; (80048b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800480e:	ed93 7a00 	vldr	s14, [r3]
 8004812:	4b26      	ldr	r3, [pc, #152]	; (80048ac <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004814:	edd3 7a00 	vldr	s15, [r3]
 8004818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800481c:	4b2a      	ldr	r3, [pc, #168]	; (80048c8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800481e:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 8004822:	4b2a      	ldr	r3, [pc, #168]	; (80048cc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8004824:	ed93 7a00 	vldr	s14, [r3]
 8004828:	4b27      	ldr	r3, [pc, #156]	; (80048c8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800482a:	edd3 7a00 	vldr	s15, [r3]
 800482e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004832:	4b27      	ldr	r3, [pc, #156]	; (80048d0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8004834:	edc3 7a00 	vstr	s15, [r3]
			if(pulse_l > 0){
 8004838:	4b25      	ldr	r3, [pc, #148]	; (80048d0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800483a:	edd3 7a00 	vldr	s15, [r3]
 800483e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004846:	dd47      	ble.n	80048d8 <HAL_TIM_PeriodElapsedCallback+0x318>
				drive_dir(0, 0);
 8004848:	2100      	movs	r1, #0
 800484a:	2000      	movs	r0, #0
 800484c:	f001 f960 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = pulse_l;
 8004850:	4b1f      	ldr	r3, [pc, #124]	; (80048d0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8004852:	edd3 7a00 	vldr	s15, [r3]
 8004856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800485a:	ee17 3a90 	vmov	r3, s15
 800485e:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8004860:	f107 0308 	add.w	r3, r7, #8
 8004864:	2200      	movs	r2, #0
 8004866:	4619      	mov	r1, r3
 8004868:	481a      	ldr	r0, [pc, #104]	; (80048d4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800486a:	f7fe fe43 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800486e:	2100      	movs	r1, #0
 8004870:	4818      	ldr	r0, [pc, #96]	; (80048d4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8004872:	f7fe fc2f 	bl	80030d4 <HAL_TIM_PWM_Start>
 8004876:	e050      	b.n	800491a <HAL_TIM_PeriodElapsedCallback+0x35a>
 8004878:	c1239813 	.word	0xc1239813
 800487c:	3f54e844 	.word	0x3f54e844
 8004880:	d2f1a9fc 	.word	0xd2f1a9fc
 8004884:	3f50624d 	.word	0x3f50624d
 8004888:	200008f0 	.word	0x200008f0
 800488c:	40000800 	.word	0x40000800
 8004890:	200000a0 	.word	0x200000a0
 8004894:	40010400 	.word	0x40010400
 8004898:	20000094 	.word	0x20000094
 800489c:	471c4000 	.word	0x471c4000
 80048a0:	477fff00 	.word	0x477fff00
 80048a4:	200000a4 	.word	0x200000a4
 80048a8:	20000098 	.word	0x20000098
 80048ac:	200000a8 	.word	0x200000a8
 80048b0:	2000009c 	.word	0x2000009c
 80048b4:	20000978 	.word	0x20000978
 80048b8:	200000d0 	.word	0x200000d0
 80048bc:	200000c8 	.word	0x200000c8
 80048c0:	200000bc 	.word	0x200000bc
 80048c4:	200000b8 	.word	0x200000b8
 80048c8:	200000e8 	.word	0x200000e8
 80048cc:	20000008 	.word	0x20000008
 80048d0:	200008ec 	.word	0x200008ec
 80048d4:	20000934 	.word	0x20000934
			}
			else if(pulse_l < 0){
 80048d8:	4bbd      	ldr	r3, [pc, #756]	; (8004bd0 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80048da:	edd3 7a00 	vldr	s15, [r3]
 80048de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80048e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e6:	d518      	bpl.n	800491a <HAL_TIM_PeriodElapsedCallback+0x35a>
				drive_dir(0, 1);
 80048e8:	2101      	movs	r1, #1
 80048ea:	2000      	movs	r0, #0
 80048ec:	f001 f910 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = -pulse_l;
 80048f0:	4bb7      	ldr	r3, [pc, #732]	; (8004bd0 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80048f2:	edd3 7a00 	vldr	s15, [r3]
 80048f6:	eef1 7a67 	vneg.f32	s15, s15
 80048fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048fe:	ee17 3a90 	vmov	r3, s15
 8004902:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8004904:	f107 0308 	add.w	r3, r7, #8
 8004908:	2200      	movs	r2, #0
 800490a:	4619      	mov	r1, r3
 800490c:	48b1      	ldr	r0, [pc, #708]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x614>)
 800490e:	f7fe fdf1 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8004912:	2100      	movs	r1, #0
 8004914:	48af      	ldr	r0, [pc, #700]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x614>)
 8004916:	f7fe fbdd 	bl	80030d4 <HAL_TIM_PWM_Start>
			}

			target_speed_r += accel_r * 0.001;
 800491a:	4baf      	ldr	r3, [pc, #700]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7fb fe0a 	bl	8000538 <__aeabi_f2d>
 8004924:	4604      	mov	r4, r0
 8004926:	460d      	mov	r5, r1
 8004928:	4bac      	ldr	r3, [pc, #688]	; (8004bdc <HAL_TIM_PeriodElapsedCallback+0x61c>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f7fb fe03 	bl	8000538 <__aeabi_f2d>
 8004932:	a3a3      	add	r3, pc, #652	; (adr r3, 8004bc0 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8004934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004938:	f7fb fe56 	bl	80005e8 <__aeabi_dmul>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4620      	mov	r0, r4
 8004942:	4629      	mov	r1, r5
 8004944:	f7fb fc9a 	bl	800027c <__adddf3>
 8004948:	4603      	mov	r3, r0
 800494a:	460c      	mov	r4, r1
 800494c:	4618      	mov	r0, r3
 800494e:	4621      	mov	r1, r4
 8004950:	f7fc f8fa 	bl	8000b48 <__aeabi_d2f>
 8004954:	4602      	mov	r2, r0
 8004956:	4ba0      	ldr	r3, [pc, #640]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8004958:	601a      	str	r2, [r3, #0]
			target_speed_r = max(min(target_speed_r, target_speed_max_r), target_speed_min_r);
 800495a:	4b9f      	ldr	r3, [pc, #636]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800495c:	ed93 7a00 	vldr	s14, [r3]
 8004960:	4b9f      	ldr	r3, [pc, #636]	; (8004be0 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8004962:	edd3 7a00 	vldr	s15, [r3]
 8004966:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800496a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496e:	dd03      	ble.n	8004978 <HAL_TIM_PeriodElapsedCallback+0x3b8>
 8004970:	4b9b      	ldr	r3, [pc, #620]	; (8004be0 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8004972:	edd3 7a00 	vldr	s15, [r3]
 8004976:	e002      	b.n	800497e <HAL_TIM_PeriodElapsedCallback+0x3be>
 8004978:	4b97      	ldr	r3, [pc, #604]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800497a:	edd3 7a00 	vldr	s15, [r3]
 800497e:	4b99      	ldr	r3, [pc, #612]	; (8004be4 <HAL_TIM_PeriodElapsedCallback+0x624>)
 8004980:	ed93 7a00 	vldr	s14, [r3]
 8004984:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800498c:	dd10      	ble.n	80049b0 <HAL_TIM_PeriodElapsedCallback+0x3f0>
 800498e:	4b92      	ldr	r3, [pc, #584]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8004990:	ed93 7a00 	vldr	s14, [r3]
 8004994:	4b92      	ldr	r3, [pc, #584]	; (8004be0 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8004996:	edd3 7a00 	vldr	s15, [r3]
 800499a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800499e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a2:	dd02      	ble.n	80049aa <HAL_TIM_PeriodElapsedCallback+0x3ea>
 80049a4:	4b8e      	ldr	r3, [pc, #568]	; (8004be0 <HAL_TIM_PeriodElapsedCallback+0x620>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	e004      	b.n	80049b4 <HAL_TIM_PeriodElapsedCallback+0x3f4>
 80049aa:	4b8b      	ldr	r3, [pc, #556]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	e001      	b.n	80049b4 <HAL_TIM_PeriodElapsedCallback+0x3f4>
 80049b0:	4b8c      	ldr	r3, [pc, #560]	; (8004be4 <HAL_TIM_PeriodElapsedCallback+0x624>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a88      	ldr	r2, [pc, #544]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80049b6:	6013      	str	r3, [r2, #0]
			epsilon_r = target_speed_r - speed_r;
 80049b8:	4b87      	ldr	r3, [pc, #540]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80049ba:	ed93 7a00 	vldr	s14, [r3]
 80049be:	4b8a      	ldr	r3, [pc, #552]	; (8004be8 <HAL_TIM_PeriodElapsedCallback+0x628>)
 80049c0:	edd3 7a00 	vldr	s15, [r3]
 80049c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049c8:	4b88      	ldr	r3, [pc, #544]	; (8004bec <HAL_TIM_PeriodElapsedCallback+0x62c>)
 80049ca:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 80049ce:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <HAL_TIM_PeriodElapsedCallback+0x630>)
 80049d0:	ed93 7a00 	vldr	s14, [r3]
 80049d4:	4b85      	ldr	r3, [pc, #532]	; (8004bec <HAL_TIM_PeriodElapsedCallback+0x62c>)
 80049d6:	edd3 7a00 	vldr	s15, [r3]
 80049da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049de:	4b85      	ldr	r3, [pc, #532]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0x634>)
 80049e0:	edc3 7a00 	vstr	s15, [r3]
			if(pulse_r > 0){
 80049e4:	4b83      	ldr	r3, [pc, #524]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0x634>)
 80049e6:	edd3 7a00 	vldr	s15, [r3]
 80049ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f2:	dd17      	ble.n	8004a24 <HAL_TIM_PeriodElapsedCallback+0x464>
				drive_dir(1, 0);
 80049f4:	2100      	movs	r1, #0
 80049f6:	2001      	movs	r0, #1
 80049f8:	f001 f88a 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = pulse_r;
 80049fc:	4b7d      	ldr	r3, [pc, #500]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0x634>)
 80049fe:	edd3 7a00 	vldr	s15, [r3]
 8004a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a06:	ee17 3a90 	vmov	r3, s15
 8004a0a:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8004a0c:	f107 0308 	add.w	r3, r7, #8
 8004a10:	220c      	movs	r2, #12
 8004a12:	4619      	mov	r1, r3
 8004a14:	486f      	ldr	r0, [pc, #444]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x614>)
 8004a16:	f7fe fd6d 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8004a1a:	210c      	movs	r1, #12
 8004a1c:	486d      	ldr	r0, [pc, #436]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x614>)
 8004a1e:	f7fe fb59 	bl	80030d4 <HAL_TIM_PWM_Start>
 8004a22:	e020      	b.n	8004a66 <HAL_TIM_PeriodElapsedCallback+0x4a6>
			}
			else if(pulse_r < 0){
 8004a24:	4b73      	ldr	r3, [pc, #460]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0x634>)
 8004a26:	edd3 7a00 	vldr	s15, [r3]
 8004a2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a32:	d518      	bpl.n	8004a66 <HAL_TIM_PeriodElapsedCallback+0x4a6>
				drive_dir(1, 1);
 8004a34:	2101      	movs	r1, #1
 8004a36:	2001      	movs	r0, #1
 8004a38:	f001 f86a 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = -pulse_r;
 8004a3c:	4b6d      	ldr	r3, [pc, #436]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0x634>)
 8004a3e:	edd3 7a00 	vldr	s15, [r3]
 8004a42:	eef1 7a67 	vneg.f32	s15, s15
 8004a46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a4a:	ee17 3a90 	vmov	r3, s15
 8004a4e:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8004a50:	f107 0308 	add.w	r3, r7, #8
 8004a54:	220c      	movs	r2, #12
 8004a56:	4619      	mov	r1, r3
 8004a58:	485e      	ldr	r0, [pc, #376]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x614>)
 8004a5a:	f7fe fd4b 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8004a5e:	210c      	movs	r1, #12
 8004a60:	485c      	ldr	r0, [pc, #368]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x614>)
 8004a62:	f7fe fb37 	bl	80030d4 <HAL_TIM_PWM_Start>
			}
			if(cnt >= 5 && MF.FLAG.LOG){
 8004a66:	4b64      	ldr	r3, [pc, #400]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	dd33      	ble.n	8004ad6 <HAL_TIM_PeriodElapsedCallback+0x516>
 8004a6e:	4b63      	ldr	r3, [pc, #396]	; (8004bfc <HAL_TIM_PeriodElapsedCallback+0x63c>)
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d02c      	beq.n	8004ad6 <HAL_TIM_PeriodElapsedCallback+0x516>
				cnt = 0;
 8004a7c:	4b5e      	ldr	r3, [pc, #376]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	601a      	str	r2, [r3, #0]
				if(get_cnt < log_allay){
 8004a82:	4b5f      	ldr	r3, [pc, #380]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2bc7      	cmp	r3, #199	; 0xc7
 8004a88:	dc25      	bgt.n	8004ad6 <HAL_TIM_PeriodElapsedCallback+0x516>
					get_speed_l[get_cnt] = speed_l;
 8004a8a:	4b5e      	ldr	r3, [pc, #376]	; (8004c04 <HAL_TIM_PeriodElapsedCallback+0x644>)
 8004a8c:	edd3 7a00 	vldr	s15, [r3]
 8004a90:	4b5b      	ldr	r3, [pc, #364]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a98:	ee17 1a90 	vmov	r1, s15
 8004a9c:	4a5a      	ldr	r2, [pc, #360]	; (8004c08 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8004a9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					get_speed_r[get_cnt] = speed_r;
 8004aa2:	4b51      	ldr	r3, [pc, #324]	; (8004be8 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8004aa4:	edd3 7a00 	vldr	s15, [r3]
 8004aa8:	4b55      	ldr	r3, [pc, #340]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ab0:	ee17 1a90 	vmov	r1, s15
 8004ab4:	4a55      	ldr	r2, [pc, #340]	; (8004c0c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8004ab6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					get_cnt++;
 8004aba:	4b51      	ldr	r3, [pc, #324]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	4a4f      	ldr	r2, [pc, #316]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	e007      	b.n	8004ad6 <HAL_TIM_PeriodElapsedCallback+0x516>
				}
			}
		}else{
			drive_dir(0, 2);
 8004ac6:	2102      	movs	r1, #2
 8004ac8:	2000      	movs	r0, #0
 8004aca:	f001 f821 	bl	8005b10 <drive_dir>
			drive_dir(1, 2);
 8004ace:	2102      	movs	r1, #2
 8004ad0:	2001      	movs	r0, #1
 8004ad2:	f001 f81d 	bl	8005b10 <drive_dir>
		}

		//gyro interrupt
		degree_z += icm20689_read_gyro_z() * 0.001;
 8004ad6:	f000 ffdf 	bl	8005a98 <icm20689_read_gyro_z>
 8004ada:	ee10 3a10 	vmov	r3, s0
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fb fd2a 	bl	8000538 <__aeabi_f2d>
 8004ae4:	a336      	add	r3, pc, #216	; (adr r3, 8004bc0 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8004ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aea:	f7fb fd7d 	bl	80005e8 <__aeabi_dmul>
 8004aee:	4603      	mov	r3, r0
 8004af0:	460c      	mov	r4, r1
 8004af2:	4625      	mov	r5, r4
 8004af4:	461c      	mov	r4, r3
 8004af6:	4b46      	ldr	r3, [pc, #280]	; (8004c10 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fb fd1c 	bl	8000538 <__aeabi_f2d>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4620      	mov	r0, r4
 8004b06:	4629      	mov	r1, r5
 8004b08:	f7fb fbb8 	bl	800027c <__adddf3>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	460c      	mov	r4, r1
 8004b10:	4618      	mov	r0, r3
 8004b12:	4621      	mov	r1, r4
 8004b14:	f7fc f818 	bl	8000b48 <__aeabi_d2f>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	4b3d      	ldr	r3, [pc, #244]	; (8004c10 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8004b1c:	601a      	str	r2, [r3, #0]

		if(MF.FLAG.GYR){
 8004b1e:	4b37      	ldr	r3, [pc, #220]	; (8004bfc <HAL_TIM_PeriodElapsedCallback+0x63c>)
 8004b20:	881b      	ldrh	r3, [r3, #0]
 8004b22:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 8156 	beq.w	8004dda <HAL_TIM_PeriodElapsedCallback+0x81a>
			target_dist = TREAD*M_PI/360*(degree_z-target_degree_z);
 8004b2e:	4b38      	ldr	r3, [pc, #224]	; (8004c10 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8004b30:	ed93 7a00 	vldr	s14, [r3]
 8004b34:	4b37      	ldr	r3, [pc, #220]	; (8004c14 <HAL_TIM_PeriodElapsedCallback+0x654>)
 8004b36:	edd3 7a00 	vldr	s15, [r3]
 8004b3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b3e:	ee17 0a90 	vmov	r0, s15
 8004b42:	f7fb fcf9 	bl	8000538 <__aeabi_f2d>
 8004b46:	a320      	add	r3, pc, #128	; (adr r3, 8004bc8 <HAL_TIM_PeriodElapsedCallback+0x608>)
 8004b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4c:	f7fb fd4c 	bl	80005e8 <__aeabi_dmul>
 8004b50:	4603      	mov	r3, r0
 8004b52:	460c      	mov	r4, r1
 8004b54:	4618      	mov	r0, r3
 8004b56:	4621      	mov	r1, r4
 8004b58:	f7fb fff6 	bl	8000b48 <__aeabi_d2f>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	4b2e      	ldr	r3, [pc, #184]	; (8004c18 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8004b60:	601a      	str	r2, [r3, #0]
			if(target_dist > 0){
 8004b62:	4b2d      	ldr	r3, [pc, #180]	; (8004c18 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8004b64:	edd3 7a00 	vldr	s15, [r3]
 8004b68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b70:	dd58      	ble.n	8004c24 <HAL_TIM_PeriodElapsedCallback+0x664>
				target_speed_l = sqrt(2*accel_l*target_dist);
 8004b72:	4b2a      	ldr	r3, [pc, #168]	; (8004c1c <HAL_TIM_PeriodElapsedCallback+0x65c>)
 8004b74:	edd3 7a00 	vldr	s15, [r3]
 8004b78:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004b7c:	4b26      	ldr	r3, [pc, #152]	; (8004c18 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8004b7e:	edd3 7a00 	vldr	s15, [r3]
 8004b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b86:	ee17 0a90 	vmov	r0, s15
 8004b8a:	f7fb fcd5 	bl	8000538 <__aeabi_f2d>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	460c      	mov	r4, r1
 8004b92:	ec44 3b10 	vmov	d0, r3, r4
 8004b96:	f002 fc29 	bl	80073ec <sqrt>
 8004b9a:	ec54 3b10 	vmov	r3, r4, d0
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	4621      	mov	r1, r4
 8004ba2:	f7fb ffd1 	bl	8000b48 <__aeabi_d2f>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	4b1d      	ldr	r3, [pc, #116]	; (8004c20 <HAL_TIM_PeriodElapsedCallback+0x660>)
 8004baa:	601a      	str	r2, [r3, #0]
				target_speed_r = -1 * target_speed_l;
 8004bac:	4b1c      	ldr	r3, [pc, #112]	; (8004c20 <HAL_TIM_PeriodElapsedCallback+0x660>)
 8004bae:	edd3 7a00 	vldr	s15, [r3]
 8004bb2:	eef1 7a67 	vneg.f32	s15, s15
 8004bb6:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8004bb8:	edc3 7a00 	vstr	s15, [r3]
 8004bbc:	e05f      	b.n	8004c7e <HAL_TIM_PeriodElapsedCallback+0x6be>
 8004bbe:	bf00      	nop
 8004bc0:	d2f1a9fc 	.word	0xd2f1a9fc
 8004bc4:	3f50624d 	.word	0x3f50624d
 8004bc8:	d7653223 	.word	0xd7653223
 8004bcc:	3fe26e40 	.word	0x3fe26e40
 8004bd0:	200008ec 	.word	0x200008ec
 8004bd4:	20000934 	.word	0x20000934
 8004bd8:	200000d4 	.word	0x200000d4
 8004bdc:	200000cc 	.word	0x200000cc
 8004be0:	200000c4 	.word	0x200000c4
 8004be4:	200000c0 	.word	0x200000c0
 8004be8:	2000009c 	.word	0x2000009c
 8004bec:	200000ec 	.word	0x200000ec
 8004bf0:	20000008 	.word	0x20000008
 8004bf4:	200004a4 	.word	0x200004a4
 8004bf8:	200000b0 	.word	0x200000b0
 8004bfc:	20000978 	.word	0x20000978
 8004c00:	200000b4 	.word	0x200000b4
 8004c04:	200000a8 	.word	0x200000a8
 8004c08:	200004a8 	.word	0x200004a8
 8004c0c:	20000184 	.word	0x20000184
 8004c10:	200000d8 	.word	0x200000d8
 8004c14:	200000dc 	.word	0x200000dc
 8004c18:	200000e0 	.word	0x200000e0
 8004c1c:	200000c8 	.word	0x200000c8
 8004c20:	200000d0 	.word	0x200000d0
			}else{
				target_speed_l = sqrt(2*accel_l*target_dist*-1)*-1;
 8004c24:	4bb8      	ldr	r3, [pc, #736]	; (8004f08 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8004c26:	edd3 7a00 	vldr	s15, [r3]
 8004c2a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004c2e:	4bb7      	ldr	r3, [pc, #732]	; (8004f0c <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8004c30:	edd3 7a00 	vldr	s15, [r3]
 8004c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c38:	eef1 7a67 	vneg.f32	s15, s15
 8004c3c:	ee17 3a90 	vmov	r3, s15
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7fb fc79 	bl	8000538 <__aeabi_f2d>
 8004c46:	4603      	mov	r3, r0
 8004c48:	460c      	mov	r4, r1
 8004c4a:	ec44 3b10 	vmov	d0, r3, r4
 8004c4e:	f002 fbcd 	bl	80073ec <sqrt>
 8004c52:	ec54 3b10 	vmov	r3, r4, d0
 8004c56:	4618      	mov	r0, r3
 8004c58:	4621      	mov	r1, r4
 8004c5a:	f7fb ff75 	bl	8000b48 <__aeabi_d2f>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	ee07 3a90 	vmov	s15, r3
 8004c64:	eef1 7a67 	vneg.f32	s15, s15
 8004c68:	4ba9      	ldr	r3, [pc, #676]	; (8004f10 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8004c6a:	edc3 7a00 	vstr	s15, [r3]
				target_speed_r = -1 * target_speed_l;
 8004c6e:	4ba8      	ldr	r3, [pc, #672]	; (8004f10 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8004c70:	edd3 7a00 	vldr	s15, [r3]
 8004c74:	eef1 7a67 	vneg.f32	s15, s15
 8004c78:	4ba6      	ldr	r3, [pc, #664]	; (8004f14 <HAL_TIM_PeriodElapsedCallback+0x954>)
 8004c7a:	edc3 7a00 	vstr	s15, [r3]
			}

			epsilon_l = target_speed_l - speed_l;
 8004c7e:	4ba4      	ldr	r3, [pc, #656]	; (8004f10 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8004c80:	ed93 7a00 	vldr	s14, [r3]
 8004c84:	4ba4      	ldr	r3, [pc, #656]	; (8004f18 <HAL_TIM_PeriodElapsedCallback+0x958>)
 8004c86:	edd3 7a00 	vldr	s15, [r3]
 8004c8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c8e:	4ba3      	ldr	r3, [pc, #652]	; (8004f1c <HAL_TIM_PeriodElapsedCallback+0x95c>)
 8004c90:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 8004c94:	4ba2      	ldr	r3, [pc, #648]	; (8004f20 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8004c96:	ed93 7a00 	vldr	s14, [r3]
 8004c9a:	4ba0      	ldr	r3, [pc, #640]	; (8004f1c <HAL_TIM_PeriodElapsedCallback+0x95c>)
 8004c9c:	edd3 7a00 	vldr	s15, [r3]
 8004ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca4:	4b9f      	ldr	r3, [pc, #636]	; (8004f24 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8004ca6:	edc3 7a00 	vstr	s15, [r3]
			if(pulse_l > 0){
 8004caa:	4b9e      	ldr	r3, [pc, #632]	; (8004f24 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8004cac:	edd3 7a00 	vldr	s15, [r3]
 8004cb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cb8:	dd17      	ble.n	8004cea <HAL_TIM_PeriodElapsedCallback+0x72a>
				drive_dir(0, 0);
 8004cba:	2100      	movs	r1, #0
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f000 ff27 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = pulse_l;
 8004cc2:	4b98      	ldr	r3, [pc, #608]	; (8004f24 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8004cc4:	edd3 7a00 	vldr	s15, [r3]
 8004cc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ccc:	ee17 3a90 	vmov	r3, s15
 8004cd0:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8004cd2:	f107 0308 	add.w	r3, r7, #8
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4893      	ldr	r0, [pc, #588]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004cdc:	f7fe fc0a 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8004ce0:	2100      	movs	r1, #0
 8004ce2:	4891      	ldr	r0, [pc, #580]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004ce4:	f7fe f9f6 	bl	80030d4 <HAL_TIM_PWM_Start>
 8004ce8:	e020      	b.n	8004d2c <HAL_TIM_PeriodElapsedCallback+0x76c>
			}
			else if(pulse_l < 0){
 8004cea:	4b8e      	ldr	r3, [pc, #568]	; (8004f24 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8004cec:	edd3 7a00 	vldr	s15, [r3]
 8004cf0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf8:	d518      	bpl.n	8004d2c <HAL_TIM_PeriodElapsedCallback+0x76c>
				drive_dir(0, 1);
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	f000 ff07 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = -pulse_l;
 8004d02:	4b88      	ldr	r3, [pc, #544]	; (8004f24 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8004d04:	edd3 7a00 	vldr	s15, [r3]
 8004d08:	eef1 7a67 	vneg.f32	s15, s15
 8004d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d10:	ee17 3a90 	vmov	r3, s15
 8004d14:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8004d16:	f107 0308 	add.w	r3, r7, #8
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	4882      	ldr	r0, [pc, #520]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004d20:	f7fe fbe8 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8004d24:	2100      	movs	r1, #0
 8004d26:	4880      	ldr	r0, [pc, #512]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004d28:	f7fe f9d4 	bl	80030d4 <HAL_TIM_PWM_Start>
			}

			epsilon_r = target_speed_r - speed_r;
 8004d2c:	4b79      	ldr	r3, [pc, #484]	; (8004f14 <HAL_TIM_PeriodElapsedCallback+0x954>)
 8004d2e:	ed93 7a00 	vldr	s14, [r3]
 8004d32:	4b7e      	ldr	r3, [pc, #504]	; (8004f2c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8004d34:	edd3 7a00 	vldr	s15, [r3]
 8004d38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d3c:	4b7c      	ldr	r3, [pc, #496]	; (8004f30 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8004d3e:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 8004d42:	4b77      	ldr	r3, [pc, #476]	; (8004f20 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8004d44:	ed93 7a00 	vldr	s14, [r3]
 8004d48:	4b79      	ldr	r3, [pc, #484]	; (8004f30 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8004d4a:	edd3 7a00 	vldr	s15, [r3]
 8004d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d52:	4b78      	ldr	r3, [pc, #480]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8004d54:	edc3 7a00 	vstr	s15, [r3]
			if(pulse_r > 0){
 8004d58:	4b76      	ldr	r3, [pc, #472]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8004d5a:	edd3 7a00 	vldr	s15, [r3]
 8004d5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d66:	dd17      	ble.n	8004d98 <HAL_TIM_PeriodElapsedCallback+0x7d8>
				drive_dir(1, 0);
 8004d68:	2100      	movs	r1, #0
 8004d6a:	2001      	movs	r0, #1
 8004d6c:	f000 fed0 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = pulse_r;
 8004d70:	4b70      	ldr	r3, [pc, #448]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8004d72:	edd3 7a00 	vldr	s15, [r3]
 8004d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d7a:	ee17 3a90 	vmov	r3, s15
 8004d7e:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8004d80:	f107 0308 	add.w	r3, r7, #8
 8004d84:	220c      	movs	r2, #12
 8004d86:	4619      	mov	r1, r3
 8004d88:	4867      	ldr	r0, [pc, #412]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004d8a:	f7fe fbb3 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8004d8e:	210c      	movs	r1, #12
 8004d90:	4865      	ldr	r0, [pc, #404]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004d92:	f7fe f99f 	bl	80030d4 <HAL_TIM_PWM_Start>
 8004d96:	e020      	b.n	8004dda <HAL_TIM_PeriodElapsedCallback+0x81a>
			}
			else if(pulse_r < 0){
 8004d98:	4b66      	ldr	r3, [pc, #408]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8004d9a:	edd3 7a00 	vldr	s15, [r3]
 8004d9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da6:	d518      	bpl.n	8004dda <HAL_TIM_PeriodElapsedCallback+0x81a>
				drive_dir(1, 1);
 8004da8:	2101      	movs	r1, #1
 8004daa:	2001      	movs	r0, #1
 8004dac:	f000 feb0 	bl	8005b10 <drive_dir>
				ConfigOC.Pulse = -pulse_r;
 8004db0:	4b60      	ldr	r3, [pc, #384]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8004db2:	edd3 7a00 	vldr	s15, [r3]
 8004db6:	eef1 7a67 	vneg.f32	s15, s15
 8004dba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dbe:	ee17 3a90 	vmov	r3, s15
 8004dc2:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8004dc4:	f107 0308 	add.w	r3, r7, #8
 8004dc8:	220c      	movs	r2, #12
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4856      	ldr	r0, [pc, #344]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004dce:	f7fe fb91 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8004dd2:	210c      	movs	r1, #12
 8004dd4:	4854      	ldr	r0, [pc, #336]	; (8004f28 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8004dd6:	f7fe f97d 	bl	80030d4 <HAL_TIM_PWM_Start>
			}
		}


		//ADchange interrupt
		uint16_t delay = 0;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	84fb      	strh	r3, [r7, #38]	; 0x26
		cnt++;
 8004dde:	4b56      	ldr	r3, [pc, #344]	; (8004f38 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3301      	adds	r3, #1
 8004de4:	4a54      	ldr	r2, [pc, #336]	; (8004f38 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8004de6:	6013      	str	r3, [r2, #0]
		mode = (mode+1)%2;
 8004de8:	4b54      	ldr	r3, [pc, #336]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	3301      	adds	r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	bfb8      	it	lt
 8004df6:	425b      	neglt	r3, r3
 8004df8:	4a50      	ldr	r2, [pc, #320]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8004dfa:	6013      	str	r3, [r2, #0]

		switch(mode){
 8004dfc:	4b4f      	ldr	r3, [pc, #316]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <HAL_TIM_PeriodElapsedCallback+0x84a>
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d03d      	beq.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x8c4>
				value1 = get_adc_value(&hadc1, ADC_CHANNEL_0);			//FR
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
			break;
		}
	}
}
 8004e08:	e079      	b.n	8004efe <HAL_TIM_PeriodElapsedCallback+0x93e>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); 	//L
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e10:	484b      	ldr	r0, [pc, #300]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8004e12:	f7fc ff63 	bl	8001cdc <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8004e16:	2300      	movs	r3, #0
 8004e18:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e1a:	e002      	b.n	8004e22 <HAL_TIM_PeriodElapsedCallback+0x862>
 8004e1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e1e:	3301      	adds	r3, #1
 8004e20:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e22:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e24:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d9f7      	bls.n	8004e1c <HAL_TIM_PeriodElapsedCallback+0x85c>
				value4 = get_adc_value(&hadc1, ADC_CHANNEL_3);			//L
 8004e2c:	2103      	movs	r1, #3
 8004e2e:	4845      	ldr	r0, [pc, #276]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8004e30:	f000 fd78 	bl	8005924 <get_adc_value>
 8004e34:	4602      	mov	r2, r0
 8004e36:	4b44      	ldr	r3, [pc, #272]	; (8004f48 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8004e38:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e40:	483f      	ldr	r0, [pc, #252]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8004e42:	f7fc ff4b 	bl	8001cdc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   	//R
 8004e46:	2201      	movs	r2, #1
 8004e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e4c:	483f      	ldr	r0, [pc, #252]	; (8004f4c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8004e4e:	f7fc ff45 	bl	8001cdc <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8004e52:	2300      	movs	r3, #0
 8004e54:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e56:	e002      	b.n	8004e5e <HAL_TIM_PeriodElapsedCallback+0x89e>
 8004e58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e5e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e60:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d9f7      	bls.n	8004e58 <HAL_TIM_PeriodElapsedCallback+0x898>
				value2 = get_adc_value(&hadc1, ADC_CHANNEL_1);			//R
 8004e68:	2101      	movs	r1, #1
 8004e6a:	4836      	ldr	r0, [pc, #216]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8004e6c:	f000 fd5a 	bl	8005924 <get_adc_value>
 8004e70:	4602      	mov	r2, r0
 8004e72:	4b37      	ldr	r3, [pc, #220]	; (8004f50 <HAL_TIM_PeriodElapsedCallback+0x990>)
 8004e74:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8004e76:	2200      	movs	r2, #0
 8004e78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e7c:	4833      	ldr	r0, [pc, #204]	; (8004f4c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8004e7e:	f7fc ff2d 	bl	8001cdc <HAL_GPIO_WritePin>
			break;
 8004e82:	e03c      	b.n	8004efe <HAL_TIM_PeriodElapsedCallback+0x93e>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);  	//FL
 8004e84:	2201      	movs	r2, #1
 8004e86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e8a:	482d      	ldr	r0, [pc, #180]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8004e8c:	f7fc ff26 	bl	8001cdc <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8004e90:	2300      	movs	r3, #0
 8004e92:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e94:	e002      	b.n	8004e9c <HAL_TIM_PeriodElapsedCallback+0x8dc>
 8004e96:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e98:	3301      	adds	r3, #1
 8004e9a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e9e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d9f7      	bls.n	8004e96 <HAL_TIM_PeriodElapsedCallback+0x8d6>
				value3 = get_adc_value(&hadc1, ADC_CHANNEL_2);			//FL
 8004ea6:	2102      	movs	r1, #2
 8004ea8:	4826      	ldr	r0, [pc, #152]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8004eaa:	f000 fd3b 	bl	8005924 <get_adc_value>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	4b28      	ldr	r3, [pc, #160]	; (8004f54 <HAL_TIM_PeriodElapsedCallback+0x994>)
 8004eb2:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004eba:	4821      	ldr	r0, [pc, #132]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8004ebc:	f7fc ff0e 	bl	8001cdc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   	//FR
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ec6:	481e      	ldr	r0, [pc, #120]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8004ec8:	f7fc ff08 	bl	8001cdc <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8004ecc:	2300      	movs	r3, #0
 8004ece:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004ed0:	e002      	b.n	8004ed8 <HAL_TIM_PeriodElapsedCallback+0x918>
 8004ed2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004ed8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004eda:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d9f7      	bls.n	8004ed2 <HAL_TIM_PeriodElapsedCallback+0x912>
				value1 = get_adc_value(&hadc1, ADC_CHANNEL_0);			//FR
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	4817      	ldr	r0, [pc, #92]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8004ee6:	f000 fd1d 	bl	8005924 <get_adc_value>
 8004eea:	4602      	mov	r2, r0
 8004eec:	4b1a      	ldr	r3, [pc, #104]	; (8004f58 <HAL_TIM_PeriodElapsedCallback+0x998>)
 8004eee:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ef6:	4812      	ldr	r0, [pc, #72]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8004ef8:	f7fc fef0 	bl	8001cdc <HAL_GPIO_WritePin>
			break;
 8004efc:	bf00      	nop
}
 8004efe:	bf00      	nop
 8004f00:	3728      	adds	r7, #40	; 0x28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bdb0      	pop	{r4, r5, r7, pc}
 8004f06:	bf00      	nop
 8004f08:	200000c8 	.word	0x200000c8
 8004f0c:	200000e0 	.word	0x200000e0
 8004f10:	200000d0 	.word	0x200000d0
 8004f14:	200000d4 	.word	0x200000d4
 8004f18:	200000a8 	.word	0x200000a8
 8004f1c:	200000e8 	.word	0x200000e8
 8004f20:	20000008 	.word	0x20000008
 8004f24:	200008ec 	.word	0x200008ec
 8004f28:	20000934 	.word	0x20000934
 8004f2c:	2000009c 	.word	0x2000009c
 8004f30:	200000ec 	.word	0x200000ec
 8004f34:	200004a4 	.word	0x200004a4
 8004f38:	200000b0 	.word	0x200000b0
 8004f3c:	200000ac 	.word	0x200000ac
 8004f40:	40020800 	.word	0x40020800
 8004f44:	20000860 	.word	0x20000860
 8004f48:	20000974 	.word	0x20000974
 8004f4c:	40020000 	.word	0x40020000
 8004f50:	20000930 	.word	0x20000930
 8004f54:	200008a8 	.word	0x200008a8
 8004f58:	2000097c 	.word	0x2000097c
 8004f5c:	00000000 	.word	0x00000000

08004f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004f60:	b590      	push	{r4, r7, lr}
 8004f62:	b091      	sub	sp, #68	; 0x44
 8004f64:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004f66:	f7fb ffbf 	bl	8000ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004f6a:	f000 f929 	bl	80051c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004f6e:	f000 fc1b 	bl	80057a8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8004f72:	f000 fbef 	bl	8005754 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004f76:	f000 f98d 	bl	8005294 <MX_ADC1_Init>
  MX_TIM4_Init();
 8004f7a:	f000 fb09 	bl	8005590 <MX_TIM4_Init>
  MX_TIM8_Init();
 8004f7e:	f000 fb91 	bl	80056a4 <MX_TIM8_Init>
  MX_TIM2_Init();
 8004f82:	f000 fa0f 	bl	80053a4 <MX_TIM2_Init>
  MX_TIM6_Init();
 8004f86:	f000 fb57 	bl	8005638 <MX_TIM6_Init>
  MX_TIM3_Init();
 8004f8a:	f000 fa8b 	bl	80054a4 <MX_TIM3_Init>
  MX_SPI3_Init();
 8004f8e:	f000 f9d3 	bl	8005338 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  icm20689_init();
 8004f92:	f000 fcf1 	bl	8005978 <icm20689_init>

  printf("Welcome to WMMC !\n");
 8004f96:	4872      	ldr	r0, [pc, #456]	; (8005160 <main+0x200>)
 8004f98:	f001 fa96 	bl	80064c8 <puts>

  int val = 0;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	63fb      	str	r3, [r7, #60]	; 0x3c

  setbuf(stdout, NULL);
 8004fa0:	4b70      	ldr	r3, [pc, #448]	; (8005164 <main+0x204>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f001 fa95 	bl	80064d8 <setbuf>

  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8004fae:	213c      	movs	r1, #60	; 0x3c
 8004fb0:	486d      	ldr	r0, [pc, #436]	; (8005168 <main+0x208>)
 8004fb2:	f7fe f95f 	bl	8003274 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8004fb6:	213c      	movs	r1, #60	; 0x3c
 8004fb8:	486c      	ldr	r0, [pc, #432]	; (800516c <main+0x20c>)
 8004fba:	f7fe f95b 	bl	8003274 <HAL_TIM_Encoder_Start>

  int pulse = 0;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	63bb      	str	r3, [r7, #56]	; 0x38

  TIM_OC_InitTypeDef ConfigOC;
  ConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004fc2:	2360      	movs	r3, #96	; 0x60
 8004fc4:	607b      	str	r3, [r7, #4]
  ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60fb      	str	r3, [r7, #12]
  ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	617b      	str	r3, [r7, #20]

  HAL_TIM_Base_Start_IT(&htim6);
 8004fce:	4868      	ldr	r0, [pc, #416]	; (8005170 <main+0x210>)
 8004fd0:	f7fe f827 	bl	8003022 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	int cnt_r2, cnt_l2, dist_r2, dist_l2, speed_r2, speed_l2;
	cnt_r2 = cnt_r * 10;
 8004fd4:	4b67      	ldr	r3, [pc, #412]	; (8005174 <main+0x214>)
 8004fd6:	edd3 7a00 	vldr	s15, [r3]
 8004fda:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004fde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fe2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fe6:	ee17 3a90 	vmov	r3, s15
 8004fea:	637b      	str	r3, [r7, #52]	; 0x34
	cnt_l2 = cnt_l * 10;
 8004fec:	4b62      	ldr	r3, [pc, #392]	; (8005178 <main+0x218>)
 8004fee:	edd3 7a00 	vldr	s15, [r3]
 8004ff2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004ff6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ffe:	ee17 3a90 	vmov	r3, s15
 8005002:	633b      	str	r3, [r7, #48]	; 0x30
	dist_r2 = dist_r * 10;
 8005004:	4b5d      	ldr	r3, [pc, #372]	; (800517c <main+0x21c>)
 8005006:	edd3 7a00 	vldr	s15, [r3]
 800500a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800500e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005012:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005016:	ee17 3a90 	vmov	r3, s15
 800501a:	62fb      	str	r3, [r7, #44]	; 0x2c
	dist_l2 = dist_l * 10;
 800501c:	4b58      	ldr	r3, [pc, #352]	; (8005180 <main+0x220>)
 800501e:	edd3 7a00 	vldr	s15, [r3]
 8005022:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005026:	ee67 7a87 	vmul.f32	s15, s15, s14
 800502a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800502e:	ee17 3a90 	vmov	r3, s15
 8005032:	62bb      	str	r3, [r7, #40]	; 0x28
	speed_r2 = speed_r * 10;
 8005034:	4b53      	ldr	r3, [pc, #332]	; (8005184 <main+0x224>)
 8005036:	edd3 7a00 	vldr	s15, [r3]
 800503a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800503e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005046:	ee17 3a90 	vmov	r3, s15
 800504a:	627b      	str	r3, [r7, #36]	; 0x24
	speed_l2 = speed_l * 10;
 800504c:	4b4e      	ldr	r3, [pc, #312]	; (8005188 <main+0x228>)
 800504e:	edd3 7a00 	vldr	s15, [r3]
 8005052:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800505a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800505e:	ee17 3a90 	vmov	r3, s15
 8005062:	623b      	str	r3, [r7, #32]

	while(1);
*/

//new turn Right
	MF.FLAG.DRV = 1;
 8005064:	4a49      	ldr	r2, [pc, #292]	; (800518c <main+0x22c>)
 8005066:	8813      	ldrh	r3, [r2, #0]
 8005068:	f043 0310 	orr.w	r3, r3, #16
 800506c:	8013      	strh	r3, [r2, #0]
	target_omega_z = 400;
 800506e:	4b48      	ldr	r3, [pc, #288]	; (8005190 <main+0x230>)
 8005070:	4a48      	ldr	r2, [pc, #288]	; (8005194 <main+0x234>)
 8005072:	601a      	str	r2, [r3, #0]
	accel_l = 3000;
 8005074:	4b48      	ldr	r3, [pc, #288]	; (8005198 <main+0x238>)
 8005076:	4a49      	ldr	r2, [pc, #292]	; (800519c <main+0x23c>)
 8005078:	601a      	str	r2, [r3, #0]
	accel_r = -3000;
 800507a:	4b49      	ldr	r3, [pc, #292]	; (80051a0 <main+0x240>)
 800507c:	4a49      	ldr	r2, [pc, #292]	; (80051a4 <main+0x244>)
 800507e:	601a      	str	r2, [r3, #0]
	target_speed_max_l = target_omega_z/180*M_PI * TREAD/2;
 8005080:	4b43      	ldr	r3, [pc, #268]	; (8005190 <main+0x230>)
 8005082:	edd3 7a00 	vldr	s15, [r3]
 8005086:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80051a8 <main+0x248>
 800508a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800508e:	ee16 0a90 	vmov	r0, s13
 8005092:	f7fb fa51 	bl	8000538 <__aeabi_f2d>
 8005096:	a330      	add	r3, pc, #192	; (adr r3, 8005158 <main+0x1f8>)
 8005098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509c:	f7fb faa4 	bl	80005e8 <__aeabi_dmul>
 80050a0:	4603      	mov	r3, r0
 80050a2:	460c      	mov	r4, r1
 80050a4:	4618      	mov	r0, r3
 80050a6:	4621      	mov	r1, r4
 80050a8:	f04f 0200 	mov.w	r2, #0
 80050ac:	4b3f      	ldr	r3, [pc, #252]	; (80051ac <main+0x24c>)
 80050ae:	f7fb fa9b 	bl	80005e8 <__aeabi_dmul>
 80050b2:	4603      	mov	r3, r0
 80050b4:	460c      	mov	r4, r1
 80050b6:	4618      	mov	r0, r3
 80050b8:	4621      	mov	r1, r4
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80050c2:	f7fb fbbb 	bl	800083c <__aeabi_ddiv>
 80050c6:	4603      	mov	r3, r0
 80050c8:	460c      	mov	r4, r1
 80050ca:	4618      	mov	r0, r3
 80050cc:	4621      	mov	r1, r4
 80050ce:	f7fb fd3b 	bl	8000b48 <__aeabi_d2f>
 80050d2:	4602      	mov	r2, r0
 80050d4:	4b36      	ldr	r3, [pc, #216]	; (80051b0 <main+0x250>)
 80050d6:	601a      	str	r2, [r3, #0]
	target_speed_min_r = -1*target_omega_z/180*M_PI * TREAD/2;
 80050d8:	4b2d      	ldr	r3, [pc, #180]	; (8005190 <main+0x230>)
 80050da:	edd3 7a00 	vldr	s15, [r3]
 80050de:	eef1 7a67 	vneg.f32	s15, s15
 80050e2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80051a8 <main+0x248>
 80050e6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80050ea:	ee16 0a90 	vmov	r0, s13
 80050ee:	f7fb fa23 	bl	8000538 <__aeabi_f2d>
 80050f2:	a319      	add	r3, pc, #100	; (adr r3, 8005158 <main+0x1f8>)
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	f7fb fa76 	bl	80005e8 <__aeabi_dmul>
 80050fc:	4603      	mov	r3, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	4618      	mov	r0, r3
 8005102:	4621      	mov	r1, r4
 8005104:	f04f 0200 	mov.w	r2, #0
 8005108:	4b28      	ldr	r3, [pc, #160]	; (80051ac <main+0x24c>)
 800510a:	f7fb fa6d 	bl	80005e8 <__aeabi_dmul>
 800510e:	4603      	mov	r3, r0
 8005110:	460c      	mov	r4, r1
 8005112:	4618      	mov	r0, r3
 8005114:	4621      	mov	r1, r4
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800511e:	f7fb fb8d 	bl	800083c <__aeabi_ddiv>
 8005122:	4603      	mov	r3, r0
 8005124:	460c      	mov	r4, r1
 8005126:	4618      	mov	r0, r3
 8005128:	4621      	mov	r1, r4
 800512a:	f7fb fd0d 	bl	8000b48 <__aeabi_d2f>
 800512e:	4602      	mov	r2, r0
 8005130:	4b20      	ldr	r3, [pc, #128]	; (80051b4 <main+0x254>)
 8005132:	601a      	str	r2, [r3, #0]

	while(degree_z > -90);
 8005134:	bf00      	nop
 8005136:	4b20      	ldr	r3, [pc, #128]	; (80051b8 <main+0x258>)
 8005138:	edd3 7a00 	vldr	s15, [r3]
 800513c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80051bc <main+0x25c>
 8005140:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005148:	dcf5      	bgt.n	8005136 <main+0x1d6>

	MF.FLAG.DRV = 0;
 800514a:	4a10      	ldr	r2, [pc, #64]	; (800518c <main+0x22c>)
 800514c:	8813      	ldrh	r3, [r2, #0]
 800514e:	f36f 1304 	bfc	r3, #4, #1
 8005152:	8013      	strh	r3, [r2, #0]
	while(1);
 8005154:	e7fe      	b.n	8005154 <main+0x1f4>
 8005156:	bf00      	nop
 8005158:	54442d18 	.word	0x54442d18
 800515c:	400921fb 	.word	0x400921fb
 8005160:	0800761c 	.word	0x0800761c
 8005164:	20000010 	.word	0x20000010
 8005168:	20000144 	.word	0x20000144
 800516c:	20000104 	.word	0x20000104
 8005170:	200008f0 	.word	0x200008f0
 8005174:	20000094 	.word	0x20000094
 8005178:	200000a0 	.word	0x200000a0
 800517c:	20000098 	.word	0x20000098
 8005180:	200000a4 	.word	0x200000a4
 8005184:	2000009c 	.word	0x2000009c
 8005188:	200000a8 	.word	0x200000a8
 800518c:	20000978 	.word	0x20000978
 8005190:	200000e4 	.word	0x200000e4
 8005194:	43c80000 	.word	0x43c80000
 8005198:	200000c8 	.word	0x200000c8
 800519c:	453b8000 	.word	0x453b8000
 80051a0:	200000cc 	.word	0x200000cc
 80051a4:	c53b8000 	.word	0xc53b8000
 80051a8:	43340000 	.word	0x43340000
 80051ac:	40508000 	.word	0x40508000
 80051b0:	200000bc 	.word	0x200000bc
 80051b4:	200000c0 	.word	0x200000c0
 80051b8:	200000d8 	.word	0x200000d8
 80051bc:	c2b40000 	.word	0xc2b40000

080051c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b094      	sub	sp, #80	; 0x50
 80051c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80051c6:	f107 0320 	add.w	r3, r7, #32
 80051ca:	2230      	movs	r2, #48	; 0x30
 80051cc:	2100      	movs	r1, #0
 80051ce:	4618      	mov	r0, r3
 80051d0:	f001 f8fe 	bl	80063d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80051d4:	f107 030c 	add.w	r3, r7, #12
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	609a      	str	r2, [r3, #8]
 80051e0:	60da      	str	r2, [r3, #12]
 80051e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80051e4:	2300      	movs	r3, #0
 80051e6:	60bb      	str	r3, [r7, #8]
 80051e8:	4b28      	ldr	r3, [pc, #160]	; (800528c <SystemClock_Config+0xcc>)
 80051ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ec:	4a27      	ldr	r2, [pc, #156]	; (800528c <SystemClock_Config+0xcc>)
 80051ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f2:	6413      	str	r3, [r2, #64]	; 0x40
 80051f4:	4b25      	ldr	r3, [pc, #148]	; (800528c <SystemClock_Config+0xcc>)
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051fc:	60bb      	str	r3, [r7, #8]
 80051fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005200:	2300      	movs	r3, #0
 8005202:	607b      	str	r3, [r7, #4]
 8005204:	4b22      	ldr	r3, [pc, #136]	; (8005290 <SystemClock_Config+0xd0>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a21      	ldr	r2, [pc, #132]	; (8005290 <SystemClock_Config+0xd0>)
 800520a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800520e:	6013      	str	r3, [r2, #0]
 8005210:	4b1f      	ldr	r3, [pc, #124]	; (8005290 <SystemClock_Config+0xd0>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005218:	607b      	str	r3, [r7, #4]
 800521a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800521c:	2302      	movs	r3, #2
 800521e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005220:	2301      	movs	r3, #1
 8005222:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005224:	2310      	movs	r3, #16
 8005226:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005228:	2302      	movs	r3, #2
 800522a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800522c:	2300      	movs	r3, #0
 800522e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005230:	2308      	movs	r3, #8
 8005232:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005234:	23a8      	movs	r3, #168	; 0xa8
 8005236:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005238:	2302      	movs	r3, #2
 800523a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800523c:	2304      	movs	r3, #4
 800523e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005240:	f107 0320 	add.w	r3, r7, #32
 8005244:	4618      	mov	r0, r3
 8005246:	f7fc fd63 	bl	8001d10 <HAL_RCC_OscConfig>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005250:	f000 fcf2 	bl	8005c38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005254:	230f      	movs	r3, #15
 8005256:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005258:	2302      	movs	r3, #2
 800525a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800525c:	2300      	movs	r3, #0
 800525e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005260:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005264:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005266:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800526a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800526c:	f107 030c 	add.w	r3, r7, #12
 8005270:	2105      	movs	r1, #5
 8005272:	4618      	mov	r0, r3
 8005274:	f7fc ff8e 	bl	8002194 <HAL_RCC_ClockConfig>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800527e:	f000 fcdb 	bl	8005c38 <Error_Handler>
  }
}
 8005282:	bf00      	nop
 8005284:	3750      	adds	r7, #80	; 0x50
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	40023800 	.word	0x40023800
 8005290:	40007000 	.word	0x40007000

08005294 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800529a:	463b      	mov	r3, r7
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	605a      	str	r2, [r3, #4]
 80052a2:	609a      	str	r2, [r3, #8]
 80052a4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80052a6:	4b21      	ldr	r3, [pc, #132]	; (800532c <MX_ADC1_Init+0x98>)
 80052a8:	4a21      	ldr	r2, [pc, #132]	; (8005330 <MX_ADC1_Init+0x9c>)
 80052aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80052ac:	4b1f      	ldr	r3, [pc, #124]	; (800532c <MX_ADC1_Init+0x98>)
 80052ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80052b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80052b4:	4b1d      	ldr	r3, [pc, #116]	; (800532c <MX_ADC1_Init+0x98>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80052ba:	4b1c      	ldr	r3, [pc, #112]	; (800532c <MX_ADC1_Init+0x98>)
 80052bc:	2200      	movs	r2, #0
 80052be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80052c0:	4b1a      	ldr	r3, [pc, #104]	; (800532c <MX_ADC1_Init+0x98>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80052c6:	4b19      	ldr	r3, [pc, #100]	; (800532c <MX_ADC1_Init+0x98>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80052ce:	4b17      	ldr	r3, [pc, #92]	; (800532c <MX_ADC1_Init+0x98>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80052d4:	4b15      	ldr	r3, [pc, #84]	; (800532c <MX_ADC1_Init+0x98>)
 80052d6:	4a17      	ldr	r2, [pc, #92]	; (8005334 <MX_ADC1_Init+0xa0>)
 80052d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80052da:	4b14      	ldr	r3, [pc, #80]	; (800532c <MX_ADC1_Init+0x98>)
 80052dc:	2200      	movs	r2, #0
 80052de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80052e0:	4b12      	ldr	r3, [pc, #72]	; (800532c <MX_ADC1_Init+0x98>)
 80052e2:	2201      	movs	r2, #1
 80052e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80052e6:	4b11      	ldr	r3, [pc, #68]	; (800532c <MX_ADC1_Init+0x98>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80052ee:	4b0f      	ldr	r3, [pc, #60]	; (800532c <MX_ADC1_Init+0x98>)
 80052f0:	2201      	movs	r2, #1
 80052f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80052f4:	480d      	ldr	r0, [pc, #52]	; (800532c <MX_ADC1_Init+0x98>)
 80052f6:	f7fb fe8b 	bl	8001010 <HAL_ADC_Init>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8005300:	f000 fc9a 	bl	8005c38 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005304:	2300      	movs	r3, #0
 8005306:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005308:	2301      	movs	r3, #1
 800530a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800530c:	2300      	movs	r3, #0
 800530e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005310:	463b      	mov	r3, r7
 8005312:	4619      	mov	r1, r3
 8005314:	4805      	ldr	r0, [pc, #20]	; (800532c <MX_ADC1_Init+0x98>)
 8005316:	f7fc f817 	bl	8001348 <HAL_ADC_ConfigChannel>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8005320:	f000 fc8a 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005324:	bf00      	nop
 8005326:	3710      	adds	r7, #16
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	20000860 	.word	0x20000860
 8005330:	40012000 	.word	0x40012000
 8005334:	0f000001 	.word	0x0f000001

08005338 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800533c:	4b17      	ldr	r3, [pc, #92]	; (800539c <MX_SPI3_Init+0x64>)
 800533e:	4a18      	ldr	r2, [pc, #96]	; (80053a0 <MX_SPI3_Init+0x68>)
 8005340:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005342:	4b16      	ldr	r3, [pc, #88]	; (800539c <MX_SPI3_Init+0x64>)
 8005344:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005348:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800534a:	4b14      	ldr	r3, [pc, #80]	; (800539c <MX_SPI3_Init+0x64>)
 800534c:	2200      	movs	r2, #0
 800534e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005350:	4b12      	ldr	r3, [pc, #72]	; (800539c <MX_SPI3_Init+0x64>)
 8005352:	2200      	movs	r2, #0
 8005354:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005356:	4b11      	ldr	r3, [pc, #68]	; (800539c <MX_SPI3_Init+0x64>)
 8005358:	2200      	movs	r2, #0
 800535a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800535c:	4b0f      	ldr	r3, [pc, #60]	; (800539c <MX_SPI3_Init+0x64>)
 800535e:	2200      	movs	r2, #0
 8005360:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005362:	4b0e      	ldr	r3, [pc, #56]	; (800539c <MX_SPI3_Init+0x64>)
 8005364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005368:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <MX_SPI3_Init+0x64>)
 800536c:	2218      	movs	r2, #24
 800536e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005370:	4b0a      	ldr	r3, [pc, #40]	; (800539c <MX_SPI3_Init+0x64>)
 8005372:	2200      	movs	r2, #0
 8005374:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005376:	4b09      	ldr	r3, [pc, #36]	; (800539c <MX_SPI3_Init+0x64>)
 8005378:	2200      	movs	r2, #0
 800537a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800537c:	4b07      	ldr	r3, [pc, #28]	; (800539c <MX_SPI3_Init+0x64>)
 800537e:	2200      	movs	r2, #0
 8005380:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8005382:	4b06      	ldr	r3, [pc, #24]	; (800539c <MX_SPI3_Init+0x64>)
 8005384:	220a      	movs	r2, #10
 8005386:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005388:	4804      	ldr	r0, [pc, #16]	; (800539c <MX_SPI3_Init+0x64>)
 800538a:	f7fd f8cb 	bl	8002524 <HAL_SPI_Init>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8005394:	f000 fc50 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005398:	bf00      	nop
 800539a:	bd80      	pop	{r7, pc}
 800539c:	20000808 	.word	0x20000808
 80053a0:	40003c00 	.word	0x40003c00

080053a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b08e      	sub	sp, #56	; 0x38
 80053a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80053ae:	2200      	movs	r2, #0
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	605a      	str	r2, [r3, #4]
 80053b4:	609a      	str	r2, [r3, #8]
 80053b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053b8:	f107 0320 	add.w	r3, r7, #32
 80053bc:	2200      	movs	r2, #0
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053c2:	1d3b      	adds	r3, r7, #4
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	605a      	str	r2, [r3, #4]
 80053ca:	609a      	str	r2, [r3, #8]
 80053cc:	60da      	str	r2, [r3, #12]
 80053ce:	611a      	str	r2, [r3, #16]
 80053d0:	615a      	str	r2, [r3, #20]
 80053d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80053d4:	4b32      	ldr	r3, [pc, #200]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80053da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80053dc:	4b30      	ldr	r3, [pc, #192]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053de:	2200      	movs	r2, #0
 80053e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053e2:	4b2f      	ldr	r3, [pc, #188]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80053e8:	4b2d      	ldr	r3, [pc, #180]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80053ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053f0:	4b2b      	ldr	r3, [pc, #172]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053f6:	4b2a      	ldr	r3, [pc, #168]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80053fc:	4828      	ldr	r0, [pc, #160]	; (80054a0 <MX_TIM2_Init+0xfc>)
 80053fe:	f7fd fde5 	bl	8002fcc <HAL_TIM_Base_Init>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005408:	f000 fc16 	bl	8005c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800540c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005410:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005412:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005416:	4619      	mov	r1, r3
 8005418:	4821      	ldr	r0, [pc, #132]	; (80054a0 <MX_TIM2_Init+0xfc>)
 800541a:	f7fe f931 	bl	8003680 <HAL_TIM_ConfigClockSource>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005424:	f000 fc08 	bl	8005c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005428:	481d      	ldr	r0, [pc, #116]	; (80054a0 <MX_TIM2_Init+0xfc>)
 800542a:	f7fd fe1e 	bl	800306a <HAL_TIM_PWM_Init>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005434:	f000 fc00 	bl	8005c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005438:	2300      	movs	r3, #0
 800543a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800543c:	2300      	movs	r3, #0
 800543e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005440:	f107 0320 	add.w	r3, r7, #32
 8005444:	4619      	mov	r1, r3
 8005446:	4816      	ldr	r0, [pc, #88]	; (80054a0 <MX_TIM2_Init+0xfc>)
 8005448:	f7fe fd09 	bl	8003e5e <HAL_TIMEx_MasterConfigSynchronization>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005452:	f000 fbf1 	bl	8005c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005456:	2360      	movs	r3, #96	; 0x60
 8005458:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800545a:	2300      	movs	r3, #0
 800545c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005462:	2300      	movs	r3, #0
 8005464:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005466:	1d3b      	adds	r3, r7, #4
 8005468:	2200      	movs	r2, #0
 800546a:	4619      	mov	r1, r3
 800546c:	480c      	ldr	r0, [pc, #48]	; (80054a0 <MX_TIM2_Init+0xfc>)
 800546e:	f7fe f841 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005478:	f000 fbde 	bl	8005c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800547c:	1d3b      	adds	r3, r7, #4
 800547e:	220c      	movs	r2, #12
 8005480:	4619      	mov	r1, r3
 8005482:	4807      	ldr	r0, [pc, #28]	; (80054a0 <MX_TIM2_Init+0xfc>)
 8005484:	f7fe f836 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800548e:	f000 fbd3 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005492:	4803      	ldr	r0, [pc, #12]	; (80054a0 <MX_TIM2_Init+0xfc>)
 8005494:	f000 fd6c 	bl	8005f70 <HAL_TIM_MspPostInit>

}
 8005498:	bf00      	nop
 800549a:	3738      	adds	r7, #56	; 0x38
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	20000934 	.word	0x20000934

080054a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b08e      	sub	sp, #56	; 0x38
 80054a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80054aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80054ae:	2200      	movs	r2, #0
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	605a      	str	r2, [r3, #4]
 80054b4:	609a      	str	r2, [r3, #8]
 80054b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054b8:	f107 0320 	add.w	r3, r7, #32
 80054bc:	2200      	movs	r2, #0
 80054be:	601a      	str	r2, [r3, #0]
 80054c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80054c2:	1d3b      	adds	r3, r7, #4
 80054c4:	2200      	movs	r2, #0
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	605a      	str	r2, [r3, #4]
 80054ca:	609a      	str	r2, [r3, #8]
 80054cc:	60da      	str	r2, [r3, #12]
 80054ce:	611a      	str	r2, [r3, #16]
 80054d0:	615a      	str	r2, [r3, #20]
 80054d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80054d4:	4b2c      	ldr	r3, [pc, #176]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054d6:	4a2d      	ldr	r2, [pc, #180]	; (800558c <MX_TIM3_Init+0xe8>)
 80054d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80054da:	4b2b      	ldr	r3, [pc, #172]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054dc:	2253      	movs	r2, #83	; 0x53
 80054de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054e0:	4b29      	ldr	r3, [pc, #164]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 80054e6:	4b28      	ldr	r3, [pc, #160]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ec:	4b26      	ldr	r3, [pc, #152]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054f2:	4b25      	ldr	r3, [pc, #148]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80054f8:	4823      	ldr	r0, [pc, #140]	; (8005588 <MX_TIM3_Init+0xe4>)
 80054fa:	f7fd fd67 	bl	8002fcc <HAL_TIM_Base_Init>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8005504:	f000 fb98 	bl	8005c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005508:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800550c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800550e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005512:	4619      	mov	r1, r3
 8005514:	481c      	ldr	r0, [pc, #112]	; (8005588 <MX_TIM3_Init+0xe4>)
 8005516:	f7fe f8b3 	bl	8003680 <HAL_TIM_ConfigClockSource>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8005520:	f000 fb8a 	bl	8005c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005524:	4818      	ldr	r0, [pc, #96]	; (8005588 <MX_TIM3_Init+0xe4>)
 8005526:	f7fd fda0 	bl	800306a <HAL_TIM_PWM_Init>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d001      	beq.n	8005534 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8005530:	f000 fb82 	bl	8005c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005534:	2300      	movs	r3, #0
 8005536:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005538:	2300      	movs	r3, #0
 800553a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800553c:	f107 0320 	add.w	r3, r7, #32
 8005540:	4619      	mov	r1, r3
 8005542:	4811      	ldr	r0, [pc, #68]	; (8005588 <MX_TIM3_Init+0xe4>)
 8005544:	f7fe fc8b 	bl	8003e5e <HAL_TIMEx_MasterConfigSynchronization>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800554e:	f000 fb73 	bl	8005c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005552:	2360      	movs	r3, #96	; 0x60
 8005554:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005556:	2300      	movs	r3, #0
 8005558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800555e:	2300      	movs	r3, #0
 8005560:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005562:	1d3b      	adds	r3, r7, #4
 8005564:	2204      	movs	r2, #4
 8005566:	4619      	mov	r1, r3
 8005568:	4807      	ldr	r0, [pc, #28]	; (8005588 <MX_TIM3_Init+0xe4>)
 800556a:	f7fd ffc3 	bl	80034f4 <HAL_TIM_PWM_ConfigChannel>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8005574:	f000 fb60 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005578:	4803      	ldr	r0, [pc, #12]	; (8005588 <MX_TIM3_Init+0xe4>)
 800557a:	f000 fcf9 	bl	8005f70 <HAL_TIM_MspPostInit>

}
 800557e:	bf00      	nop
 8005580:	3738      	adds	r7, #56	; 0x38
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	200007c8 	.word	0x200007c8
 800558c:	40000400 	.word	0x40000400

08005590 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b08c      	sub	sp, #48	; 0x30
 8005594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005596:	f107 030c 	add.w	r3, r7, #12
 800559a:	2224      	movs	r2, #36	; 0x24
 800559c:	2100      	movs	r1, #0
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 ff16 	bl	80063d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055a4:	1d3b      	adds	r3, r7, #4
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80055ac:	4b20      	ldr	r3, [pc, #128]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055ae:	4a21      	ldr	r2, [pc, #132]	; (8005634 <MX_TIM4_Init+0xa4>)
 80055b0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80055b2:	4b1f      	ldr	r3, [pc, #124]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055b8:	4b1d      	ldr	r3, [pc, #116]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80055be:	4b1c      	ldr	r3, [pc, #112]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055c4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055c6:	4b1a      	ldr	r3, [pc, #104]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055cc:	4b18      	ldr	r3, [pc, #96]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80055d2:	2303      	movs	r3, #3
 80055d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80055d6:	2300      	movs	r3, #0
 80055d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80055da:	2301      	movs	r3, #1
 80055dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80055de:	2300      	movs	r3, #0
 80055e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80055e2:	2300      	movs	r3, #0
 80055e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80055e6:	2300      	movs	r3, #0
 80055e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80055ea:	2301      	movs	r3, #1
 80055ec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80055ee:	2300      	movs	r3, #0
 80055f0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80055f2:	2300      	movs	r3, #0
 80055f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80055f6:	f107 030c 	add.w	r3, r7, #12
 80055fa:	4619      	mov	r1, r3
 80055fc:	480c      	ldr	r0, [pc, #48]	; (8005630 <MX_TIM4_Init+0xa0>)
 80055fe:	f7fd fda7 	bl	8003150 <HAL_TIM_Encoder_Init>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8005608:	f000 fb16 	bl	8005c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800560c:	2300      	movs	r3, #0
 800560e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005610:	2300      	movs	r3, #0
 8005612:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005614:	1d3b      	adds	r3, r7, #4
 8005616:	4619      	mov	r1, r3
 8005618:	4805      	ldr	r0, [pc, #20]	; (8005630 <MX_TIM4_Init+0xa0>)
 800561a:	f7fe fc20 	bl	8003e5e <HAL_TIMEx_MasterConfigSynchronization>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8005624:	f000 fb08 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005628:	bf00      	nop
 800562a:	3730      	adds	r7, #48	; 0x30
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000144 	.word	0x20000144
 8005634:	40000800 	.word	0x40000800

08005638 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800563e:	463b      	mov	r3, r7
 8005640:	2200      	movs	r2, #0
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005646:	4b15      	ldr	r3, [pc, #84]	; (800569c <MX_TIM6_Init+0x64>)
 8005648:	4a15      	ldr	r2, [pc, #84]	; (80056a0 <MX_TIM6_Init+0x68>)
 800564a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 800564c:	4b13      	ldr	r3, [pc, #76]	; (800569c <MX_TIM6_Init+0x64>)
 800564e:	2253      	movs	r2, #83	; 0x53
 8005650:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005652:	4b12      	ldr	r3, [pc, #72]	; (800569c <MX_TIM6_Init+0x64>)
 8005654:	2200      	movs	r2, #0
 8005656:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8005658:	4b10      	ldr	r3, [pc, #64]	; (800569c <MX_TIM6_Init+0x64>)
 800565a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800565e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005660:	4b0e      	ldr	r3, [pc, #56]	; (800569c <MX_TIM6_Init+0x64>)
 8005662:	2200      	movs	r2, #0
 8005664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005666:	480d      	ldr	r0, [pc, #52]	; (800569c <MX_TIM6_Init+0x64>)
 8005668:	f7fd fcb0 	bl	8002fcc <HAL_TIM_Base_Init>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d001      	beq.n	8005676 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005672:	f000 fae1 	bl	8005c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005676:	2300      	movs	r3, #0
 8005678:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800567a:	2300      	movs	r3, #0
 800567c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800567e:	463b      	mov	r3, r7
 8005680:	4619      	mov	r1, r3
 8005682:	4806      	ldr	r0, [pc, #24]	; (800569c <MX_TIM6_Init+0x64>)
 8005684:	f7fe fbeb 	bl	8003e5e <HAL_TIMEx_MasterConfigSynchronization>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800568e:	f000 fad3 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005692:	bf00      	nop
 8005694:	3708      	adds	r7, #8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	200008f0 	.word	0x200008f0
 80056a0:	40001000 	.word	0x40001000

080056a4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08c      	sub	sp, #48	; 0x30
 80056a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80056aa:	f107 030c 	add.w	r3, r7, #12
 80056ae:	2224      	movs	r2, #36	; 0x24
 80056b0:	2100      	movs	r1, #0
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 fe8c 	bl	80063d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056b8:	1d3b      	adds	r3, r7, #4
 80056ba:	2200      	movs	r2, #0
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80056c0:	4b22      	ldr	r3, [pc, #136]	; (800574c <MX_TIM8_Init+0xa8>)
 80056c2:	4a23      	ldr	r2, [pc, #140]	; (8005750 <MX_TIM8_Init+0xac>)
 80056c4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80056c6:	4b21      	ldr	r3, [pc, #132]	; (800574c <MX_TIM8_Init+0xa8>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056cc:	4b1f      	ldr	r3, [pc, #124]	; (800574c <MX_TIM8_Init+0xa8>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80056d2:	4b1e      	ldr	r3, [pc, #120]	; (800574c <MX_TIM8_Init+0xa8>)
 80056d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056d8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056da:	4b1c      	ldr	r3, [pc, #112]	; (800574c <MX_TIM8_Init+0xa8>)
 80056dc:	2200      	movs	r2, #0
 80056de:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80056e0:	4b1a      	ldr	r3, [pc, #104]	; (800574c <MX_TIM8_Init+0xa8>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056e6:	4b19      	ldr	r3, [pc, #100]	; (800574c <MX_TIM8_Init+0xa8>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80056ec:	2303      	movs	r3, #3
 80056ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80056f0:	2300      	movs	r3, #0
 80056f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80056f4:	2301      	movs	r3, #1
 80056f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80056f8:	2300      	movs	r3, #0
 80056fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005700:	2300      	movs	r3, #0
 8005702:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005704:	2301      	movs	r3, #1
 8005706:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005708:	2300      	movs	r3, #0
 800570a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800570c:	2300      	movs	r3, #0
 800570e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8005710:	f107 030c 	add.w	r3, r7, #12
 8005714:	4619      	mov	r1, r3
 8005716:	480d      	ldr	r0, [pc, #52]	; (800574c <MX_TIM8_Init+0xa8>)
 8005718:	f7fd fd1a 	bl	8003150 <HAL_TIM_Encoder_Init>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8005722:	f000 fa89 	bl	8005c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005726:	2300      	movs	r3, #0
 8005728:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800572a:	2300      	movs	r3, #0
 800572c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800572e:	1d3b      	adds	r3, r7, #4
 8005730:	4619      	mov	r1, r3
 8005732:	4806      	ldr	r0, [pc, #24]	; (800574c <MX_TIM8_Init+0xa8>)
 8005734:	f7fe fb93 	bl	8003e5e <HAL_TIMEx_MasterConfigSynchronization>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800573e:	f000 fa7b 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005742:	bf00      	nop
 8005744:	3730      	adds	r7, #48	; 0x30
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	20000104 	.word	0x20000104
 8005750:	40010400 	.word	0x40010400

08005754 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005758:	4b11      	ldr	r3, [pc, #68]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 800575a:	4a12      	ldr	r2, [pc, #72]	; (80057a4 <MX_USART1_UART_Init+0x50>)
 800575c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800575e:	4b10      	ldr	r3, [pc, #64]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 8005760:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005764:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005766:	4b0e      	ldr	r3, [pc, #56]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 8005768:	2200      	movs	r2, #0
 800576a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800576c:	4b0c      	ldr	r3, [pc, #48]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 800576e:	2200      	movs	r2, #0
 8005770:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005772:	4b0b      	ldr	r3, [pc, #44]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 8005774:	2200      	movs	r2, #0
 8005776:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005778:	4b09      	ldr	r3, [pc, #36]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 800577a:	220c      	movs	r2, #12
 800577c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800577e:	4b08      	ldr	r3, [pc, #32]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 8005780:	2200      	movs	r2, #0
 8005782:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005784:	4b06      	ldr	r3, [pc, #24]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 8005786:	2200      	movs	r2, #0
 8005788:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800578a:	4805      	ldr	r0, [pc, #20]	; (80057a0 <MX_USART1_UART_Init+0x4c>)
 800578c:	f7fe fbc0 	bl	8003f10 <HAL_UART_Init>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005796:	f000 fa4f 	bl	8005c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800579a:	bf00      	nop
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	200008ac 	.word	0x200008ac
 80057a4:	40011000 	.word	0x40011000

080057a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b08a      	sub	sp, #40	; 0x28
 80057ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057ae:	f107 0314 	add.w	r3, r7, #20
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	605a      	str	r2, [r3, #4]
 80057b8:	609a      	str	r2, [r3, #8]
 80057ba:	60da      	str	r2, [r3, #12]
 80057bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057be:	2300      	movs	r3, #0
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	4b53      	ldr	r3, [pc, #332]	; (8005910 <MX_GPIO_Init+0x168>)
 80057c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c6:	4a52      	ldr	r2, [pc, #328]	; (8005910 <MX_GPIO_Init+0x168>)
 80057c8:	f043 0304 	orr.w	r3, r3, #4
 80057cc:	6313      	str	r3, [r2, #48]	; 0x30
 80057ce:	4b50      	ldr	r3, [pc, #320]	; (8005910 <MX_GPIO_Init+0x168>)
 80057d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	613b      	str	r3, [r7, #16]
 80057d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	4b4c      	ldr	r3, [pc, #304]	; (8005910 <MX_GPIO_Init+0x168>)
 80057e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e2:	4a4b      	ldr	r2, [pc, #300]	; (8005910 <MX_GPIO_Init+0x168>)
 80057e4:	f043 0301 	orr.w	r3, r3, #1
 80057e8:	6313      	str	r3, [r2, #48]	; 0x30
 80057ea:	4b49      	ldr	r3, [pc, #292]	; (8005910 <MX_GPIO_Init+0x168>)
 80057ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	60fb      	str	r3, [r7, #12]
 80057f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057f6:	2300      	movs	r3, #0
 80057f8:	60bb      	str	r3, [r7, #8]
 80057fa:	4b45      	ldr	r3, [pc, #276]	; (8005910 <MX_GPIO_Init+0x168>)
 80057fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fe:	4a44      	ldr	r2, [pc, #272]	; (8005910 <MX_GPIO_Init+0x168>)
 8005800:	f043 0302 	orr.w	r3, r3, #2
 8005804:	6313      	str	r3, [r2, #48]	; 0x30
 8005806:	4b42      	ldr	r3, [pc, #264]	; (8005910 <MX_GPIO_Init+0x168>)
 8005808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	60bb      	str	r3, [r7, #8]
 8005810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005812:	2300      	movs	r3, #0
 8005814:	607b      	str	r3, [r7, #4]
 8005816:	4b3e      	ldr	r3, [pc, #248]	; (8005910 <MX_GPIO_Init+0x168>)
 8005818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581a:	4a3d      	ldr	r2, [pc, #244]	; (8005910 <MX_GPIO_Init+0x168>)
 800581c:	f043 0308 	orr.w	r3, r3, #8
 8005820:	6313      	str	r3, [r2, #48]	; 0x30
 8005822:	4b3b      	ldr	r3, [pc, #236]	; (8005910 <MX_GPIO_Init+0x168>)
 8005824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005826:	f003 0308 	and.w	r3, r3, #8
 800582a:	607b      	str	r3, [r7, #4]
 800582c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800582e:	2200      	movs	r2, #0
 8005830:	f24e 213c 	movw	r1, #57916	; 0xe23c
 8005834:	4837      	ldr	r0, [pc, #220]	; (8005914 <MX_GPIO_Init+0x16c>)
 8005836:	f7fc fa51 	bl	8001cdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800583a:	2200      	movs	r2, #0
 800583c:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8005840:	4835      	ldr	r0, [pc, #212]	; (8005918 <MX_GPIO_Init+0x170>)
 8005842:	f7fc fa4b 	bl	8001cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 8005846:	2200      	movs	r2, #0
 8005848:	f242 7103 	movw	r1, #9987	; 0x2703
 800584c:	4833      	ldr	r0, [pc, #204]	; (800591c <MX_GPIO_Init+0x174>)
 800584e:	f7fc fa45 	bl	8001cdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8005852:	2200      	movs	r2, #0
 8005854:	2104      	movs	r1, #4
 8005856:	4832      	ldr	r0, [pc, #200]	; (8005920 <MX_GPIO_Init+0x178>)
 8005858:	f7fc fa40 	bl	8001cdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC2 
                           PC3 PC4 PC5 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800585c:	f24e 233c 	movw	r3, #57916	; 0xe23c
 8005860:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005862:	2301      	movs	r3, #1
 8005864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005866:	2300      	movs	r3, #0
 8005868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800586a:	2300      	movs	r3, #0
 800586c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800586e:	f107 0314 	add.w	r3, r7, #20
 8005872:	4619      	mov	r1, r3
 8005874:	4827      	ldr	r0, [pc, #156]	; (8005914 <MX_GPIO_Init+0x16c>)
 8005876:	f7fc f897 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800587a:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 800587e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005880:	2301      	movs	r3, #1
 8005882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005884:	2300      	movs	r3, #0
 8005886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005888:	2300      	movs	r3, #0
 800588a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800588c:	f107 0314 	add.w	r3, r7, #20
 8005890:	4619      	mov	r1, r3
 8005892:	4821      	ldr	r0, [pc, #132]	; (8005918 <MX_GPIO_Init+0x170>)
 8005894:	f7fc f888 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB13 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 8005898:	f242 7303 	movw	r3, #9987	; 0x2703
 800589c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800589e:	2301      	movs	r3, #1
 80058a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a6:	2300      	movs	r3, #0
 80058a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058aa:	f107 0314 	add.w	r3, r7, #20
 80058ae:	4619      	mov	r1, r3
 80058b0:	481a      	ldr	r0, [pc, #104]	; (800591c <MX_GPIO_Init+0x174>)
 80058b2:	f7fc f879 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80058b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058bc:	2300      	movs	r3, #0
 80058be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c0:	2300      	movs	r3, #0
 80058c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058c4:	f107 0314 	add.w	r3, r7, #20
 80058c8:	4619      	mov	r1, r3
 80058ca:	4814      	ldr	r0, [pc, #80]	; (800591c <MX_GPIO_Init+0x174>)
 80058cc:	f7fc f86c 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80058d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80058d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058de:	f107 0314 	add.w	r3, r7, #20
 80058e2:	4619      	mov	r1, r3
 80058e4:	480c      	ldr	r0, [pc, #48]	; (8005918 <MX_GPIO_Init+0x170>)
 80058e6:	f7fc f85f 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80058ea:	2304      	movs	r3, #4
 80058ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058ee:	2301      	movs	r3, #1
 80058f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058f2:	2300      	movs	r3, #0
 80058f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058f6:	2300      	movs	r3, #0
 80058f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058fa:	f107 0314 	add.w	r3, r7, #20
 80058fe:	4619      	mov	r1, r3
 8005900:	4807      	ldr	r0, [pc, #28]	; (8005920 <MX_GPIO_Init+0x178>)
 8005902:	f7fc f851 	bl	80019a8 <HAL_GPIO_Init>

}
 8005906:	bf00      	nop
 8005908:	3728      	adds	r7, #40	; 0x28
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	40023800 	.word	0x40023800
 8005914:	40020800 	.word	0x40020800
 8005918:	40020000 	.word	0x40020000
 800591c:	40020400 	.word	0x40020400
 8005920:	40020c00 	.word	0x40020c00

08005924 <get_adc_value>:
// ??��?��?定されたチャンネルのアナログ電圧値を取り�???��?��??��?��?
// 引数1???��?��??��?��hadc …… 電圧値を取り�???��?��すチャンネルが属すADCのHandler
// 引数2???��?��??��?��channel …… 電圧値を取り�???��?��すチャンネル
// 戻り�???��?��???��?��??��?��電圧値???��?��?12bit??��?��?解能???��?��?
//+++++++++++++++++++++++++++++++++++++++++++++++
int get_adc_value(ADC_HandleTypeDef *hadc, uint32_t channel){
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 800592e:	f107 0308 	add.w	r3, r7, #8
 8005932:	2200      	movs	r2, #0
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	605a      	str	r2, [r3, #4]
 8005938:	609a      	str	r2, [r3, #8]
 800593a:	60da      	str	r2, [r3, #12]

  sConfig.Channel = channel;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 8005940:	2301      	movs	r3, #1
 8005942:	60fb      	str	r3, [r7, #12]
  //sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8005944:	2300      	movs	r3, #0
 8005946:	613b      	str	r3, [r7, #16]
  //sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8005948:	2300      	movs	r3, #0
 800594a:	617b      	str	r3, [r7, #20]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 800594c:	f107 0308 	add.w	r3, r7, #8
 8005950:	4619      	mov	r1, r3
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fb fcf8 	bl	8001348 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);                    // AD変換を開始す??��?��?
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f7fb fb9d 	bl	8001098 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 100);   // AD変換終�?まで??��?��?機す??��?��?
 800595e:	2164      	movs	r1, #100	; 0x64
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7fb fc5f 	bl	8001224 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(hadc);          // AD変換結果を取得す??��?��?
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fb fce0 	bl	800132c <HAL_ADC_GetValue>
 800596c:	4603      	mov	r3, r0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3718      	adds	r7, #24
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <icm20689_init>:
	printf("ADC CH2 Value is %d\r\n",aADCxConvertedData[2]);
	printf("ADC CH3 Value is %d\r\n",aADCxConvertedData[3]);
}
*/

void icm20689_init(void){
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
  uint8_t who_am_i;

  HAL_Delay(100); // wait start up
 800597e:	2064      	movs	r0, #100	; 0x64
 8005980:	f7fb fb24 	bl	8000fcc <HAL_Delay>
  who_am_i = read_byte(WHO_AM_I); // 1. read who am i
 8005984:	2075      	movs	r0, #117	; 0x75
 8005986:	f000 f82f 	bl	80059e8 <read_byte>
 800598a:	4603      	mov	r3, r0
 800598c:	71fb      	strb	r3, [r7, #7]
  printf("\r\n0x%x\r\n",who_am_i); // 2. check who am i value
 800598e:	79fb      	ldrb	r3, [r7, #7]
 8005990:	4619      	mov	r1, r3
 8005992:	4813      	ldr	r0, [pc, #76]	; (80059e0 <icm20689_init+0x68>)
 8005994:	f000 fd24 	bl	80063e0 <iprintf>

  // 2. error check
  if (who_am_i != 0x98){
 8005998:	79fb      	ldrb	r3, [r7, #7]
 800599a:	2b98      	cmp	r3, #152	; 0x98
 800599c:	d003      	beq.n	80059a6 <icm20689_init+0x2e>
    while(1){
      printf( "gyro_error\r");
 800599e:	4811      	ldr	r0, [pc, #68]	; (80059e4 <icm20689_init+0x6c>)
 80059a0:	f000 fd1e 	bl	80063e0 <iprintf>
 80059a4:	e7fb      	b.n	800599e <icm20689_init+0x26>
    }
  }

  HAL_Delay(50); // wait
 80059a6:	2032      	movs	r0, #50	; 0x32
 80059a8:	f7fb fb10 	bl	8000fcc <HAL_Delay>
  write_byte(PWR_MGMT_1, 0x00); // 3. set pwr_might
 80059ac:	2100      	movs	r1, #0
 80059ae:	206b      	movs	r0, #107	; 0x6b
 80059b0:	f000 f846 	bl	8005a40 <write_byte>

  HAL_Delay(50);
 80059b4:	2032      	movs	r0, #50	; 0x32
 80059b6:	f7fb fb09 	bl	8000fcc <HAL_Delay>
  write_byte(CONFIG, 0x00); // 4. set config
 80059ba:	2100      	movs	r1, #0
 80059bc:	201a      	movs	r0, #26
 80059be:	f000 f83f 	bl	8005a40 <write_byte>

  HAL_Delay(50);
 80059c2:	2032      	movs	r0, #50	; 0x32
 80059c4:	f7fb fb02 	bl	8000fcc <HAL_Delay>
  write_byte(GYRO_CONFIG, 0x18); // 5. set gyro config
 80059c8:	2118      	movs	r1, #24
 80059ca:	201b      	movs	r0, #27
 80059cc:	f000 f838 	bl	8005a40 <write_byte>

  HAL_Delay(50);
 80059d0:	2032      	movs	r0, #50	; 0x32
 80059d2:	f7fb fafb 	bl	8000fcc <HAL_Delay>
}
 80059d6:	bf00      	nop
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	08007630 	.word	0x08007630
 80059e4:	0800763c 	.word	0x0800763c

080059e8 <read_byte>:

uint8_t read_byte(uint8_t reg){
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	4603      	mov	r3, r0
 80059f0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret,val;
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET ); //cs = Low;
 80059f2:	2200      	movs	r2, #0
 80059f4:	2104      	movs	r1, #4
 80059f6:	4810      	ldr	r0, [pc, #64]	; (8005a38 <read_byte+0x50>)
 80059f8:	f7fc f970 	bl	8001cdc <HAL_GPIO_WritePin>
  ret = reg | 0x80;  // MSB = 1
 80059fc:	79fb      	ldrb	r3, [r7, #7]
 80059fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	73fb      	strb	r3, [r7, #15]
  HAL_SPI_Transmit(&hspi3, &ret,1,100); // sent 1byte(address)
 8005a06:	f107 010f 	add.w	r1, r7, #15
 8005a0a:	2364      	movs	r3, #100	; 0x64
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	480b      	ldr	r0, [pc, #44]	; (8005a3c <read_byte+0x54>)
 8005a10:	f7fc fdec 	bl	80025ec <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3,&val,1,100); // read 1byte(read data)
 8005a14:	f107 010e 	add.w	r1, r7, #14
 8005a18:	2364      	movs	r3, #100	; 0x64
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	4807      	ldr	r0, [pc, #28]	; (8005a3c <read_byte+0x54>)
 8005a1e:	f7fc ff19 	bl	8002854 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET );  //cs = High;
 8005a22:	2201      	movs	r2, #1
 8005a24:	2104      	movs	r1, #4
 8005a26:	4804      	ldr	r0, [pc, #16]	; (8005a38 <read_byte+0x50>)
 8005a28:	f7fc f958 	bl	8001cdc <HAL_GPIO_WritePin>
  return val;
 8005a2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	40020c00 	.word	0x40020c00
 8005a3c:	20000808 	.word	0x20000808

08005a40 <write_byte>:

void write_byte(uint8_t reg, uint8_t val){
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	4603      	mov	r3, r0
 8005a48:	460a      	mov	r2, r1
 8005a4a:	71fb      	strb	r3, [r7, #7]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  ret = reg & 0x7F ; // MSB = 0
 8005a50:	79fb      	ldrb	r3, [r7, #7]
 8005a52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); // cs = Low;
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	2104      	movs	r1, #4
 8005a5e:	480c      	ldr	r0, [pc, #48]	; (8005a90 <write_byte+0x50>)
 8005a60:	f7fc f93c 	bl	8001cdc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &ret,1,100); // sent 1byte(address)
 8005a64:	f107 010f 	add.w	r1, r7, #15
 8005a68:	2364      	movs	r3, #100	; 0x64
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4809      	ldr	r0, [pc, #36]	; (8005a94 <write_byte+0x54>)
 8005a6e:	f7fc fdbd 	bl	80025ec <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &val,1,100); // read 1byte(write data)
 8005a72:	1db9      	adds	r1, r7, #6
 8005a74:	2364      	movs	r3, #100	; 0x64
 8005a76:	2201      	movs	r2, #1
 8005a78:	4806      	ldr	r0, [pc, #24]	; (8005a94 <write_byte+0x54>)
 8005a7a:	f7fc fdb7 	bl	80025ec <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); // cs = High;
 8005a7e:	2201      	movs	r2, #1
 8005a80:	2104      	movs	r1, #4
 8005a82:	4803      	ldr	r0, [pc, #12]	; (8005a90 <write_byte+0x50>)
 8005a84:	f7fc f92a 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005a88:	bf00      	nop
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	40020c00 	.word	0x40020c00
 8005a94:	20000808 	.word	0x20000808

08005a98 <icm20689_read_gyro_z>:

float icm20689_read_gyro_z(void){
 8005a98:	b590      	push	{r4, r7, lr}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
  int16_t gyro_z;
  float omega;

  // H:8bit shift, Link h and l
  gyro_z = (int16_t)((int16_t)(read_byte(GYRO_ZOUT_H) << 8) | read_byte(GYRO_ZOUT_L));
 8005a9e:	2047      	movs	r0, #71	; 0x47
 8005aa0:	f7ff ffa2 	bl	80059e8 <read_byte>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	021b      	lsls	r3, r3, #8
 8005aa8:	b21c      	sxth	r4, r3
 8005aaa:	2048      	movs	r0, #72	; 0x48
 8005aac:	f7ff ff9c 	bl	80059e8 <read_byte>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	b21b      	sxth	r3, r3
 8005ab4:	4323      	orrs	r3, r4
 8005ab6:	80fb      	strh	r3, [r7, #6]

  omega = (float)(gyro_z / GYRO_FACTOR + 1.15); // dps to deg/sec
 8005ab8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7fa fd29 	bl	8000514 <__aeabi_i2d>
 8005ac2:	a30f      	add	r3, pc, #60	; (adr r3, 8005b00 <icm20689_read_gyro_z+0x68>)
 8005ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac8:	f7fa feb8 	bl	800083c <__aeabi_ddiv>
 8005acc:	4603      	mov	r3, r0
 8005ace:	460c      	mov	r4, r1
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	a30c      	add	r3, pc, #48	; (adr r3, 8005b08 <icm20689_read_gyro_z+0x70>)
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	f7fa fbcf 	bl	800027c <__adddf3>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	4621      	mov	r1, r4
 8005ae6:	f7fb f82f 	bl	8000b48 <__aeabi_d2f>
 8005aea:	4603      	mov	r3, r0
 8005aec:	603b      	str	r3, [r7, #0]
  return omega;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	ee07 3a90 	vmov	s15, r3
}
 8005af4:	eeb0 0a67 	vmov.f32	s0, s15
 8005af8:	370c      	adds	r7, #12
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd90      	pop	{r4, r7, pc}
 8005afe:	bf00      	nop
 8005b00:	66666666 	.word	0x66666666
 8005b04:	40306666 	.word	0x40306666
 8005b08:	66666666 	.word	0x66666666
 8005b0c:	3ff26666 	.word	0x3ff26666

08005b10 <drive_dir>:
//drive_dir
// wheel turn dir for each wheel
// hikisuu:1-wheel select(0=>L, 1=>R), 2-dir select(0=>CW, 1=>CWW, 2=>ShortBrake, 3=>free)
// modorichi: nothing
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_dir(uint8_t wheel, uint8_t dir){
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	4603      	mov	r3, r0
 8005b18:	460a      	mov	r2, r1
 8005b1a:	71fb      	strb	r3, [r7, #7]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	71bb      	strb	r3, [r7, #6]
	if(wheel == 0){
 8005b20:	79fb      	ldrb	r3, [r7, #7]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d13e      	bne.n	8005ba4 <drive_dir+0x94>
		if(dir == 0){
 8005b26:	79bb      	ldrb	r3, [r7, #6]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10f      	bne.n	8005b4c <drive_dir+0x3c>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	2120      	movs	r1, #32
 8005b30:	483f      	ldr	r0, [pc, #252]	; (8005c30 <drive_dir+0x120>)
 8005b32:	f7fc f8d3 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	//L_CCW
 8005b36:	2200      	movs	r2, #0
 8005b38:	2110      	movs	r1, #16
 8005b3a:	483d      	ldr	r0, [pc, #244]	; (8005c30 <drive_dir+0x120>)
 8005b3c:	f7fc f8ce 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8005b40:	2201      	movs	r2, #1
 8005b42:	2101      	movs	r1, #1
 8005b44:	483b      	ldr	r0, [pc, #236]	; (8005c34 <drive_dir+0x124>)
 8005b46:	f7fc f8c9 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
		}else{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
		}
	}
}
 8005b4a:	e06c      	b.n	8005c26 <drive_dir+0x116>
		}else if(dir == 1){
 8005b4c:	79bb      	ldrb	r3, [r7, #6]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d10f      	bne.n	8005b72 <drive_dir+0x62>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	//L_CW
 8005b52:	2200      	movs	r2, #0
 8005b54:	2120      	movs	r1, #32
 8005b56:	4836      	ldr	r0, [pc, #216]	; (8005c30 <drive_dir+0x120>)
 8005b58:	f7fc f8c0 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	2110      	movs	r1, #16
 8005b60:	4833      	ldr	r0, [pc, #204]	; (8005c30 <drive_dir+0x120>)
 8005b62:	f7fc f8bb 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8005b66:	2201      	movs	r2, #1
 8005b68:	2101      	movs	r1, #1
 8005b6a:	4832      	ldr	r0, [pc, #200]	; (8005c34 <drive_dir+0x124>)
 8005b6c:	f7fc f8b6 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005b70:	e059      	b.n	8005c26 <drive_dir+0x116>
		}else if(dir == 2){
 8005b72:	79bb      	ldrb	r3, [r7, #6]
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d10f      	bne.n	8005b98 <drive_dir+0x88>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8005b78:	2201      	movs	r2, #1
 8005b7a:	2120      	movs	r1, #32
 8005b7c:	482c      	ldr	r0, [pc, #176]	; (8005c30 <drive_dir+0x120>)
 8005b7e:	f7fc f8ad 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8005b82:	2201      	movs	r2, #1
 8005b84:	2110      	movs	r1, #16
 8005b86:	482a      	ldr	r0, [pc, #168]	; (8005c30 <drive_dir+0x120>)
 8005b88:	f7fc f8a8 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	2101      	movs	r1, #1
 8005b90:	4828      	ldr	r0, [pc, #160]	; (8005c34 <drive_dir+0x124>)
 8005b92:	f7fc f8a3 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005b96:	e046      	b.n	8005c26 <drive_dir+0x116>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
 8005b98:	2200      	movs	r2, #0
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	4825      	ldr	r0, [pc, #148]	; (8005c34 <drive_dir+0x124>)
 8005b9e:	f7fc f89d 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005ba2:	e040      	b.n	8005c26 <drive_dir+0x116>
		if(dir == 0){
 8005ba4:	79bb      	ldrb	r3, [r7, #6]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d110      	bne.n	8005bcc <drive_dir+0xbc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8005baa:	2201      	movs	r2, #1
 8005bac:	2102      	movs	r1, #2
 8005bae:	4821      	ldr	r0, [pc, #132]	; (8005c34 <drive_dir+0x124>)
 8005bb0:	f7fc f894 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);	//R_CCW
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005bba:	481e      	ldr	r0, [pc, #120]	; (8005c34 <drive_dir+0x124>)
 8005bbc:	f7fc f88e 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	481b      	ldr	r0, [pc, #108]	; (8005c34 <drive_dir+0x124>)
 8005bc6:	f7fc f889 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005bca:	e02c      	b.n	8005c26 <drive_dir+0x116>
		}else if(dir == 1){
 8005bcc:	79bb      	ldrb	r3, [r7, #6]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d110      	bne.n	8005bf4 <drive_dir+0xe4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	//R_CW
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2102      	movs	r1, #2
 8005bd6:	4817      	ldr	r0, [pc, #92]	; (8005c34 <drive_dir+0x124>)
 8005bd8:	f7fc f880 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005be2:	4814      	ldr	r0, [pc, #80]	; (8005c34 <drive_dir+0x124>)
 8005be4:	f7fc f87a 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8005be8:	2201      	movs	r2, #1
 8005bea:	2101      	movs	r1, #1
 8005bec:	4811      	ldr	r0, [pc, #68]	; (8005c34 <drive_dir+0x124>)
 8005bee:	f7fc f875 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005bf2:	e018      	b.n	8005c26 <drive_dir+0x116>
		}else if(dir == 2){
 8005bf4:	79bb      	ldrb	r3, [r7, #6]
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d110      	bne.n	8005c1c <drive_dir+0x10c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	2102      	movs	r1, #2
 8005bfe:	480d      	ldr	r0, [pc, #52]	; (8005c34 <drive_dir+0x124>)
 8005c00:	f7fc f86c 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8005c04:	2201      	movs	r2, #1
 8005c06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c0a:	480a      	ldr	r0, [pc, #40]	; (8005c34 <drive_dir+0x124>)
 8005c0c:	f7fc f866 	bl	8001cdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8005c10:	2201      	movs	r2, #1
 8005c12:	2101      	movs	r1, #1
 8005c14:	4807      	ldr	r0, [pc, #28]	; (8005c34 <drive_dir+0x124>)
 8005c16:	f7fc f861 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005c1a:	e004      	b.n	8005c26 <drive_dir+0x116>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	2101      	movs	r1, #1
 8005c20:	4804      	ldr	r0, [pc, #16]	; (8005c34 <drive_dir+0x124>)
 8005c22:	f7fc f85b 	bl	8001cdc <HAL_GPIO_WritePin>
}
 8005c26:	bf00      	nop
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	40020800 	.word	0x40020800
 8005c34:	40020400 	.word	0x40020400

08005c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005c3c:	bf00      	nop
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
	...

08005c48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c4e:	2300      	movs	r3, #0
 8005c50:	607b      	str	r3, [r7, #4]
 8005c52:	4b10      	ldr	r3, [pc, #64]	; (8005c94 <HAL_MspInit+0x4c>)
 8005c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c56:	4a0f      	ldr	r2, [pc, #60]	; (8005c94 <HAL_MspInit+0x4c>)
 8005c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8005c5e:	4b0d      	ldr	r3, [pc, #52]	; (8005c94 <HAL_MspInit+0x4c>)
 8005c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c66:	607b      	str	r3, [r7, #4]
 8005c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	603b      	str	r3, [r7, #0]
 8005c6e:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <HAL_MspInit+0x4c>)
 8005c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c72:	4a08      	ldr	r2, [pc, #32]	; (8005c94 <HAL_MspInit+0x4c>)
 8005c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c78:	6413      	str	r3, [r2, #64]	; 0x40
 8005c7a:	4b06      	ldr	r3, [pc, #24]	; (8005c94 <HAL_MspInit+0x4c>)
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c82:	603b      	str	r3, [r7, #0]
 8005c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c86:	bf00      	nop
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	40023800 	.word	0x40023800

08005c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b08a      	sub	sp, #40	; 0x28
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ca0:	f107 0314 	add.w	r3, r7, #20
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	605a      	str	r2, [r3, #4]
 8005caa:	609a      	str	r2, [r3, #8]
 8005cac:	60da      	str	r2, [r3, #12]
 8005cae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a17      	ldr	r2, [pc, #92]	; (8005d14 <HAL_ADC_MspInit+0x7c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d127      	bne.n	8005d0a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005cba:	2300      	movs	r3, #0
 8005cbc:	613b      	str	r3, [r7, #16]
 8005cbe:	4b16      	ldr	r3, [pc, #88]	; (8005d18 <HAL_ADC_MspInit+0x80>)
 8005cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc2:	4a15      	ldr	r2, [pc, #84]	; (8005d18 <HAL_ADC_MspInit+0x80>)
 8005cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8005cca:	4b13      	ldr	r3, [pc, #76]	; (8005d18 <HAL_ADC_MspInit+0x80>)
 8005ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd2:	613b      	str	r3, [r7, #16]
 8005cd4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60fb      	str	r3, [r7, #12]
 8005cda:	4b0f      	ldr	r3, [pc, #60]	; (8005d18 <HAL_ADC_MspInit+0x80>)
 8005cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cde:	4a0e      	ldr	r2, [pc, #56]	; (8005d18 <HAL_ADC_MspInit+0x80>)
 8005ce0:	f043 0301 	orr.w	r3, r3, #1
 8005ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ce6:	4b0c      	ldr	r3, [pc, #48]	; (8005d18 <HAL_ADC_MspInit+0x80>)
 8005ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	60fb      	str	r3, [r7, #12]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005cf2:	230f      	movs	r3, #15
 8005cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cfe:	f107 0314 	add.w	r3, r7, #20
 8005d02:	4619      	mov	r1, r3
 8005d04:	4805      	ldr	r0, [pc, #20]	; (8005d1c <HAL_ADC_MspInit+0x84>)
 8005d06:	f7fb fe4f 	bl	80019a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005d0a:	bf00      	nop
 8005d0c:	3728      	adds	r7, #40	; 0x28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	40012000 	.word	0x40012000
 8005d18:	40023800 	.word	0x40023800
 8005d1c:	40020000 	.word	0x40020000

08005d20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	; 0x28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d28:	f107 0314 	add.w	r3, r7, #20
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	605a      	str	r2, [r3, #4]
 8005d32:	609a      	str	r2, [r3, #8]
 8005d34:	60da      	str	r2, [r3, #12]
 8005d36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a19      	ldr	r2, [pc, #100]	; (8005da4 <HAL_SPI_MspInit+0x84>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d12c      	bne.n	8005d9c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005d42:	2300      	movs	r3, #0
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	4b18      	ldr	r3, [pc, #96]	; (8005da8 <HAL_SPI_MspInit+0x88>)
 8005d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4a:	4a17      	ldr	r2, [pc, #92]	; (8005da8 <HAL_SPI_MspInit+0x88>)
 8005d4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d50:	6413      	str	r3, [r2, #64]	; 0x40
 8005d52:	4b15      	ldr	r3, [pc, #84]	; (8005da8 <HAL_SPI_MspInit+0x88>)
 8005d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d5a:	613b      	str	r3, [r7, #16]
 8005d5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60fb      	str	r3, [r7, #12]
 8005d62:	4b11      	ldr	r3, [pc, #68]	; (8005da8 <HAL_SPI_MspInit+0x88>)
 8005d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d66:	4a10      	ldr	r2, [pc, #64]	; (8005da8 <HAL_SPI_MspInit+0x88>)
 8005d68:	f043 0304 	orr.w	r3, r3, #4
 8005d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8005d6e:	4b0e      	ldr	r3, [pc, #56]	; (8005da8 <HAL_SPI_MspInit+0x88>)
 8005d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d72:	f003 0304 	and.w	r3, r3, #4
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005d7a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d80:	2302      	movs	r3, #2
 8005d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d84:	2300      	movs	r3, #0
 8005d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005d8c:	2306      	movs	r3, #6
 8005d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d90:	f107 0314 	add.w	r3, r7, #20
 8005d94:	4619      	mov	r1, r3
 8005d96:	4805      	ldr	r0, [pc, #20]	; (8005dac <HAL_SPI_MspInit+0x8c>)
 8005d98:	f7fb fe06 	bl	80019a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005d9c:	bf00      	nop
 8005d9e:	3728      	adds	r7, #40	; 0x28
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	40003c00 	.word	0x40003c00
 8005da8:	40023800 	.word	0x40023800
 8005dac:	40020800 	.word	0x40020800

08005db0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dc0:	d10e      	bne.n	8005de0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	4b24      	ldr	r3, [pc, #144]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	4a23      	ldr	r2, [pc, #140]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005dcc:	f043 0301 	orr.w	r3, r3, #1
 8005dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8005dd2:	4b21      	ldr	r3, [pc, #132]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd6:	f003 0301 	and.w	r3, r3, #1
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8005dde:	e036      	b.n	8005e4e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a1d      	ldr	r2, [pc, #116]	; (8005e5c <HAL_TIM_Base_MspInit+0xac>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d116      	bne.n	8005e18 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005dea:	2300      	movs	r3, #0
 8005dec:	613b      	str	r3, [r7, #16]
 8005dee:	4b1a      	ldr	r3, [pc, #104]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	4a19      	ldr	r2, [pc, #100]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005df4:	f043 0302 	orr.w	r3, r3, #2
 8005df8:	6413      	str	r3, [r2, #64]	; 0x40
 8005dfa:	4b17      	ldr	r3, [pc, #92]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	613b      	str	r3, [r7, #16]
 8005e04:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005e06:	2200      	movs	r2, #0
 8005e08:	2100      	movs	r1, #0
 8005e0a:	201d      	movs	r0, #29
 8005e0c:	f7fb fd95 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005e10:	201d      	movs	r0, #29
 8005e12:	f7fb fdae 	bl	8001972 <HAL_NVIC_EnableIRQ>
}
 8005e16:	e01a      	b.n	8005e4e <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM6)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a10      	ldr	r2, [pc, #64]	; (8005e60 <HAL_TIM_Base_MspInit+0xb0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d115      	bne.n	8005e4e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005e22:	2300      	movs	r3, #0
 8005e24:	60fb      	str	r3, [r7, #12]
 8005e26:	4b0c      	ldr	r3, [pc, #48]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	4a0b      	ldr	r2, [pc, #44]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005e2c:	f043 0310 	orr.w	r3, r3, #16
 8005e30:	6413      	str	r3, [r2, #64]	; 0x40
 8005e32:	4b09      	ldr	r3, [pc, #36]	; (8005e58 <HAL_TIM_Base_MspInit+0xa8>)
 8005e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e36:	f003 0310 	and.w	r3, r3, #16
 8005e3a:	60fb      	str	r3, [r7, #12]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005e3e:	2200      	movs	r2, #0
 8005e40:	2100      	movs	r1, #0
 8005e42:	2036      	movs	r0, #54	; 0x36
 8005e44:	f7fb fd79 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005e48:	2036      	movs	r0, #54	; 0x36
 8005e4a:	f7fb fd92 	bl	8001972 <HAL_NVIC_EnableIRQ>
}
 8005e4e:	bf00      	nop
 8005e50:	3718      	adds	r7, #24
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	40023800 	.word	0x40023800
 8005e5c:	40000400 	.word	0x40000400
 8005e60:	40001000 	.word	0x40001000

08005e64 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b08c      	sub	sp, #48	; 0x30
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e6c:	f107 031c 	add.w	r3, r7, #28
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
 8005e74:	605a      	str	r2, [r3, #4]
 8005e76:	609a      	str	r2, [r3, #8]
 8005e78:	60da      	str	r2, [r3, #12]
 8005e7a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a36      	ldr	r2, [pc, #216]	; (8005f5c <HAL_TIM_Encoder_MspInit+0xf8>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d134      	bne.n	8005ef0 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005e86:	2300      	movs	r3, #0
 8005e88:	61bb      	str	r3, [r7, #24]
 8005e8a:	4b35      	ldr	r3, [pc, #212]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	4a34      	ldr	r2, [pc, #208]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005e90:	f043 0304 	orr.w	r3, r3, #4
 8005e94:	6413      	str	r3, [r2, #64]	; 0x40
 8005e96:	4b32      	ldr	r3, [pc, #200]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	61bb      	str	r3, [r7, #24]
 8005ea0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	617b      	str	r3, [r7, #20]
 8005ea6:	4b2e      	ldr	r3, [pc, #184]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eaa:	4a2d      	ldr	r2, [pc, #180]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005eac:	f043 0302 	orr.w	r3, r3, #2
 8005eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8005eb2:	4b2b      	ldr	r3, [pc, #172]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb6:	f003 0302 	and.w	r3, r3, #2
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005ebe:	23c0      	movs	r3, #192	; 0xc0
 8005ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005ece:	2302      	movs	r3, #2
 8005ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ed2:	f107 031c 	add.w	r3, r7, #28
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	4822      	ldr	r0, [pc, #136]	; (8005f64 <HAL_TIM_Encoder_MspInit+0x100>)
 8005eda:	f7fb fd65 	bl	80019a8 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005ede:	2200      	movs	r2, #0
 8005ee0:	2100      	movs	r1, #0
 8005ee2:	201e      	movs	r0, #30
 8005ee4:	f7fb fd29 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005ee8:	201e      	movs	r0, #30
 8005eea:	f7fb fd42 	bl	8001972 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005eee:	e030      	b.n	8005f52 <HAL_TIM_Encoder_MspInit+0xee>
  else if(htim_encoder->Instance==TIM8)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a1c      	ldr	r2, [pc, #112]	; (8005f68 <HAL_TIM_Encoder_MspInit+0x104>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d12b      	bne.n	8005f52 <HAL_TIM_Encoder_MspInit+0xee>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005efa:	2300      	movs	r3, #0
 8005efc:	613b      	str	r3, [r7, #16]
 8005efe:	4b18      	ldr	r3, [pc, #96]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f02:	4a17      	ldr	r2, [pc, #92]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005f04:	f043 0302 	orr.w	r3, r3, #2
 8005f08:	6453      	str	r3, [r2, #68]	; 0x44
 8005f0a:	4b15      	ldr	r3, [pc, #84]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f16:	2300      	movs	r3, #0
 8005f18:	60fb      	str	r3, [r7, #12]
 8005f1a:	4b11      	ldr	r3, [pc, #68]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1e:	4a10      	ldr	r2, [pc, #64]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005f20:	f043 0304 	orr.w	r3, r3, #4
 8005f24:	6313      	str	r3, [r2, #48]	; 0x30
 8005f26:	4b0e      	ldr	r3, [pc, #56]	; (8005f60 <HAL_TIM_Encoder_MspInit+0xfc>)
 8005f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2a:	f003 0304 	and.w	r3, r3, #4
 8005f2e:	60fb      	str	r3, [r7, #12]
 8005f30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005f32:	23c0      	movs	r3, #192	; 0xc0
 8005f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f36:	2302      	movs	r3, #2
 8005f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005f42:	2303      	movs	r3, #3
 8005f44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f46:	f107 031c 	add.w	r3, r7, #28
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4807      	ldr	r0, [pc, #28]	; (8005f6c <HAL_TIM_Encoder_MspInit+0x108>)
 8005f4e:	f7fb fd2b 	bl	80019a8 <HAL_GPIO_Init>
}
 8005f52:	bf00      	nop
 8005f54:	3730      	adds	r7, #48	; 0x30
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40000800 	.word	0x40000800
 8005f60:	40023800 	.word	0x40023800
 8005f64:	40020400 	.word	0x40020400
 8005f68:	40010400 	.word	0x40010400
 8005f6c:	40020800 	.word	0x40020800

08005f70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b08a      	sub	sp, #40	; 0x28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f78:	f107 0314 	add.w	r3, r7, #20
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	605a      	str	r2, [r3, #4]
 8005f82:	609a      	str	r2, [r3, #8]
 8005f84:	60da      	str	r2, [r3, #12]
 8005f86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f90:	d13d      	bne.n	800600e <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f92:	2300      	movs	r3, #0
 8005f94:	613b      	str	r3, [r7, #16]
 8005f96:	4b31      	ldr	r3, [pc, #196]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8005f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9a:	4a30      	ldr	r2, [pc, #192]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8005f9c:	f043 0301 	orr.w	r3, r3, #1
 8005fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8005fa2:	4b2e      	ldr	r3, [pc, #184]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8005fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	613b      	str	r3, [r7, #16]
 8005fac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fae:	2300      	movs	r3, #0
 8005fb0:	60fb      	str	r3, [r7, #12]
 8005fb2:	4b2a      	ldr	r3, [pc, #168]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8005fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb6:	4a29      	ldr	r2, [pc, #164]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8005fb8:	f043 0302 	orr.w	r3, r3, #2
 8005fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8005fbe:	4b27      	ldr	r3, [pc, #156]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	60fb      	str	r3, [r7, #12]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005fca:	2320      	movs	r3, #32
 8005fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fce:	2302      	movs	r3, #2
 8005fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fde:	f107 0314 	add.w	r3, r7, #20
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	481e      	ldr	r0, [pc, #120]	; (8006060 <HAL_TIM_MspPostInit+0xf0>)
 8005fe6:	f7fb fcdf 	bl	80019a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005fea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ff0:	2302      	movs	r3, #2
 8005ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006000:	f107 0314 	add.w	r3, r7, #20
 8006004:	4619      	mov	r1, r3
 8006006:	4817      	ldr	r0, [pc, #92]	; (8006064 <HAL_TIM_MspPostInit+0xf4>)
 8006008:	f7fb fcce 	bl	80019a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800600c:	e022      	b.n	8006054 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a15      	ldr	r2, [pc, #84]	; (8006068 <HAL_TIM_MspPostInit+0xf8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d11d      	bne.n	8006054 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006018:	2300      	movs	r3, #0
 800601a:	60bb      	str	r3, [r7, #8]
 800601c:	4b0f      	ldr	r3, [pc, #60]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 800601e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006020:	4a0e      	ldr	r2, [pc, #56]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 8006022:	f043 0302 	orr.w	r3, r3, #2
 8006026:	6313      	str	r3, [r2, #48]	; 0x30
 8006028:	4b0c      	ldr	r3, [pc, #48]	; (800605c <HAL_TIM_MspPostInit+0xec>)
 800602a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	60bb      	str	r3, [r7, #8]
 8006032:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006034:	2320      	movs	r3, #32
 8006036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006038:	2302      	movs	r3, #2
 800603a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800603c:	2300      	movs	r3, #0
 800603e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006040:	2300      	movs	r3, #0
 8006042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006044:	2302      	movs	r3, #2
 8006046:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006048:	f107 0314 	add.w	r3, r7, #20
 800604c:	4619      	mov	r1, r3
 800604e:	4805      	ldr	r0, [pc, #20]	; (8006064 <HAL_TIM_MspPostInit+0xf4>)
 8006050:	f7fb fcaa 	bl	80019a8 <HAL_GPIO_Init>
}
 8006054:	bf00      	nop
 8006056:	3728      	adds	r7, #40	; 0x28
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40023800 	.word	0x40023800
 8006060:	40020000 	.word	0x40020000
 8006064:	40020400 	.word	0x40020400
 8006068:	40000400 	.word	0x40000400

0800606c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b08a      	sub	sp, #40	; 0x28
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006074:	f107 0314 	add.w	r3, r7, #20
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	605a      	str	r2, [r3, #4]
 800607e:	609a      	str	r2, [r3, #8]
 8006080:	60da      	str	r2, [r3, #12]
 8006082:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a19      	ldr	r2, [pc, #100]	; (80060f0 <HAL_UART_MspInit+0x84>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d12c      	bne.n	80060e8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800608e:	2300      	movs	r3, #0
 8006090:	613b      	str	r3, [r7, #16]
 8006092:	4b18      	ldr	r3, [pc, #96]	; (80060f4 <HAL_UART_MspInit+0x88>)
 8006094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006096:	4a17      	ldr	r2, [pc, #92]	; (80060f4 <HAL_UART_MspInit+0x88>)
 8006098:	f043 0310 	orr.w	r3, r3, #16
 800609c:	6453      	str	r3, [r2, #68]	; 0x44
 800609e:	4b15      	ldr	r3, [pc, #84]	; (80060f4 <HAL_UART_MspInit+0x88>)
 80060a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a2:	f003 0310 	and.w	r3, r3, #16
 80060a6:	613b      	str	r3, [r7, #16]
 80060a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060aa:	2300      	movs	r3, #0
 80060ac:	60fb      	str	r3, [r7, #12]
 80060ae:	4b11      	ldr	r3, [pc, #68]	; (80060f4 <HAL_UART_MspInit+0x88>)
 80060b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b2:	4a10      	ldr	r2, [pc, #64]	; (80060f4 <HAL_UART_MspInit+0x88>)
 80060b4:	f043 0301 	orr.w	r3, r3, #1
 80060b8:	6313      	str	r3, [r2, #48]	; 0x30
 80060ba:	4b0e      	ldr	r3, [pc, #56]	; (80060f4 <HAL_UART_MspInit+0x88>)
 80060bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80060c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80060ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060cc:	2302      	movs	r3, #2
 80060ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060d0:	2301      	movs	r3, #1
 80060d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d4:	2303      	movs	r3, #3
 80060d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80060d8:	2307      	movs	r3, #7
 80060da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060dc:	f107 0314 	add.w	r3, r7, #20
 80060e0:	4619      	mov	r1, r3
 80060e2:	4805      	ldr	r0, [pc, #20]	; (80060f8 <HAL_UART_MspInit+0x8c>)
 80060e4:	f7fb fc60 	bl	80019a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80060e8:	bf00      	nop
 80060ea:	3728      	adds	r7, #40	; 0x28
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	40011000 	.word	0x40011000
 80060f4:	40023800 	.word	0x40023800
 80060f8:	40020000 	.word	0x40020000

080060fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80060fc:	b480      	push	{r7}
 80060fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006100:	bf00      	nop
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800610a:	b480      	push	{r7}
 800610c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800610e:	e7fe      	b.n	800610e <HardFault_Handler+0x4>

08006110 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006114:	e7fe      	b.n	8006114 <MemManage_Handler+0x4>

08006116 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006116:	b480      	push	{r7}
 8006118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800611a:	e7fe      	b.n	800611a <BusFault_Handler+0x4>

0800611c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800611c:	b480      	push	{r7}
 800611e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006120:	e7fe      	b.n	8006120 <UsageFault_Handler+0x4>

08006122 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006122:	b480      	push	{r7}
 8006124:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006126:	bf00      	nop
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006134:	bf00      	nop
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800613e:	b480      	push	{r7}
 8006140:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006142:	bf00      	nop
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006150:	f7fa ff1c 	bl	8000f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006154:	bf00      	nop
 8006156:	bd80      	pop	{r7, pc}

08006158 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800615c:	bf00      	nop
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006166:	b480      	push	{r7}
 8006168:	af00      	add	r7, sp, #0

  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800616a:	bf00      	nop
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006178:	4802      	ldr	r0, [pc, #8]	; (8006184 <TIM6_DAC_IRQHandler+0x10>)
 800617a:	f7fd f8b2 	bl	80032e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800617e:	bf00      	nop
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	200008f0 	.word	0x200008f0

08006188 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b086      	sub	sp, #24
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006194:	2300      	movs	r3, #0
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	e00a      	b.n	80061b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800619a:	f3af 8000 	nop.w
 800619e:	4601      	mov	r1, r0
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	60ba      	str	r2, [r7, #8]
 80061a6:	b2ca      	uxtb	r2, r1
 80061a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	3301      	adds	r3, #1
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	dbf0      	blt.n	800619a <_read+0x12>
	}

return len;
 80061b8:	687b      	ldr	r3, [r7, #4]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3718      	adds	r7, #24
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b086      	sub	sp, #24
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	60f8      	str	r0, [r7, #12]
 80061ca:	60b9      	str	r1, [r7, #8]
 80061cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061ce:	2300      	movs	r3, #0
 80061d0:	617b      	str	r3, [r7, #20]
 80061d2:	e009      	b.n	80061e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	1c5a      	adds	r2, r3, #1
 80061d8:	60ba      	str	r2, [r7, #8]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f7fe f9d1 	bl	8004584 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	3301      	adds	r3, #1
 80061e6:	617b      	str	r3, [r7, #20]
 80061e8:	697a      	ldr	r2, [r7, #20]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	dbf1      	blt.n	80061d4 <_write+0x12>
	}
	return len;
 80061f0:	687b      	ldr	r3, [r7, #4]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3718      	adds	r7, #24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <_close>:

int _close(int file)
{
 80061fa:	b480      	push	{r7}
 80061fc:	b083      	sub	sp, #12
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
	return -1;
 8006202:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006206:	4618      	mov	r0, r3
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
 800621a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006222:	605a      	str	r2, [r3, #4]
	return 0;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <_isatty>:

int _isatty(int file)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
	return 1;
 800623a:	2301      	movs	r3, #1
}
 800623c:	4618      	mov	r0, r3
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
	return 0;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
	...

08006264 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800626c:	4b11      	ldr	r3, [pc, #68]	; (80062b4 <_sbrk+0x50>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d102      	bne.n	800627a <_sbrk+0x16>
		heap_end = &end;
 8006274:	4b0f      	ldr	r3, [pc, #60]	; (80062b4 <_sbrk+0x50>)
 8006276:	4a10      	ldr	r2, [pc, #64]	; (80062b8 <_sbrk+0x54>)
 8006278:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800627a:	4b0e      	ldr	r3, [pc, #56]	; (80062b4 <_sbrk+0x50>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006280:	4b0c      	ldr	r3, [pc, #48]	; (80062b4 <_sbrk+0x50>)
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4413      	add	r3, r2
 8006288:	466a      	mov	r2, sp
 800628a:	4293      	cmp	r3, r2
 800628c:	d907      	bls.n	800629e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800628e:	f000 f875 	bl	800637c <__errno>
 8006292:	4602      	mov	r2, r0
 8006294:	230c      	movs	r3, #12
 8006296:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006298:	f04f 33ff 	mov.w	r3, #4294967295
 800629c:	e006      	b.n	80062ac <_sbrk+0x48>
	}

	heap_end += incr;
 800629e:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <_sbrk+0x50>)
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4413      	add	r3, r2
 80062a6:	4a03      	ldr	r2, [pc, #12]	; (80062b4 <_sbrk+0x50>)
 80062a8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80062aa:	68fb      	ldr	r3, [r7, #12]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	200000f0 	.word	0x200000f0
 80062b8:	20000988 	.word	0x20000988

080062bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80062c0:	4b16      	ldr	r3, [pc, #88]	; (800631c <SystemInit+0x60>)
 80062c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062c6:	4a15      	ldr	r2, [pc, #84]	; (800631c <SystemInit+0x60>)
 80062c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80062d0:	4b13      	ldr	r3, [pc, #76]	; (8006320 <SystemInit+0x64>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a12      	ldr	r2, [pc, #72]	; (8006320 <SystemInit+0x64>)
 80062d6:	f043 0301 	orr.w	r3, r3, #1
 80062da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80062dc:	4b10      	ldr	r3, [pc, #64]	; (8006320 <SystemInit+0x64>)
 80062de:	2200      	movs	r2, #0
 80062e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80062e2:	4b0f      	ldr	r3, [pc, #60]	; (8006320 <SystemInit+0x64>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a0e      	ldr	r2, [pc, #56]	; (8006320 <SystemInit+0x64>)
 80062e8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80062ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062f0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80062f2:	4b0b      	ldr	r3, [pc, #44]	; (8006320 <SystemInit+0x64>)
 80062f4:	4a0b      	ldr	r2, [pc, #44]	; (8006324 <SystemInit+0x68>)
 80062f6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80062f8:	4b09      	ldr	r3, [pc, #36]	; (8006320 <SystemInit+0x64>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a08      	ldr	r2, [pc, #32]	; (8006320 <SystemInit+0x64>)
 80062fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006302:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006304:	4b06      	ldr	r3, [pc, #24]	; (8006320 <SystemInit+0x64>)
 8006306:	2200      	movs	r2, #0
 8006308:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800630a:	4b04      	ldr	r3, [pc, #16]	; (800631c <SystemInit+0x60>)
 800630c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006310:	609a      	str	r2, [r3, #8]
#endif
}
 8006312:	bf00      	nop
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	e000ed00 	.word	0xe000ed00
 8006320:	40023800 	.word	0x40023800
 8006324:	24003010 	.word	0x24003010

08006328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006360 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800632c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800632e:	e003      	b.n	8006338 <LoopCopyDataInit>

08006330 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006330:	4b0c      	ldr	r3, [pc, #48]	; (8006364 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006332:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006334:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006336:	3104      	adds	r1, #4

08006338 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006338:	480b      	ldr	r0, [pc, #44]	; (8006368 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800633a:	4b0c      	ldr	r3, [pc, #48]	; (800636c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800633c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800633e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006340:	d3f6      	bcc.n	8006330 <CopyDataInit>
  ldr  r2, =_sbss
 8006342:	4a0b      	ldr	r2, [pc, #44]	; (8006370 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006344:	e002      	b.n	800634c <LoopFillZerobss>

08006346 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006346:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006348:	f842 3b04 	str.w	r3, [r2], #4

0800634c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800634c:	4b09      	ldr	r3, [pc, #36]	; (8006374 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800634e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006350:	d3f9      	bcc.n	8006346 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006352:	f7ff ffb3 	bl	80062bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006356:	f000 f817 	bl	8006388 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800635a:	f7fe fe01 	bl	8004f60 <main>
  bx  lr    
 800635e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006360:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 8006364:	0800770c 	.word	0x0800770c
  ldr  r0, =_sdata
 8006368:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800636c:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8006370:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8006374:	20000984 	.word	0x20000984

08006378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006378:	e7fe      	b.n	8006378 <ADC_IRQHandler>
	...

0800637c <__errno>:
 800637c:	4b01      	ldr	r3, [pc, #4]	; (8006384 <__errno+0x8>)
 800637e:	6818      	ldr	r0, [r3, #0]
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000010 	.word	0x20000010

08006388 <__libc_init_array>:
 8006388:	b570      	push	{r4, r5, r6, lr}
 800638a:	4e0d      	ldr	r6, [pc, #52]	; (80063c0 <__libc_init_array+0x38>)
 800638c:	4c0d      	ldr	r4, [pc, #52]	; (80063c4 <__libc_init_array+0x3c>)
 800638e:	1ba4      	subs	r4, r4, r6
 8006390:	10a4      	asrs	r4, r4, #2
 8006392:	2500      	movs	r5, #0
 8006394:	42a5      	cmp	r5, r4
 8006396:	d109      	bne.n	80063ac <__libc_init_array+0x24>
 8006398:	4e0b      	ldr	r6, [pc, #44]	; (80063c8 <__libc_init_array+0x40>)
 800639a:	4c0c      	ldr	r4, [pc, #48]	; (80063cc <__libc_init_array+0x44>)
 800639c:	f001 f932 	bl	8007604 <_init>
 80063a0:	1ba4      	subs	r4, r4, r6
 80063a2:	10a4      	asrs	r4, r4, #2
 80063a4:	2500      	movs	r5, #0
 80063a6:	42a5      	cmp	r5, r4
 80063a8:	d105      	bne.n	80063b6 <__libc_init_array+0x2e>
 80063aa:	bd70      	pop	{r4, r5, r6, pc}
 80063ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063b0:	4798      	blx	r3
 80063b2:	3501      	adds	r5, #1
 80063b4:	e7ee      	b.n	8006394 <__libc_init_array+0xc>
 80063b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063ba:	4798      	blx	r3
 80063bc:	3501      	adds	r5, #1
 80063be:	e7f2      	b.n	80063a6 <__libc_init_array+0x1e>
 80063c0:	08007704 	.word	0x08007704
 80063c4:	08007704 	.word	0x08007704
 80063c8:	08007704 	.word	0x08007704
 80063cc:	08007708 	.word	0x08007708

080063d0 <memset>:
 80063d0:	4402      	add	r2, r0
 80063d2:	4603      	mov	r3, r0
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d100      	bne.n	80063da <memset+0xa>
 80063d8:	4770      	bx	lr
 80063da:	f803 1b01 	strb.w	r1, [r3], #1
 80063de:	e7f9      	b.n	80063d4 <memset+0x4>

080063e0 <iprintf>:
 80063e0:	b40f      	push	{r0, r1, r2, r3}
 80063e2:	4b0a      	ldr	r3, [pc, #40]	; (800640c <iprintf+0x2c>)
 80063e4:	b513      	push	{r0, r1, r4, lr}
 80063e6:	681c      	ldr	r4, [r3, #0]
 80063e8:	b124      	cbz	r4, 80063f4 <iprintf+0x14>
 80063ea:	69a3      	ldr	r3, [r4, #24]
 80063ec:	b913      	cbnz	r3, 80063f4 <iprintf+0x14>
 80063ee:	4620      	mov	r0, r4
 80063f0:	f000 fad8 	bl	80069a4 <__sinit>
 80063f4:	ab05      	add	r3, sp, #20
 80063f6:	9a04      	ldr	r2, [sp, #16]
 80063f8:	68a1      	ldr	r1, [r4, #8]
 80063fa:	9301      	str	r3, [sp, #4]
 80063fc:	4620      	mov	r0, r4
 80063fe:	f000 fc99 	bl	8006d34 <_vfiprintf_r>
 8006402:	b002      	add	sp, #8
 8006404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006408:	b004      	add	sp, #16
 800640a:	4770      	bx	lr
 800640c:	20000010 	.word	0x20000010

08006410 <_puts_r>:
 8006410:	b570      	push	{r4, r5, r6, lr}
 8006412:	460e      	mov	r6, r1
 8006414:	4605      	mov	r5, r0
 8006416:	b118      	cbz	r0, 8006420 <_puts_r+0x10>
 8006418:	6983      	ldr	r3, [r0, #24]
 800641a:	b90b      	cbnz	r3, 8006420 <_puts_r+0x10>
 800641c:	f000 fac2 	bl	80069a4 <__sinit>
 8006420:	69ab      	ldr	r3, [r5, #24]
 8006422:	68ac      	ldr	r4, [r5, #8]
 8006424:	b913      	cbnz	r3, 800642c <_puts_r+0x1c>
 8006426:	4628      	mov	r0, r5
 8006428:	f000 fabc 	bl	80069a4 <__sinit>
 800642c:	4b23      	ldr	r3, [pc, #140]	; (80064bc <_puts_r+0xac>)
 800642e:	429c      	cmp	r4, r3
 8006430:	d117      	bne.n	8006462 <_puts_r+0x52>
 8006432:	686c      	ldr	r4, [r5, #4]
 8006434:	89a3      	ldrh	r3, [r4, #12]
 8006436:	071b      	lsls	r3, r3, #28
 8006438:	d51d      	bpl.n	8006476 <_puts_r+0x66>
 800643a:	6923      	ldr	r3, [r4, #16]
 800643c:	b1db      	cbz	r3, 8006476 <_puts_r+0x66>
 800643e:	3e01      	subs	r6, #1
 8006440:	68a3      	ldr	r3, [r4, #8]
 8006442:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006446:	3b01      	subs	r3, #1
 8006448:	60a3      	str	r3, [r4, #8]
 800644a:	b9e9      	cbnz	r1, 8006488 <_puts_r+0x78>
 800644c:	2b00      	cmp	r3, #0
 800644e:	da2e      	bge.n	80064ae <_puts_r+0x9e>
 8006450:	4622      	mov	r2, r4
 8006452:	210a      	movs	r1, #10
 8006454:	4628      	mov	r0, r5
 8006456:	f000 f8f5 	bl	8006644 <__swbuf_r>
 800645a:	3001      	adds	r0, #1
 800645c:	d011      	beq.n	8006482 <_puts_r+0x72>
 800645e:	200a      	movs	r0, #10
 8006460:	e011      	b.n	8006486 <_puts_r+0x76>
 8006462:	4b17      	ldr	r3, [pc, #92]	; (80064c0 <_puts_r+0xb0>)
 8006464:	429c      	cmp	r4, r3
 8006466:	d101      	bne.n	800646c <_puts_r+0x5c>
 8006468:	68ac      	ldr	r4, [r5, #8]
 800646a:	e7e3      	b.n	8006434 <_puts_r+0x24>
 800646c:	4b15      	ldr	r3, [pc, #84]	; (80064c4 <_puts_r+0xb4>)
 800646e:	429c      	cmp	r4, r3
 8006470:	bf08      	it	eq
 8006472:	68ec      	ldreq	r4, [r5, #12]
 8006474:	e7de      	b.n	8006434 <_puts_r+0x24>
 8006476:	4621      	mov	r1, r4
 8006478:	4628      	mov	r0, r5
 800647a:	f000 f935 	bl	80066e8 <__swsetup_r>
 800647e:	2800      	cmp	r0, #0
 8006480:	d0dd      	beq.n	800643e <_puts_r+0x2e>
 8006482:	f04f 30ff 	mov.w	r0, #4294967295
 8006486:	bd70      	pop	{r4, r5, r6, pc}
 8006488:	2b00      	cmp	r3, #0
 800648a:	da04      	bge.n	8006496 <_puts_r+0x86>
 800648c:	69a2      	ldr	r2, [r4, #24]
 800648e:	429a      	cmp	r2, r3
 8006490:	dc06      	bgt.n	80064a0 <_puts_r+0x90>
 8006492:	290a      	cmp	r1, #10
 8006494:	d004      	beq.n	80064a0 <_puts_r+0x90>
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	6022      	str	r2, [r4, #0]
 800649c:	7019      	strb	r1, [r3, #0]
 800649e:	e7cf      	b.n	8006440 <_puts_r+0x30>
 80064a0:	4622      	mov	r2, r4
 80064a2:	4628      	mov	r0, r5
 80064a4:	f000 f8ce 	bl	8006644 <__swbuf_r>
 80064a8:	3001      	adds	r0, #1
 80064aa:	d1c9      	bne.n	8006440 <_puts_r+0x30>
 80064ac:	e7e9      	b.n	8006482 <_puts_r+0x72>
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	200a      	movs	r0, #10
 80064b2:	1c5a      	adds	r2, r3, #1
 80064b4:	6022      	str	r2, [r4, #0]
 80064b6:	7018      	strb	r0, [r3, #0]
 80064b8:	e7e5      	b.n	8006486 <_puts_r+0x76>
 80064ba:	bf00      	nop
 80064bc:	08007684 	.word	0x08007684
 80064c0:	080076a4 	.word	0x080076a4
 80064c4:	08007664 	.word	0x08007664

080064c8 <puts>:
 80064c8:	4b02      	ldr	r3, [pc, #8]	; (80064d4 <puts+0xc>)
 80064ca:	4601      	mov	r1, r0
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	f7ff bf9f 	b.w	8006410 <_puts_r>
 80064d2:	bf00      	nop
 80064d4:	20000010 	.word	0x20000010

080064d8 <setbuf>:
 80064d8:	2900      	cmp	r1, #0
 80064da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064de:	bf0c      	ite	eq
 80064e0:	2202      	moveq	r2, #2
 80064e2:	2200      	movne	r2, #0
 80064e4:	f000 b800 	b.w	80064e8 <setvbuf>

080064e8 <setvbuf>:
 80064e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064ec:	461d      	mov	r5, r3
 80064ee:	4b51      	ldr	r3, [pc, #324]	; (8006634 <setvbuf+0x14c>)
 80064f0:	681e      	ldr	r6, [r3, #0]
 80064f2:	4604      	mov	r4, r0
 80064f4:	460f      	mov	r7, r1
 80064f6:	4690      	mov	r8, r2
 80064f8:	b126      	cbz	r6, 8006504 <setvbuf+0x1c>
 80064fa:	69b3      	ldr	r3, [r6, #24]
 80064fc:	b913      	cbnz	r3, 8006504 <setvbuf+0x1c>
 80064fe:	4630      	mov	r0, r6
 8006500:	f000 fa50 	bl	80069a4 <__sinit>
 8006504:	4b4c      	ldr	r3, [pc, #304]	; (8006638 <setvbuf+0x150>)
 8006506:	429c      	cmp	r4, r3
 8006508:	d152      	bne.n	80065b0 <setvbuf+0xc8>
 800650a:	6874      	ldr	r4, [r6, #4]
 800650c:	f1b8 0f02 	cmp.w	r8, #2
 8006510:	d006      	beq.n	8006520 <setvbuf+0x38>
 8006512:	f1b8 0f01 	cmp.w	r8, #1
 8006516:	f200 8089 	bhi.w	800662c <setvbuf+0x144>
 800651a:	2d00      	cmp	r5, #0
 800651c:	f2c0 8086 	blt.w	800662c <setvbuf+0x144>
 8006520:	4621      	mov	r1, r4
 8006522:	4630      	mov	r0, r6
 8006524:	f000 f9d4 	bl	80068d0 <_fflush_r>
 8006528:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800652a:	b141      	cbz	r1, 800653e <setvbuf+0x56>
 800652c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006530:	4299      	cmp	r1, r3
 8006532:	d002      	beq.n	800653a <setvbuf+0x52>
 8006534:	4630      	mov	r0, r6
 8006536:	f000 fb2b 	bl	8006b90 <_free_r>
 800653a:	2300      	movs	r3, #0
 800653c:	6363      	str	r3, [r4, #52]	; 0x34
 800653e:	2300      	movs	r3, #0
 8006540:	61a3      	str	r3, [r4, #24]
 8006542:	6063      	str	r3, [r4, #4]
 8006544:	89a3      	ldrh	r3, [r4, #12]
 8006546:	061b      	lsls	r3, r3, #24
 8006548:	d503      	bpl.n	8006552 <setvbuf+0x6a>
 800654a:	6921      	ldr	r1, [r4, #16]
 800654c:	4630      	mov	r0, r6
 800654e:	f000 fb1f 	bl	8006b90 <_free_r>
 8006552:	89a3      	ldrh	r3, [r4, #12]
 8006554:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006558:	f023 0303 	bic.w	r3, r3, #3
 800655c:	f1b8 0f02 	cmp.w	r8, #2
 8006560:	81a3      	strh	r3, [r4, #12]
 8006562:	d05d      	beq.n	8006620 <setvbuf+0x138>
 8006564:	ab01      	add	r3, sp, #4
 8006566:	466a      	mov	r2, sp
 8006568:	4621      	mov	r1, r4
 800656a:	4630      	mov	r0, r6
 800656c:	f000 faa4 	bl	8006ab8 <__swhatbuf_r>
 8006570:	89a3      	ldrh	r3, [r4, #12]
 8006572:	4318      	orrs	r0, r3
 8006574:	81a0      	strh	r0, [r4, #12]
 8006576:	bb2d      	cbnz	r5, 80065c4 <setvbuf+0xdc>
 8006578:	9d00      	ldr	r5, [sp, #0]
 800657a:	4628      	mov	r0, r5
 800657c:	f000 fb00 	bl	8006b80 <malloc>
 8006580:	4607      	mov	r7, r0
 8006582:	2800      	cmp	r0, #0
 8006584:	d14e      	bne.n	8006624 <setvbuf+0x13c>
 8006586:	f8dd 9000 	ldr.w	r9, [sp]
 800658a:	45a9      	cmp	r9, r5
 800658c:	d13c      	bne.n	8006608 <setvbuf+0x120>
 800658e:	f04f 30ff 	mov.w	r0, #4294967295
 8006592:	89a3      	ldrh	r3, [r4, #12]
 8006594:	f043 0302 	orr.w	r3, r3, #2
 8006598:	81a3      	strh	r3, [r4, #12]
 800659a:	2300      	movs	r3, #0
 800659c:	60a3      	str	r3, [r4, #8]
 800659e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80065a2:	6023      	str	r3, [r4, #0]
 80065a4:	6123      	str	r3, [r4, #16]
 80065a6:	2301      	movs	r3, #1
 80065a8:	6163      	str	r3, [r4, #20]
 80065aa:	b003      	add	sp, #12
 80065ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065b0:	4b22      	ldr	r3, [pc, #136]	; (800663c <setvbuf+0x154>)
 80065b2:	429c      	cmp	r4, r3
 80065b4:	d101      	bne.n	80065ba <setvbuf+0xd2>
 80065b6:	68b4      	ldr	r4, [r6, #8]
 80065b8:	e7a8      	b.n	800650c <setvbuf+0x24>
 80065ba:	4b21      	ldr	r3, [pc, #132]	; (8006640 <setvbuf+0x158>)
 80065bc:	429c      	cmp	r4, r3
 80065be:	bf08      	it	eq
 80065c0:	68f4      	ldreq	r4, [r6, #12]
 80065c2:	e7a3      	b.n	800650c <setvbuf+0x24>
 80065c4:	2f00      	cmp	r7, #0
 80065c6:	d0d8      	beq.n	800657a <setvbuf+0x92>
 80065c8:	69b3      	ldr	r3, [r6, #24]
 80065ca:	b913      	cbnz	r3, 80065d2 <setvbuf+0xea>
 80065cc:	4630      	mov	r0, r6
 80065ce:	f000 f9e9 	bl	80069a4 <__sinit>
 80065d2:	f1b8 0f01 	cmp.w	r8, #1
 80065d6:	bf08      	it	eq
 80065d8:	89a3      	ldrheq	r3, [r4, #12]
 80065da:	6027      	str	r7, [r4, #0]
 80065dc:	bf04      	itt	eq
 80065de:	f043 0301 	orreq.w	r3, r3, #1
 80065e2:	81a3      	strheq	r3, [r4, #12]
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	f013 0008 	ands.w	r0, r3, #8
 80065ea:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80065ee:	d01b      	beq.n	8006628 <setvbuf+0x140>
 80065f0:	f013 0001 	ands.w	r0, r3, #1
 80065f4:	bf18      	it	ne
 80065f6:	426d      	negne	r5, r5
 80065f8:	f04f 0300 	mov.w	r3, #0
 80065fc:	bf1d      	ittte	ne
 80065fe:	60a3      	strne	r3, [r4, #8]
 8006600:	61a5      	strne	r5, [r4, #24]
 8006602:	4618      	movne	r0, r3
 8006604:	60a5      	streq	r5, [r4, #8]
 8006606:	e7d0      	b.n	80065aa <setvbuf+0xc2>
 8006608:	4648      	mov	r0, r9
 800660a:	f000 fab9 	bl	8006b80 <malloc>
 800660e:	4607      	mov	r7, r0
 8006610:	2800      	cmp	r0, #0
 8006612:	d0bc      	beq.n	800658e <setvbuf+0xa6>
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800661a:	81a3      	strh	r3, [r4, #12]
 800661c:	464d      	mov	r5, r9
 800661e:	e7d3      	b.n	80065c8 <setvbuf+0xe0>
 8006620:	2000      	movs	r0, #0
 8006622:	e7b6      	b.n	8006592 <setvbuf+0xaa>
 8006624:	46a9      	mov	r9, r5
 8006626:	e7f5      	b.n	8006614 <setvbuf+0x12c>
 8006628:	60a0      	str	r0, [r4, #8]
 800662a:	e7be      	b.n	80065aa <setvbuf+0xc2>
 800662c:	f04f 30ff 	mov.w	r0, #4294967295
 8006630:	e7bb      	b.n	80065aa <setvbuf+0xc2>
 8006632:	bf00      	nop
 8006634:	20000010 	.word	0x20000010
 8006638:	08007684 	.word	0x08007684
 800663c:	080076a4 	.word	0x080076a4
 8006640:	08007664 	.word	0x08007664

08006644 <__swbuf_r>:
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	460e      	mov	r6, r1
 8006648:	4614      	mov	r4, r2
 800664a:	4605      	mov	r5, r0
 800664c:	b118      	cbz	r0, 8006656 <__swbuf_r+0x12>
 800664e:	6983      	ldr	r3, [r0, #24]
 8006650:	b90b      	cbnz	r3, 8006656 <__swbuf_r+0x12>
 8006652:	f000 f9a7 	bl	80069a4 <__sinit>
 8006656:	4b21      	ldr	r3, [pc, #132]	; (80066dc <__swbuf_r+0x98>)
 8006658:	429c      	cmp	r4, r3
 800665a:	d12a      	bne.n	80066b2 <__swbuf_r+0x6e>
 800665c:	686c      	ldr	r4, [r5, #4]
 800665e:	69a3      	ldr	r3, [r4, #24]
 8006660:	60a3      	str	r3, [r4, #8]
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	071a      	lsls	r2, r3, #28
 8006666:	d52e      	bpl.n	80066c6 <__swbuf_r+0x82>
 8006668:	6923      	ldr	r3, [r4, #16]
 800666a:	b363      	cbz	r3, 80066c6 <__swbuf_r+0x82>
 800666c:	6923      	ldr	r3, [r4, #16]
 800666e:	6820      	ldr	r0, [r4, #0]
 8006670:	1ac0      	subs	r0, r0, r3
 8006672:	6963      	ldr	r3, [r4, #20]
 8006674:	b2f6      	uxtb	r6, r6
 8006676:	4283      	cmp	r3, r0
 8006678:	4637      	mov	r7, r6
 800667a:	dc04      	bgt.n	8006686 <__swbuf_r+0x42>
 800667c:	4621      	mov	r1, r4
 800667e:	4628      	mov	r0, r5
 8006680:	f000 f926 	bl	80068d0 <_fflush_r>
 8006684:	bb28      	cbnz	r0, 80066d2 <__swbuf_r+0x8e>
 8006686:	68a3      	ldr	r3, [r4, #8]
 8006688:	3b01      	subs	r3, #1
 800668a:	60a3      	str	r3, [r4, #8]
 800668c:	6823      	ldr	r3, [r4, #0]
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	6022      	str	r2, [r4, #0]
 8006692:	701e      	strb	r6, [r3, #0]
 8006694:	6963      	ldr	r3, [r4, #20]
 8006696:	3001      	adds	r0, #1
 8006698:	4283      	cmp	r3, r0
 800669a:	d004      	beq.n	80066a6 <__swbuf_r+0x62>
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	07db      	lsls	r3, r3, #31
 80066a0:	d519      	bpl.n	80066d6 <__swbuf_r+0x92>
 80066a2:	2e0a      	cmp	r6, #10
 80066a4:	d117      	bne.n	80066d6 <__swbuf_r+0x92>
 80066a6:	4621      	mov	r1, r4
 80066a8:	4628      	mov	r0, r5
 80066aa:	f000 f911 	bl	80068d0 <_fflush_r>
 80066ae:	b190      	cbz	r0, 80066d6 <__swbuf_r+0x92>
 80066b0:	e00f      	b.n	80066d2 <__swbuf_r+0x8e>
 80066b2:	4b0b      	ldr	r3, [pc, #44]	; (80066e0 <__swbuf_r+0x9c>)
 80066b4:	429c      	cmp	r4, r3
 80066b6:	d101      	bne.n	80066bc <__swbuf_r+0x78>
 80066b8:	68ac      	ldr	r4, [r5, #8]
 80066ba:	e7d0      	b.n	800665e <__swbuf_r+0x1a>
 80066bc:	4b09      	ldr	r3, [pc, #36]	; (80066e4 <__swbuf_r+0xa0>)
 80066be:	429c      	cmp	r4, r3
 80066c0:	bf08      	it	eq
 80066c2:	68ec      	ldreq	r4, [r5, #12]
 80066c4:	e7cb      	b.n	800665e <__swbuf_r+0x1a>
 80066c6:	4621      	mov	r1, r4
 80066c8:	4628      	mov	r0, r5
 80066ca:	f000 f80d 	bl	80066e8 <__swsetup_r>
 80066ce:	2800      	cmp	r0, #0
 80066d0:	d0cc      	beq.n	800666c <__swbuf_r+0x28>
 80066d2:	f04f 37ff 	mov.w	r7, #4294967295
 80066d6:	4638      	mov	r0, r7
 80066d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066da:	bf00      	nop
 80066dc:	08007684 	.word	0x08007684
 80066e0:	080076a4 	.word	0x080076a4
 80066e4:	08007664 	.word	0x08007664

080066e8 <__swsetup_r>:
 80066e8:	4b32      	ldr	r3, [pc, #200]	; (80067b4 <__swsetup_r+0xcc>)
 80066ea:	b570      	push	{r4, r5, r6, lr}
 80066ec:	681d      	ldr	r5, [r3, #0]
 80066ee:	4606      	mov	r6, r0
 80066f0:	460c      	mov	r4, r1
 80066f2:	b125      	cbz	r5, 80066fe <__swsetup_r+0x16>
 80066f4:	69ab      	ldr	r3, [r5, #24]
 80066f6:	b913      	cbnz	r3, 80066fe <__swsetup_r+0x16>
 80066f8:	4628      	mov	r0, r5
 80066fa:	f000 f953 	bl	80069a4 <__sinit>
 80066fe:	4b2e      	ldr	r3, [pc, #184]	; (80067b8 <__swsetup_r+0xd0>)
 8006700:	429c      	cmp	r4, r3
 8006702:	d10f      	bne.n	8006724 <__swsetup_r+0x3c>
 8006704:	686c      	ldr	r4, [r5, #4]
 8006706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800670a:	b29a      	uxth	r2, r3
 800670c:	0715      	lsls	r5, r2, #28
 800670e:	d42c      	bmi.n	800676a <__swsetup_r+0x82>
 8006710:	06d0      	lsls	r0, r2, #27
 8006712:	d411      	bmi.n	8006738 <__swsetup_r+0x50>
 8006714:	2209      	movs	r2, #9
 8006716:	6032      	str	r2, [r6, #0]
 8006718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	f04f 30ff 	mov.w	r0, #4294967295
 8006722:	e03e      	b.n	80067a2 <__swsetup_r+0xba>
 8006724:	4b25      	ldr	r3, [pc, #148]	; (80067bc <__swsetup_r+0xd4>)
 8006726:	429c      	cmp	r4, r3
 8006728:	d101      	bne.n	800672e <__swsetup_r+0x46>
 800672a:	68ac      	ldr	r4, [r5, #8]
 800672c:	e7eb      	b.n	8006706 <__swsetup_r+0x1e>
 800672e:	4b24      	ldr	r3, [pc, #144]	; (80067c0 <__swsetup_r+0xd8>)
 8006730:	429c      	cmp	r4, r3
 8006732:	bf08      	it	eq
 8006734:	68ec      	ldreq	r4, [r5, #12]
 8006736:	e7e6      	b.n	8006706 <__swsetup_r+0x1e>
 8006738:	0751      	lsls	r1, r2, #29
 800673a:	d512      	bpl.n	8006762 <__swsetup_r+0x7a>
 800673c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800673e:	b141      	cbz	r1, 8006752 <__swsetup_r+0x6a>
 8006740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006744:	4299      	cmp	r1, r3
 8006746:	d002      	beq.n	800674e <__swsetup_r+0x66>
 8006748:	4630      	mov	r0, r6
 800674a:	f000 fa21 	bl	8006b90 <_free_r>
 800674e:	2300      	movs	r3, #0
 8006750:	6363      	str	r3, [r4, #52]	; 0x34
 8006752:	89a3      	ldrh	r3, [r4, #12]
 8006754:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006758:	81a3      	strh	r3, [r4, #12]
 800675a:	2300      	movs	r3, #0
 800675c:	6063      	str	r3, [r4, #4]
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	89a3      	ldrh	r3, [r4, #12]
 8006764:	f043 0308 	orr.w	r3, r3, #8
 8006768:	81a3      	strh	r3, [r4, #12]
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	b94b      	cbnz	r3, 8006782 <__swsetup_r+0x9a>
 800676e:	89a3      	ldrh	r3, [r4, #12]
 8006770:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006778:	d003      	beq.n	8006782 <__swsetup_r+0x9a>
 800677a:	4621      	mov	r1, r4
 800677c:	4630      	mov	r0, r6
 800677e:	f000 f9bf 	bl	8006b00 <__smakebuf_r>
 8006782:	89a2      	ldrh	r2, [r4, #12]
 8006784:	f012 0301 	ands.w	r3, r2, #1
 8006788:	d00c      	beq.n	80067a4 <__swsetup_r+0xbc>
 800678a:	2300      	movs	r3, #0
 800678c:	60a3      	str	r3, [r4, #8]
 800678e:	6963      	ldr	r3, [r4, #20]
 8006790:	425b      	negs	r3, r3
 8006792:	61a3      	str	r3, [r4, #24]
 8006794:	6923      	ldr	r3, [r4, #16]
 8006796:	b953      	cbnz	r3, 80067ae <__swsetup_r+0xc6>
 8006798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800679c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80067a0:	d1ba      	bne.n	8006718 <__swsetup_r+0x30>
 80067a2:	bd70      	pop	{r4, r5, r6, pc}
 80067a4:	0792      	lsls	r2, r2, #30
 80067a6:	bf58      	it	pl
 80067a8:	6963      	ldrpl	r3, [r4, #20]
 80067aa:	60a3      	str	r3, [r4, #8]
 80067ac:	e7f2      	b.n	8006794 <__swsetup_r+0xac>
 80067ae:	2000      	movs	r0, #0
 80067b0:	e7f7      	b.n	80067a2 <__swsetup_r+0xba>
 80067b2:	bf00      	nop
 80067b4:	20000010 	.word	0x20000010
 80067b8:	08007684 	.word	0x08007684
 80067bc:	080076a4 	.word	0x080076a4
 80067c0:	08007664 	.word	0x08007664

080067c4 <__sflush_r>:
 80067c4:	898a      	ldrh	r2, [r1, #12]
 80067c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ca:	4605      	mov	r5, r0
 80067cc:	0710      	lsls	r0, r2, #28
 80067ce:	460c      	mov	r4, r1
 80067d0:	d458      	bmi.n	8006884 <__sflush_r+0xc0>
 80067d2:	684b      	ldr	r3, [r1, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	dc05      	bgt.n	80067e4 <__sflush_r+0x20>
 80067d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067da:	2b00      	cmp	r3, #0
 80067dc:	dc02      	bgt.n	80067e4 <__sflush_r+0x20>
 80067de:	2000      	movs	r0, #0
 80067e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067e6:	2e00      	cmp	r6, #0
 80067e8:	d0f9      	beq.n	80067de <__sflush_r+0x1a>
 80067ea:	2300      	movs	r3, #0
 80067ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80067f0:	682f      	ldr	r7, [r5, #0]
 80067f2:	6a21      	ldr	r1, [r4, #32]
 80067f4:	602b      	str	r3, [r5, #0]
 80067f6:	d032      	beq.n	800685e <__sflush_r+0x9a>
 80067f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80067fa:	89a3      	ldrh	r3, [r4, #12]
 80067fc:	075a      	lsls	r2, r3, #29
 80067fe:	d505      	bpl.n	800680c <__sflush_r+0x48>
 8006800:	6863      	ldr	r3, [r4, #4]
 8006802:	1ac0      	subs	r0, r0, r3
 8006804:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006806:	b10b      	cbz	r3, 800680c <__sflush_r+0x48>
 8006808:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800680a:	1ac0      	subs	r0, r0, r3
 800680c:	2300      	movs	r3, #0
 800680e:	4602      	mov	r2, r0
 8006810:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006812:	6a21      	ldr	r1, [r4, #32]
 8006814:	4628      	mov	r0, r5
 8006816:	47b0      	blx	r6
 8006818:	1c43      	adds	r3, r0, #1
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	d106      	bne.n	800682c <__sflush_r+0x68>
 800681e:	6829      	ldr	r1, [r5, #0]
 8006820:	291d      	cmp	r1, #29
 8006822:	d848      	bhi.n	80068b6 <__sflush_r+0xf2>
 8006824:	4a29      	ldr	r2, [pc, #164]	; (80068cc <__sflush_r+0x108>)
 8006826:	40ca      	lsrs	r2, r1
 8006828:	07d6      	lsls	r6, r2, #31
 800682a:	d544      	bpl.n	80068b6 <__sflush_r+0xf2>
 800682c:	2200      	movs	r2, #0
 800682e:	6062      	str	r2, [r4, #4]
 8006830:	04d9      	lsls	r1, r3, #19
 8006832:	6922      	ldr	r2, [r4, #16]
 8006834:	6022      	str	r2, [r4, #0]
 8006836:	d504      	bpl.n	8006842 <__sflush_r+0x7e>
 8006838:	1c42      	adds	r2, r0, #1
 800683a:	d101      	bne.n	8006840 <__sflush_r+0x7c>
 800683c:	682b      	ldr	r3, [r5, #0]
 800683e:	b903      	cbnz	r3, 8006842 <__sflush_r+0x7e>
 8006840:	6560      	str	r0, [r4, #84]	; 0x54
 8006842:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006844:	602f      	str	r7, [r5, #0]
 8006846:	2900      	cmp	r1, #0
 8006848:	d0c9      	beq.n	80067de <__sflush_r+0x1a>
 800684a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800684e:	4299      	cmp	r1, r3
 8006850:	d002      	beq.n	8006858 <__sflush_r+0x94>
 8006852:	4628      	mov	r0, r5
 8006854:	f000 f99c 	bl	8006b90 <_free_r>
 8006858:	2000      	movs	r0, #0
 800685a:	6360      	str	r0, [r4, #52]	; 0x34
 800685c:	e7c0      	b.n	80067e0 <__sflush_r+0x1c>
 800685e:	2301      	movs	r3, #1
 8006860:	4628      	mov	r0, r5
 8006862:	47b0      	blx	r6
 8006864:	1c41      	adds	r1, r0, #1
 8006866:	d1c8      	bne.n	80067fa <__sflush_r+0x36>
 8006868:	682b      	ldr	r3, [r5, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d0c5      	beq.n	80067fa <__sflush_r+0x36>
 800686e:	2b1d      	cmp	r3, #29
 8006870:	d001      	beq.n	8006876 <__sflush_r+0xb2>
 8006872:	2b16      	cmp	r3, #22
 8006874:	d101      	bne.n	800687a <__sflush_r+0xb6>
 8006876:	602f      	str	r7, [r5, #0]
 8006878:	e7b1      	b.n	80067de <__sflush_r+0x1a>
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	e7ad      	b.n	80067e0 <__sflush_r+0x1c>
 8006884:	690f      	ldr	r7, [r1, #16]
 8006886:	2f00      	cmp	r7, #0
 8006888:	d0a9      	beq.n	80067de <__sflush_r+0x1a>
 800688a:	0793      	lsls	r3, r2, #30
 800688c:	680e      	ldr	r6, [r1, #0]
 800688e:	bf08      	it	eq
 8006890:	694b      	ldreq	r3, [r1, #20]
 8006892:	600f      	str	r7, [r1, #0]
 8006894:	bf18      	it	ne
 8006896:	2300      	movne	r3, #0
 8006898:	eba6 0807 	sub.w	r8, r6, r7
 800689c:	608b      	str	r3, [r1, #8]
 800689e:	f1b8 0f00 	cmp.w	r8, #0
 80068a2:	dd9c      	ble.n	80067de <__sflush_r+0x1a>
 80068a4:	4643      	mov	r3, r8
 80068a6:	463a      	mov	r2, r7
 80068a8:	6a21      	ldr	r1, [r4, #32]
 80068aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068ac:	4628      	mov	r0, r5
 80068ae:	47b0      	blx	r6
 80068b0:	2800      	cmp	r0, #0
 80068b2:	dc06      	bgt.n	80068c2 <__sflush_r+0xfe>
 80068b4:	89a3      	ldrh	r3, [r4, #12]
 80068b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ba:	81a3      	strh	r3, [r4, #12]
 80068bc:	f04f 30ff 	mov.w	r0, #4294967295
 80068c0:	e78e      	b.n	80067e0 <__sflush_r+0x1c>
 80068c2:	4407      	add	r7, r0
 80068c4:	eba8 0800 	sub.w	r8, r8, r0
 80068c8:	e7e9      	b.n	800689e <__sflush_r+0xda>
 80068ca:	bf00      	nop
 80068cc:	20400001 	.word	0x20400001

080068d0 <_fflush_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	690b      	ldr	r3, [r1, #16]
 80068d4:	4605      	mov	r5, r0
 80068d6:	460c      	mov	r4, r1
 80068d8:	b1db      	cbz	r3, 8006912 <_fflush_r+0x42>
 80068da:	b118      	cbz	r0, 80068e4 <_fflush_r+0x14>
 80068dc:	6983      	ldr	r3, [r0, #24]
 80068de:	b90b      	cbnz	r3, 80068e4 <_fflush_r+0x14>
 80068e0:	f000 f860 	bl	80069a4 <__sinit>
 80068e4:	4b0c      	ldr	r3, [pc, #48]	; (8006918 <_fflush_r+0x48>)
 80068e6:	429c      	cmp	r4, r3
 80068e8:	d109      	bne.n	80068fe <_fflush_r+0x2e>
 80068ea:	686c      	ldr	r4, [r5, #4]
 80068ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068f0:	b17b      	cbz	r3, 8006912 <_fflush_r+0x42>
 80068f2:	4621      	mov	r1, r4
 80068f4:	4628      	mov	r0, r5
 80068f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068fa:	f7ff bf63 	b.w	80067c4 <__sflush_r>
 80068fe:	4b07      	ldr	r3, [pc, #28]	; (800691c <_fflush_r+0x4c>)
 8006900:	429c      	cmp	r4, r3
 8006902:	d101      	bne.n	8006908 <_fflush_r+0x38>
 8006904:	68ac      	ldr	r4, [r5, #8]
 8006906:	e7f1      	b.n	80068ec <_fflush_r+0x1c>
 8006908:	4b05      	ldr	r3, [pc, #20]	; (8006920 <_fflush_r+0x50>)
 800690a:	429c      	cmp	r4, r3
 800690c:	bf08      	it	eq
 800690e:	68ec      	ldreq	r4, [r5, #12]
 8006910:	e7ec      	b.n	80068ec <_fflush_r+0x1c>
 8006912:	2000      	movs	r0, #0
 8006914:	bd38      	pop	{r3, r4, r5, pc}
 8006916:	bf00      	nop
 8006918:	08007684 	.word	0x08007684
 800691c:	080076a4 	.word	0x080076a4
 8006920:	08007664 	.word	0x08007664

08006924 <std>:
 8006924:	2300      	movs	r3, #0
 8006926:	b510      	push	{r4, lr}
 8006928:	4604      	mov	r4, r0
 800692a:	e9c0 3300 	strd	r3, r3, [r0]
 800692e:	6083      	str	r3, [r0, #8]
 8006930:	8181      	strh	r1, [r0, #12]
 8006932:	6643      	str	r3, [r0, #100]	; 0x64
 8006934:	81c2      	strh	r2, [r0, #14]
 8006936:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800693a:	6183      	str	r3, [r0, #24]
 800693c:	4619      	mov	r1, r3
 800693e:	2208      	movs	r2, #8
 8006940:	305c      	adds	r0, #92	; 0x5c
 8006942:	f7ff fd45 	bl	80063d0 <memset>
 8006946:	4b05      	ldr	r3, [pc, #20]	; (800695c <std+0x38>)
 8006948:	6263      	str	r3, [r4, #36]	; 0x24
 800694a:	4b05      	ldr	r3, [pc, #20]	; (8006960 <std+0x3c>)
 800694c:	62a3      	str	r3, [r4, #40]	; 0x28
 800694e:	4b05      	ldr	r3, [pc, #20]	; (8006964 <std+0x40>)
 8006950:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006952:	4b05      	ldr	r3, [pc, #20]	; (8006968 <std+0x44>)
 8006954:	6224      	str	r4, [r4, #32]
 8006956:	6323      	str	r3, [r4, #48]	; 0x30
 8006958:	bd10      	pop	{r4, pc}
 800695a:	bf00      	nop
 800695c:	08007291 	.word	0x08007291
 8006960:	080072b3 	.word	0x080072b3
 8006964:	080072eb 	.word	0x080072eb
 8006968:	0800730f 	.word	0x0800730f

0800696c <_cleanup_r>:
 800696c:	4901      	ldr	r1, [pc, #4]	; (8006974 <_cleanup_r+0x8>)
 800696e:	f000 b885 	b.w	8006a7c <_fwalk_reent>
 8006972:	bf00      	nop
 8006974:	080068d1 	.word	0x080068d1

08006978 <__sfmoreglue>:
 8006978:	b570      	push	{r4, r5, r6, lr}
 800697a:	1e4a      	subs	r2, r1, #1
 800697c:	2568      	movs	r5, #104	; 0x68
 800697e:	4355      	muls	r5, r2
 8006980:	460e      	mov	r6, r1
 8006982:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006986:	f000 f951 	bl	8006c2c <_malloc_r>
 800698a:	4604      	mov	r4, r0
 800698c:	b140      	cbz	r0, 80069a0 <__sfmoreglue+0x28>
 800698e:	2100      	movs	r1, #0
 8006990:	e9c0 1600 	strd	r1, r6, [r0]
 8006994:	300c      	adds	r0, #12
 8006996:	60a0      	str	r0, [r4, #8]
 8006998:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800699c:	f7ff fd18 	bl	80063d0 <memset>
 80069a0:	4620      	mov	r0, r4
 80069a2:	bd70      	pop	{r4, r5, r6, pc}

080069a4 <__sinit>:
 80069a4:	6983      	ldr	r3, [r0, #24]
 80069a6:	b510      	push	{r4, lr}
 80069a8:	4604      	mov	r4, r0
 80069aa:	bb33      	cbnz	r3, 80069fa <__sinit+0x56>
 80069ac:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80069b0:	6503      	str	r3, [r0, #80]	; 0x50
 80069b2:	4b12      	ldr	r3, [pc, #72]	; (80069fc <__sinit+0x58>)
 80069b4:	4a12      	ldr	r2, [pc, #72]	; (8006a00 <__sinit+0x5c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6282      	str	r2, [r0, #40]	; 0x28
 80069ba:	4298      	cmp	r0, r3
 80069bc:	bf04      	itt	eq
 80069be:	2301      	moveq	r3, #1
 80069c0:	6183      	streq	r3, [r0, #24]
 80069c2:	f000 f81f 	bl	8006a04 <__sfp>
 80069c6:	6060      	str	r0, [r4, #4]
 80069c8:	4620      	mov	r0, r4
 80069ca:	f000 f81b 	bl	8006a04 <__sfp>
 80069ce:	60a0      	str	r0, [r4, #8]
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 f817 	bl	8006a04 <__sfp>
 80069d6:	2200      	movs	r2, #0
 80069d8:	60e0      	str	r0, [r4, #12]
 80069da:	2104      	movs	r1, #4
 80069dc:	6860      	ldr	r0, [r4, #4]
 80069de:	f7ff ffa1 	bl	8006924 <std>
 80069e2:	2201      	movs	r2, #1
 80069e4:	2109      	movs	r1, #9
 80069e6:	68a0      	ldr	r0, [r4, #8]
 80069e8:	f7ff ff9c 	bl	8006924 <std>
 80069ec:	2202      	movs	r2, #2
 80069ee:	2112      	movs	r1, #18
 80069f0:	68e0      	ldr	r0, [r4, #12]
 80069f2:	f7ff ff97 	bl	8006924 <std>
 80069f6:	2301      	movs	r3, #1
 80069f8:	61a3      	str	r3, [r4, #24]
 80069fa:	bd10      	pop	{r4, pc}
 80069fc:	08007660 	.word	0x08007660
 8006a00:	0800696d 	.word	0x0800696d

08006a04 <__sfp>:
 8006a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a06:	4b1b      	ldr	r3, [pc, #108]	; (8006a74 <__sfp+0x70>)
 8006a08:	681e      	ldr	r6, [r3, #0]
 8006a0a:	69b3      	ldr	r3, [r6, #24]
 8006a0c:	4607      	mov	r7, r0
 8006a0e:	b913      	cbnz	r3, 8006a16 <__sfp+0x12>
 8006a10:	4630      	mov	r0, r6
 8006a12:	f7ff ffc7 	bl	80069a4 <__sinit>
 8006a16:	3648      	adds	r6, #72	; 0x48
 8006a18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	d503      	bpl.n	8006a28 <__sfp+0x24>
 8006a20:	6833      	ldr	r3, [r6, #0]
 8006a22:	b133      	cbz	r3, 8006a32 <__sfp+0x2e>
 8006a24:	6836      	ldr	r6, [r6, #0]
 8006a26:	e7f7      	b.n	8006a18 <__sfp+0x14>
 8006a28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006a2c:	b16d      	cbz	r5, 8006a4a <__sfp+0x46>
 8006a2e:	3468      	adds	r4, #104	; 0x68
 8006a30:	e7f4      	b.n	8006a1c <__sfp+0x18>
 8006a32:	2104      	movs	r1, #4
 8006a34:	4638      	mov	r0, r7
 8006a36:	f7ff ff9f 	bl	8006978 <__sfmoreglue>
 8006a3a:	6030      	str	r0, [r6, #0]
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	d1f1      	bne.n	8006a24 <__sfp+0x20>
 8006a40:	230c      	movs	r3, #12
 8006a42:	603b      	str	r3, [r7, #0]
 8006a44:	4604      	mov	r4, r0
 8006a46:	4620      	mov	r0, r4
 8006a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a4a:	4b0b      	ldr	r3, [pc, #44]	; (8006a78 <__sfp+0x74>)
 8006a4c:	6665      	str	r5, [r4, #100]	; 0x64
 8006a4e:	e9c4 5500 	strd	r5, r5, [r4]
 8006a52:	60a5      	str	r5, [r4, #8]
 8006a54:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006a58:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	4629      	mov	r1, r5
 8006a60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a64:	f7ff fcb4 	bl	80063d0 <memset>
 8006a68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a70:	e7e9      	b.n	8006a46 <__sfp+0x42>
 8006a72:	bf00      	nop
 8006a74:	08007660 	.word	0x08007660
 8006a78:	ffff0001 	.word	0xffff0001

08006a7c <_fwalk_reent>:
 8006a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a80:	4680      	mov	r8, r0
 8006a82:	4689      	mov	r9, r1
 8006a84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a88:	2600      	movs	r6, #0
 8006a8a:	b914      	cbnz	r4, 8006a92 <_fwalk_reent+0x16>
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a92:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006a96:	3f01      	subs	r7, #1
 8006a98:	d501      	bpl.n	8006a9e <_fwalk_reent+0x22>
 8006a9a:	6824      	ldr	r4, [r4, #0]
 8006a9c:	e7f5      	b.n	8006a8a <_fwalk_reent+0xe>
 8006a9e:	89ab      	ldrh	r3, [r5, #12]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d907      	bls.n	8006ab4 <_fwalk_reent+0x38>
 8006aa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	d003      	beq.n	8006ab4 <_fwalk_reent+0x38>
 8006aac:	4629      	mov	r1, r5
 8006aae:	4640      	mov	r0, r8
 8006ab0:	47c8      	blx	r9
 8006ab2:	4306      	orrs	r6, r0
 8006ab4:	3568      	adds	r5, #104	; 0x68
 8006ab6:	e7ee      	b.n	8006a96 <_fwalk_reent+0x1a>

08006ab8 <__swhatbuf_r>:
 8006ab8:	b570      	push	{r4, r5, r6, lr}
 8006aba:	460e      	mov	r6, r1
 8006abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac0:	2900      	cmp	r1, #0
 8006ac2:	b096      	sub	sp, #88	; 0x58
 8006ac4:	4614      	mov	r4, r2
 8006ac6:	461d      	mov	r5, r3
 8006ac8:	da07      	bge.n	8006ada <__swhatbuf_r+0x22>
 8006aca:	2300      	movs	r3, #0
 8006acc:	602b      	str	r3, [r5, #0]
 8006ace:	89b3      	ldrh	r3, [r6, #12]
 8006ad0:	061a      	lsls	r2, r3, #24
 8006ad2:	d410      	bmi.n	8006af6 <__swhatbuf_r+0x3e>
 8006ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ad8:	e00e      	b.n	8006af8 <__swhatbuf_r+0x40>
 8006ada:	466a      	mov	r2, sp
 8006adc:	f000 fc3e 	bl	800735c <_fstat_r>
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	dbf2      	blt.n	8006aca <__swhatbuf_r+0x12>
 8006ae4:	9a01      	ldr	r2, [sp, #4]
 8006ae6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006aea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006aee:	425a      	negs	r2, r3
 8006af0:	415a      	adcs	r2, r3
 8006af2:	602a      	str	r2, [r5, #0]
 8006af4:	e7ee      	b.n	8006ad4 <__swhatbuf_r+0x1c>
 8006af6:	2340      	movs	r3, #64	; 0x40
 8006af8:	2000      	movs	r0, #0
 8006afa:	6023      	str	r3, [r4, #0]
 8006afc:	b016      	add	sp, #88	; 0x58
 8006afe:	bd70      	pop	{r4, r5, r6, pc}

08006b00 <__smakebuf_r>:
 8006b00:	898b      	ldrh	r3, [r1, #12]
 8006b02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b04:	079d      	lsls	r5, r3, #30
 8006b06:	4606      	mov	r6, r0
 8006b08:	460c      	mov	r4, r1
 8006b0a:	d507      	bpl.n	8006b1c <__smakebuf_r+0x1c>
 8006b0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b10:	6023      	str	r3, [r4, #0]
 8006b12:	6123      	str	r3, [r4, #16]
 8006b14:	2301      	movs	r3, #1
 8006b16:	6163      	str	r3, [r4, #20]
 8006b18:	b002      	add	sp, #8
 8006b1a:	bd70      	pop	{r4, r5, r6, pc}
 8006b1c:	ab01      	add	r3, sp, #4
 8006b1e:	466a      	mov	r2, sp
 8006b20:	f7ff ffca 	bl	8006ab8 <__swhatbuf_r>
 8006b24:	9900      	ldr	r1, [sp, #0]
 8006b26:	4605      	mov	r5, r0
 8006b28:	4630      	mov	r0, r6
 8006b2a:	f000 f87f 	bl	8006c2c <_malloc_r>
 8006b2e:	b948      	cbnz	r0, 8006b44 <__smakebuf_r+0x44>
 8006b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b34:	059a      	lsls	r2, r3, #22
 8006b36:	d4ef      	bmi.n	8006b18 <__smakebuf_r+0x18>
 8006b38:	f023 0303 	bic.w	r3, r3, #3
 8006b3c:	f043 0302 	orr.w	r3, r3, #2
 8006b40:	81a3      	strh	r3, [r4, #12]
 8006b42:	e7e3      	b.n	8006b0c <__smakebuf_r+0xc>
 8006b44:	4b0d      	ldr	r3, [pc, #52]	; (8006b7c <__smakebuf_r+0x7c>)
 8006b46:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	6020      	str	r0, [r4, #0]
 8006b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b50:	81a3      	strh	r3, [r4, #12]
 8006b52:	9b00      	ldr	r3, [sp, #0]
 8006b54:	6163      	str	r3, [r4, #20]
 8006b56:	9b01      	ldr	r3, [sp, #4]
 8006b58:	6120      	str	r0, [r4, #16]
 8006b5a:	b15b      	cbz	r3, 8006b74 <__smakebuf_r+0x74>
 8006b5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b60:	4630      	mov	r0, r6
 8006b62:	f000 fc0d 	bl	8007380 <_isatty_r>
 8006b66:	b128      	cbz	r0, 8006b74 <__smakebuf_r+0x74>
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	f023 0303 	bic.w	r3, r3, #3
 8006b6e:	f043 0301 	orr.w	r3, r3, #1
 8006b72:	81a3      	strh	r3, [r4, #12]
 8006b74:	89a3      	ldrh	r3, [r4, #12]
 8006b76:	431d      	orrs	r5, r3
 8006b78:	81a5      	strh	r5, [r4, #12]
 8006b7a:	e7cd      	b.n	8006b18 <__smakebuf_r+0x18>
 8006b7c:	0800696d 	.word	0x0800696d

08006b80 <malloc>:
 8006b80:	4b02      	ldr	r3, [pc, #8]	; (8006b8c <malloc+0xc>)
 8006b82:	4601      	mov	r1, r0
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	f000 b851 	b.w	8006c2c <_malloc_r>
 8006b8a:	bf00      	nop
 8006b8c:	20000010 	.word	0x20000010

08006b90 <_free_r>:
 8006b90:	b538      	push	{r3, r4, r5, lr}
 8006b92:	4605      	mov	r5, r0
 8006b94:	2900      	cmp	r1, #0
 8006b96:	d045      	beq.n	8006c24 <_free_r+0x94>
 8006b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b9c:	1f0c      	subs	r4, r1, #4
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	bfb8      	it	lt
 8006ba2:	18e4      	addlt	r4, r4, r3
 8006ba4:	f000 fc0e 	bl	80073c4 <__malloc_lock>
 8006ba8:	4a1f      	ldr	r2, [pc, #124]	; (8006c28 <_free_r+0x98>)
 8006baa:	6813      	ldr	r3, [r2, #0]
 8006bac:	4610      	mov	r0, r2
 8006bae:	b933      	cbnz	r3, 8006bbe <_free_r+0x2e>
 8006bb0:	6063      	str	r3, [r4, #4]
 8006bb2:	6014      	str	r4, [r2, #0]
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bba:	f000 bc04 	b.w	80073c6 <__malloc_unlock>
 8006bbe:	42a3      	cmp	r3, r4
 8006bc0:	d90c      	bls.n	8006bdc <_free_r+0x4c>
 8006bc2:	6821      	ldr	r1, [r4, #0]
 8006bc4:	1862      	adds	r2, r4, r1
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	bf04      	itt	eq
 8006bca:	681a      	ldreq	r2, [r3, #0]
 8006bcc:	685b      	ldreq	r3, [r3, #4]
 8006bce:	6063      	str	r3, [r4, #4]
 8006bd0:	bf04      	itt	eq
 8006bd2:	1852      	addeq	r2, r2, r1
 8006bd4:	6022      	streq	r2, [r4, #0]
 8006bd6:	6004      	str	r4, [r0, #0]
 8006bd8:	e7ec      	b.n	8006bb4 <_free_r+0x24>
 8006bda:	4613      	mov	r3, r2
 8006bdc:	685a      	ldr	r2, [r3, #4]
 8006bde:	b10a      	cbz	r2, 8006be4 <_free_r+0x54>
 8006be0:	42a2      	cmp	r2, r4
 8006be2:	d9fa      	bls.n	8006bda <_free_r+0x4a>
 8006be4:	6819      	ldr	r1, [r3, #0]
 8006be6:	1858      	adds	r0, r3, r1
 8006be8:	42a0      	cmp	r0, r4
 8006bea:	d10b      	bne.n	8006c04 <_free_r+0x74>
 8006bec:	6820      	ldr	r0, [r4, #0]
 8006bee:	4401      	add	r1, r0
 8006bf0:	1858      	adds	r0, r3, r1
 8006bf2:	4282      	cmp	r2, r0
 8006bf4:	6019      	str	r1, [r3, #0]
 8006bf6:	d1dd      	bne.n	8006bb4 <_free_r+0x24>
 8006bf8:	6810      	ldr	r0, [r2, #0]
 8006bfa:	6852      	ldr	r2, [r2, #4]
 8006bfc:	605a      	str	r2, [r3, #4]
 8006bfe:	4401      	add	r1, r0
 8006c00:	6019      	str	r1, [r3, #0]
 8006c02:	e7d7      	b.n	8006bb4 <_free_r+0x24>
 8006c04:	d902      	bls.n	8006c0c <_free_r+0x7c>
 8006c06:	230c      	movs	r3, #12
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	e7d3      	b.n	8006bb4 <_free_r+0x24>
 8006c0c:	6820      	ldr	r0, [r4, #0]
 8006c0e:	1821      	adds	r1, r4, r0
 8006c10:	428a      	cmp	r2, r1
 8006c12:	bf04      	itt	eq
 8006c14:	6811      	ldreq	r1, [r2, #0]
 8006c16:	6852      	ldreq	r2, [r2, #4]
 8006c18:	6062      	str	r2, [r4, #4]
 8006c1a:	bf04      	itt	eq
 8006c1c:	1809      	addeq	r1, r1, r0
 8006c1e:	6021      	streq	r1, [r4, #0]
 8006c20:	605c      	str	r4, [r3, #4]
 8006c22:	e7c7      	b.n	8006bb4 <_free_r+0x24>
 8006c24:	bd38      	pop	{r3, r4, r5, pc}
 8006c26:	bf00      	nop
 8006c28:	200000f4 	.word	0x200000f4

08006c2c <_malloc_r>:
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	1ccd      	adds	r5, r1, #3
 8006c30:	f025 0503 	bic.w	r5, r5, #3
 8006c34:	3508      	adds	r5, #8
 8006c36:	2d0c      	cmp	r5, #12
 8006c38:	bf38      	it	cc
 8006c3a:	250c      	movcc	r5, #12
 8006c3c:	2d00      	cmp	r5, #0
 8006c3e:	4606      	mov	r6, r0
 8006c40:	db01      	blt.n	8006c46 <_malloc_r+0x1a>
 8006c42:	42a9      	cmp	r1, r5
 8006c44:	d903      	bls.n	8006c4e <_malloc_r+0x22>
 8006c46:	230c      	movs	r3, #12
 8006c48:	6033      	str	r3, [r6, #0]
 8006c4a:	2000      	movs	r0, #0
 8006c4c:	bd70      	pop	{r4, r5, r6, pc}
 8006c4e:	f000 fbb9 	bl	80073c4 <__malloc_lock>
 8006c52:	4a21      	ldr	r2, [pc, #132]	; (8006cd8 <_malloc_r+0xac>)
 8006c54:	6814      	ldr	r4, [r2, #0]
 8006c56:	4621      	mov	r1, r4
 8006c58:	b991      	cbnz	r1, 8006c80 <_malloc_r+0x54>
 8006c5a:	4c20      	ldr	r4, [pc, #128]	; (8006cdc <_malloc_r+0xb0>)
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	b91b      	cbnz	r3, 8006c68 <_malloc_r+0x3c>
 8006c60:	4630      	mov	r0, r6
 8006c62:	f000 fb05 	bl	8007270 <_sbrk_r>
 8006c66:	6020      	str	r0, [r4, #0]
 8006c68:	4629      	mov	r1, r5
 8006c6a:	4630      	mov	r0, r6
 8006c6c:	f000 fb00 	bl	8007270 <_sbrk_r>
 8006c70:	1c43      	adds	r3, r0, #1
 8006c72:	d124      	bne.n	8006cbe <_malloc_r+0x92>
 8006c74:	230c      	movs	r3, #12
 8006c76:	6033      	str	r3, [r6, #0]
 8006c78:	4630      	mov	r0, r6
 8006c7a:	f000 fba4 	bl	80073c6 <__malloc_unlock>
 8006c7e:	e7e4      	b.n	8006c4a <_malloc_r+0x1e>
 8006c80:	680b      	ldr	r3, [r1, #0]
 8006c82:	1b5b      	subs	r3, r3, r5
 8006c84:	d418      	bmi.n	8006cb8 <_malloc_r+0x8c>
 8006c86:	2b0b      	cmp	r3, #11
 8006c88:	d90f      	bls.n	8006caa <_malloc_r+0x7e>
 8006c8a:	600b      	str	r3, [r1, #0]
 8006c8c:	50cd      	str	r5, [r1, r3]
 8006c8e:	18cc      	adds	r4, r1, r3
 8006c90:	4630      	mov	r0, r6
 8006c92:	f000 fb98 	bl	80073c6 <__malloc_unlock>
 8006c96:	f104 000b 	add.w	r0, r4, #11
 8006c9a:	1d23      	adds	r3, r4, #4
 8006c9c:	f020 0007 	bic.w	r0, r0, #7
 8006ca0:	1ac3      	subs	r3, r0, r3
 8006ca2:	d0d3      	beq.n	8006c4c <_malloc_r+0x20>
 8006ca4:	425a      	negs	r2, r3
 8006ca6:	50e2      	str	r2, [r4, r3]
 8006ca8:	e7d0      	b.n	8006c4c <_malloc_r+0x20>
 8006caa:	428c      	cmp	r4, r1
 8006cac:	684b      	ldr	r3, [r1, #4]
 8006cae:	bf16      	itet	ne
 8006cb0:	6063      	strne	r3, [r4, #4]
 8006cb2:	6013      	streq	r3, [r2, #0]
 8006cb4:	460c      	movne	r4, r1
 8006cb6:	e7eb      	b.n	8006c90 <_malloc_r+0x64>
 8006cb8:	460c      	mov	r4, r1
 8006cba:	6849      	ldr	r1, [r1, #4]
 8006cbc:	e7cc      	b.n	8006c58 <_malloc_r+0x2c>
 8006cbe:	1cc4      	adds	r4, r0, #3
 8006cc0:	f024 0403 	bic.w	r4, r4, #3
 8006cc4:	42a0      	cmp	r0, r4
 8006cc6:	d005      	beq.n	8006cd4 <_malloc_r+0xa8>
 8006cc8:	1a21      	subs	r1, r4, r0
 8006cca:	4630      	mov	r0, r6
 8006ccc:	f000 fad0 	bl	8007270 <_sbrk_r>
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	d0cf      	beq.n	8006c74 <_malloc_r+0x48>
 8006cd4:	6025      	str	r5, [r4, #0]
 8006cd6:	e7db      	b.n	8006c90 <_malloc_r+0x64>
 8006cd8:	200000f4 	.word	0x200000f4
 8006cdc:	200000f8 	.word	0x200000f8

08006ce0 <__sfputc_r>:
 8006ce0:	6893      	ldr	r3, [r2, #8]
 8006ce2:	3b01      	subs	r3, #1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	b410      	push	{r4}
 8006ce8:	6093      	str	r3, [r2, #8]
 8006cea:	da08      	bge.n	8006cfe <__sfputc_r+0x1e>
 8006cec:	6994      	ldr	r4, [r2, #24]
 8006cee:	42a3      	cmp	r3, r4
 8006cf0:	db01      	blt.n	8006cf6 <__sfputc_r+0x16>
 8006cf2:	290a      	cmp	r1, #10
 8006cf4:	d103      	bne.n	8006cfe <__sfputc_r+0x1e>
 8006cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cfa:	f7ff bca3 	b.w	8006644 <__swbuf_r>
 8006cfe:	6813      	ldr	r3, [r2, #0]
 8006d00:	1c58      	adds	r0, r3, #1
 8006d02:	6010      	str	r0, [r2, #0]
 8006d04:	7019      	strb	r1, [r3, #0]
 8006d06:	4608      	mov	r0, r1
 8006d08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <__sfputs_r>:
 8006d0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d10:	4606      	mov	r6, r0
 8006d12:	460f      	mov	r7, r1
 8006d14:	4614      	mov	r4, r2
 8006d16:	18d5      	adds	r5, r2, r3
 8006d18:	42ac      	cmp	r4, r5
 8006d1a:	d101      	bne.n	8006d20 <__sfputs_r+0x12>
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	e007      	b.n	8006d30 <__sfputs_r+0x22>
 8006d20:	463a      	mov	r2, r7
 8006d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d26:	4630      	mov	r0, r6
 8006d28:	f7ff ffda 	bl	8006ce0 <__sfputc_r>
 8006d2c:	1c43      	adds	r3, r0, #1
 8006d2e:	d1f3      	bne.n	8006d18 <__sfputs_r+0xa>
 8006d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d34 <_vfiprintf_r>:
 8006d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d38:	460c      	mov	r4, r1
 8006d3a:	b09d      	sub	sp, #116	; 0x74
 8006d3c:	4617      	mov	r7, r2
 8006d3e:	461d      	mov	r5, r3
 8006d40:	4606      	mov	r6, r0
 8006d42:	b118      	cbz	r0, 8006d4c <_vfiprintf_r+0x18>
 8006d44:	6983      	ldr	r3, [r0, #24]
 8006d46:	b90b      	cbnz	r3, 8006d4c <_vfiprintf_r+0x18>
 8006d48:	f7ff fe2c 	bl	80069a4 <__sinit>
 8006d4c:	4b7c      	ldr	r3, [pc, #496]	; (8006f40 <_vfiprintf_r+0x20c>)
 8006d4e:	429c      	cmp	r4, r3
 8006d50:	d158      	bne.n	8006e04 <_vfiprintf_r+0xd0>
 8006d52:	6874      	ldr	r4, [r6, #4]
 8006d54:	89a3      	ldrh	r3, [r4, #12]
 8006d56:	0718      	lsls	r0, r3, #28
 8006d58:	d55e      	bpl.n	8006e18 <_vfiprintf_r+0xe4>
 8006d5a:	6923      	ldr	r3, [r4, #16]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d05b      	beq.n	8006e18 <_vfiprintf_r+0xe4>
 8006d60:	2300      	movs	r3, #0
 8006d62:	9309      	str	r3, [sp, #36]	; 0x24
 8006d64:	2320      	movs	r3, #32
 8006d66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d6a:	2330      	movs	r3, #48	; 0x30
 8006d6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d70:	9503      	str	r5, [sp, #12]
 8006d72:	f04f 0b01 	mov.w	fp, #1
 8006d76:	46b8      	mov	r8, r7
 8006d78:	4645      	mov	r5, r8
 8006d7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006d7e:	b10b      	cbz	r3, 8006d84 <_vfiprintf_r+0x50>
 8006d80:	2b25      	cmp	r3, #37	; 0x25
 8006d82:	d154      	bne.n	8006e2e <_vfiprintf_r+0xfa>
 8006d84:	ebb8 0a07 	subs.w	sl, r8, r7
 8006d88:	d00b      	beq.n	8006da2 <_vfiprintf_r+0x6e>
 8006d8a:	4653      	mov	r3, sl
 8006d8c:	463a      	mov	r2, r7
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4630      	mov	r0, r6
 8006d92:	f7ff ffbc 	bl	8006d0e <__sfputs_r>
 8006d96:	3001      	adds	r0, #1
 8006d98:	f000 80c2 	beq.w	8006f20 <_vfiprintf_r+0x1ec>
 8006d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d9e:	4453      	add	r3, sl
 8006da0:	9309      	str	r3, [sp, #36]	; 0x24
 8006da2:	f898 3000 	ldrb.w	r3, [r8]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f000 80ba 	beq.w	8006f20 <_vfiprintf_r+0x1ec>
 8006dac:	2300      	movs	r3, #0
 8006dae:	f04f 32ff 	mov.w	r2, #4294967295
 8006db2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006db6:	9304      	str	r3, [sp, #16]
 8006db8:	9307      	str	r3, [sp, #28]
 8006dba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dbe:	931a      	str	r3, [sp, #104]	; 0x68
 8006dc0:	46a8      	mov	r8, r5
 8006dc2:	2205      	movs	r2, #5
 8006dc4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006dc8:	485e      	ldr	r0, [pc, #376]	; (8006f44 <_vfiprintf_r+0x210>)
 8006dca:	f7f9 fa01 	bl	80001d0 <memchr>
 8006dce:	9b04      	ldr	r3, [sp, #16]
 8006dd0:	bb78      	cbnz	r0, 8006e32 <_vfiprintf_r+0xfe>
 8006dd2:	06d9      	lsls	r1, r3, #27
 8006dd4:	bf44      	itt	mi
 8006dd6:	2220      	movmi	r2, #32
 8006dd8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ddc:	071a      	lsls	r2, r3, #28
 8006dde:	bf44      	itt	mi
 8006de0:	222b      	movmi	r2, #43	; 0x2b
 8006de2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006de6:	782a      	ldrb	r2, [r5, #0]
 8006de8:	2a2a      	cmp	r2, #42	; 0x2a
 8006dea:	d02a      	beq.n	8006e42 <_vfiprintf_r+0x10e>
 8006dec:	9a07      	ldr	r2, [sp, #28]
 8006dee:	46a8      	mov	r8, r5
 8006df0:	2000      	movs	r0, #0
 8006df2:	250a      	movs	r5, #10
 8006df4:	4641      	mov	r1, r8
 8006df6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006dfa:	3b30      	subs	r3, #48	; 0x30
 8006dfc:	2b09      	cmp	r3, #9
 8006dfe:	d969      	bls.n	8006ed4 <_vfiprintf_r+0x1a0>
 8006e00:	b360      	cbz	r0, 8006e5c <_vfiprintf_r+0x128>
 8006e02:	e024      	b.n	8006e4e <_vfiprintf_r+0x11a>
 8006e04:	4b50      	ldr	r3, [pc, #320]	; (8006f48 <_vfiprintf_r+0x214>)
 8006e06:	429c      	cmp	r4, r3
 8006e08:	d101      	bne.n	8006e0e <_vfiprintf_r+0xda>
 8006e0a:	68b4      	ldr	r4, [r6, #8]
 8006e0c:	e7a2      	b.n	8006d54 <_vfiprintf_r+0x20>
 8006e0e:	4b4f      	ldr	r3, [pc, #316]	; (8006f4c <_vfiprintf_r+0x218>)
 8006e10:	429c      	cmp	r4, r3
 8006e12:	bf08      	it	eq
 8006e14:	68f4      	ldreq	r4, [r6, #12]
 8006e16:	e79d      	b.n	8006d54 <_vfiprintf_r+0x20>
 8006e18:	4621      	mov	r1, r4
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	f7ff fc64 	bl	80066e8 <__swsetup_r>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	d09d      	beq.n	8006d60 <_vfiprintf_r+0x2c>
 8006e24:	f04f 30ff 	mov.w	r0, #4294967295
 8006e28:	b01d      	add	sp, #116	; 0x74
 8006e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2e:	46a8      	mov	r8, r5
 8006e30:	e7a2      	b.n	8006d78 <_vfiprintf_r+0x44>
 8006e32:	4a44      	ldr	r2, [pc, #272]	; (8006f44 <_vfiprintf_r+0x210>)
 8006e34:	1a80      	subs	r0, r0, r2
 8006e36:	fa0b f000 	lsl.w	r0, fp, r0
 8006e3a:	4318      	orrs	r0, r3
 8006e3c:	9004      	str	r0, [sp, #16]
 8006e3e:	4645      	mov	r5, r8
 8006e40:	e7be      	b.n	8006dc0 <_vfiprintf_r+0x8c>
 8006e42:	9a03      	ldr	r2, [sp, #12]
 8006e44:	1d11      	adds	r1, r2, #4
 8006e46:	6812      	ldr	r2, [r2, #0]
 8006e48:	9103      	str	r1, [sp, #12]
 8006e4a:	2a00      	cmp	r2, #0
 8006e4c:	db01      	blt.n	8006e52 <_vfiprintf_r+0x11e>
 8006e4e:	9207      	str	r2, [sp, #28]
 8006e50:	e004      	b.n	8006e5c <_vfiprintf_r+0x128>
 8006e52:	4252      	negs	r2, r2
 8006e54:	f043 0302 	orr.w	r3, r3, #2
 8006e58:	9207      	str	r2, [sp, #28]
 8006e5a:	9304      	str	r3, [sp, #16]
 8006e5c:	f898 3000 	ldrb.w	r3, [r8]
 8006e60:	2b2e      	cmp	r3, #46	; 0x2e
 8006e62:	d10e      	bne.n	8006e82 <_vfiprintf_r+0x14e>
 8006e64:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006e68:	2b2a      	cmp	r3, #42	; 0x2a
 8006e6a:	d138      	bne.n	8006ede <_vfiprintf_r+0x1aa>
 8006e6c:	9b03      	ldr	r3, [sp, #12]
 8006e6e:	1d1a      	adds	r2, r3, #4
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	9203      	str	r2, [sp, #12]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bfb8      	it	lt
 8006e78:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e7c:	f108 0802 	add.w	r8, r8, #2
 8006e80:	9305      	str	r3, [sp, #20]
 8006e82:	4d33      	ldr	r5, [pc, #204]	; (8006f50 <_vfiprintf_r+0x21c>)
 8006e84:	f898 1000 	ldrb.w	r1, [r8]
 8006e88:	2203      	movs	r2, #3
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	f7f9 f9a0 	bl	80001d0 <memchr>
 8006e90:	b140      	cbz	r0, 8006ea4 <_vfiprintf_r+0x170>
 8006e92:	2340      	movs	r3, #64	; 0x40
 8006e94:	1b40      	subs	r0, r0, r5
 8006e96:	fa03 f000 	lsl.w	r0, r3, r0
 8006e9a:	9b04      	ldr	r3, [sp, #16]
 8006e9c:	4303      	orrs	r3, r0
 8006e9e:	f108 0801 	add.w	r8, r8, #1
 8006ea2:	9304      	str	r3, [sp, #16]
 8006ea4:	f898 1000 	ldrb.w	r1, [r8]
 8006ea8:	482a      	ldr	r0, [pc, #168]	; (8006f54 <_vfiprintf_r+0x220>)
 8006eaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006eae:	2206      	movs	r2, #6
 8006eb0:	f108 0701 	add.w	r7, r8, #1
 8006eb4:	f7f9 f98c 	bl	80001d0 <memchr>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	d037      	beq.n	8006f2c <_vfiprintf_r+0x1f8>
 8006ebc:	4b26      	ldr	r3, [pc, #152]	; (8006f58 <_vfiprintf_r+0x224>)
 8006ebe:	bb1b      	cbnz	r3, 8006f08 <_vfiprintf_r+0x1d4>
 8006ec0:	9b03      	ldr	r3, [sp, #12]
 8006ec2:	3307      	adds	r3, #7
 8006ec4:	f023 0307 	bic.w	r3, r3, #7
 8006ec8:	3308      	adds	r3, #8
 8006eca:	9303      	str	r3, [sp, #12]
 8006ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ece:	444b      	add	r3, r9
 8006ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ed2:	e750      	b.n	8006d76 <_vfiprintf_r+0x42>
 8006ed4:	fb05 3202 	mla	r2, r5, r2, r3
 8006ed8:	2001      	movs	r0, #1
 8006eda:	4688      	mov	r8, r1
 8006edc:	e78a      	b.n	8006df4 <_vfiprintf_r+0xc0>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	f108 0801 	add.w	r8, r8, #1
 8006ee4:	9305      	str	r3, [sp, #20]
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	250a      	movs	r5, #10
 8006eea:	4640      	mov	r0, r8
 8006eec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ef0:	3a30      	subs	r2, #48	; 0x30
 8006ef2:	2a09      	cmp	r2, #9
 8006ef4:	d903      	bls.n	8006efe <_vfiprintf_r+0x1ca>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d0c3      	beq.n	8006e82 <_vfiprintf_r+0x14e>
 8006efa:	9105      	str	r1, [sp, #20]
 8006efc:	e7c1      	b.n	8006e82 <_vfiprintf_r+0x14e>
 8006efe:	fb05 2101 	mla	r1, r5, r1, r2
 8006f02:	2301      	movs	r3, #1
 8006f04:	4680      	mov	r8, r0
 8006f06:	e7f0      	b.n	8006eea <_vfiprintf_r+0x1b6>
 8006f08:	ab03      	add	r3, sp, #12
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	4622      	mov	r2, r4
 8006f0e:	4b13      	ldr	r3, [pc, #76]	; (8006f5c <_vfiprintf_r+0x228>)
 8006f10:	a904      	add	r1, sp, #16
 8006f12:	4630      	mov	r0, r6
 8006f14:	f3af 8000 	nop.w
 8006f18:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006f1c:	4681      	mov	r9, r0
 8006f1e:	d1d5      	bne.n	8006ecc <_vfiprintf_r+0x198>
 8006f20:	89a3      	ldrh	r3, [r4, #12]
 8006f22:	065b      	lsls	r3, r3, #25
 8006f24:	f53f af7e 	bmi.w	8006e24 <_vfiprintf_r+0xf0>
 8006f28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f2a:	e77d      	b.n	8006e28 <_vfiprintf_r+0xf4>
 8006f2c:	ab03      	add	r3, sp, #12
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	4622      	mov	r2, r4
 8006f32:	4b0a      	ldr	r3, [pc, #40]	; (8006f5c <_vfiprintf_r+0x228>)
 8006f34:	a904      	add	r1, sp, #16
 8006f36:	4630      	mov	r0, r6
 8006f38:	f000 f888 	bl	800704c <_printf_i>
 8006f3c:	e7ec      	b.n	8006f18 <_vfiprintf_r+0x1e4>
 8006f3e:	bf00      	nop
 8006f40:	08007684 	.word	0x08007684
 8006f44:	080076c4 	.word	0x080076c4
 8006f48:	080076a4 	.word	0x080076a4
 8006f4c:	08007664 	.word	0x08007664
 8006f50:	080076ca 	.word	0x080076ca
 8006f54:	080076ce 	.word	0x080076ce
 8006f58:	00000000 	.word	0x00000000
 8006f5c:	08006d0f 	.word	0x08006d0f

08006f60 <_printf_common>:
 8006f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f64:	4691      	mov	r9, r2
 8006f66:	461f      	mov	r7, r3
 8006f68:	688a      	ldr	r2, [r1, #8]
 8006f6a:	690b      	ldr	r3, [r1, #16]
 8006f6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f70:	4293      	cmp	r3, r2
 8006f72:	bfb8      	it	lt
 8006f74:	4613      	movlt	r3, r2
 8006f76:	f8c9 3000 	str.w	r3, [r9]
 8006f7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f7e:	4606      	mov	r6, r0
 8006f80:	460c      	mov	r4, r1
 8006f82:	b112      	cbz	r2, 8006f8a <_printf_common+0x2a>
 8006f84:	3301      	adds	r3, #1
 8006f86:	f8c9 3000 	str.w	r3, [r9]
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	0699      	lsls	r1, r3, #26
 8006f8e:	bf42      	ittt	mi
 8006f90:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006f94:	3302      	addmi	r3, #2
 8006f96:	f8c9 3000 	strmi.w	r3, [r9]
 8006f9a:	6825      	ldr	r5, [r4, #0]
 8006f9c:	f015 0506 	ands.w	r5, r5, #6
 8006fa0:	d107      	bne.n	8006fb2 <_printf_common+0x52>
 8006fa2:	f104 0a19 	add.w	sl, r4, #25
 8006fa6:	68e3      	ldr	r3, [r4, #12]
 8006fa8:	f8d9 2000 	ldr.w	r2, [r9]
 8006fac:	1a9b      	subs	r3, r3, r2
 8006fae:	42ab      	cmp	r3, r5
 8006fb0:	dc28      	bgt.n	8007004 <_printf_common+0xa4>
 8006fb2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006fb6:	6822      	ldr	r2, [r4, #0]
 8006fb8:	3300      	adds	r3, #0
 8006fba:	bf18      	it	ne
 8006fbc:	2301      	movne	r3, #1
 8006fbe:	0692      	lsls	r2, r2, #26
 8006fc0:	d42d      	bmi.n	800701e <_printf_common+0xbe>
 8006fc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fc6:	4639      	mov	r1, r7
 8006fc8:	4630      	mov	r0, r6
 8006fca:	47c0      	blx	r8
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d020      	beq.n	8007012 <_printf_common+0xb2>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	68e5      	ldr	r5, [r4, #12]
 8006fd4:	f8d9 2000 	ldr.w	r2, [r9]
 8006fd8:	f003 0306 	and.w	r3, r3, #6
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	bf08      	it	eq
 8006fe0:	1aad      	subeq	r5, r5, r2
 8006fe2:	68a3      	ldr	r3, [r4, #8]
 8006fe4:	6922      	ldr	r2, [r4, #16]
 8006fe6:	bf0c      	ite	eq
 8006fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fec:	2500      	movne	r5, #0
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	bfc4      	itt	gt
 8006ff2:	1a9b      	subgt	r3, r3, r2
 8006ff4:	18ed      	addgt	r5, r5, r3
 8006ff6:	f04f 0900 	mov.w	r9, #0
 8006ffa:	341a      	adds	r4, #26
 8006ffc:	454d      	cmp	r5, r9
 8006ffe:	d11a      	bne.n	8007036 <_printf_common+0xd6>
 8007000:	2000      	movs	r0, #0
 8007002:	e008      	b.n	8007016 <_printf_common+0xb6>
 8007004:	2301      	movs	r3, #1
 8007006:	4652      	mov	r2, sl
 8007008:	4639      	mov	r1, r7
 800700a:	4630      	mov	r0, r6
 800700c:	47c0      	blx	r8
 800700e:	3001      	adds	r0, #1
 8007010:	d103      	bne.n	800701a <_printf_common+0xba>
 8007012:	f04f 30ff 	mov.w	r0, #4294967295
 8007016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800701a:	3501      	adds	r5, #1
 800701c:	e7c3      	b.n	8006fa6 <_printf_common+0x46>
 800701e:	18e1      	adds	r1, r4, r3
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	2030      	movs	r0, #48	; 0x30
 8007024:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007028:	4422      	add	r2, r4
 800702a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800702e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007032:	3302      	adds	r3, #2
 8007034:	e7c5      	b.n	8006fc2 <_printf_common+0x62>
 8007036:	2301      	movs	r3, #1
 8007038:	4622      	mov	r2, r4
 800703a:	4639      	mov	r1, r7
 800703c:	4630      	mov	r0, r6
 800703e:	47c0      	blx	r8
 8007040:	3001      	adds	r0, #1
 8007042:	d0e6      	beq.n	8007012 <_printf_common+0xb2>
 8007044:	f109 0901 	add.w	r9, r9, #1
 8007048:	e7d8      	b.n	8006ffc <_printf_common+0x9c>
	...

0800704c <_printf_i>:
 800704c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007050:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007054:	460c      	mov	r4, r1
 8007056:	7e09      	ldrb	r1, [r1, #24]
 8007058:	b085      	sub	sp, #20
 800705a:	296e      	cmp	r1, #110	; 0x6e
 800705c:	4617      	mov	r7, r2
 800705e:	4606      	mov	r6, r0
 8007060:	4698      	mov	r8, r3
 8007062:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007064:	f000 80b3 	beq.w	80071ce <_printf_i+0x182>
 8007068:	d822      	bhi.n	80070b0 <_printf_i+0x64>
 800706a:	2963      	cmp	r1, #99	; 0x63
 800706c:	d036      	beq.n	80070dc <_printf_i+0x90>
 800706e:	d80a      	bhi.n	8007086 <_printf_i+0x3a>
 8007070:	2900      	cmp	r1, #0
 8007072:	f000 80b9 	beq.w	80071e8 <_printf_i+0x19c>
 8007076:	2958      	cmp	r1, #88	; 0x58
 8007078:	f000 8083 	beq.w	8007182 <_printf_i+0x136>
 800707c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007080:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007084:	e032      	b.n	80070ec <_printf_i+0xa0>
 8007086:	2964      	cmp	r1, #100	; 0x64
 8007088:	d001      	beq.n	800708e <_printf_i+0x42>
 800708a:	2969      	cmp	r1, #105	; 0x69
 800708c:	d1f6      	bne.n	800707c <_printf_i+0x30>
 800708e:	6820      	ldr	r0, [r4, #0]
 8007090:	6813      	ldr	r3, [r2, #0]
 8007092:	0605      	lsls	r5, r0, #24
 8007094:	f103 0104 	add.w	r1, r3, #4
 8007098:	d52a      	bpl.n	80070f0 <_printf_i+0xa4>
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	6011      	str	r1, [r2, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	da03      	bge.n	80070aa <_printf_i+0x5e>
 80070a2:	222d      	movs	r2, #45	; 0x2d
 80070a4:	425b      	negs	r3, r3
 80070a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80070aa:	486f      	ldr	r0, [pc, #444]	; (8007268 <_printf_i+0x21c>)
 80070ac:	220a      	movs	r2, #10
 80070ae:	e039      	b.n	8007124 <_printf_i+0xd8>
 80070b0:	2973      	cmp	r1, #115	; 0x73
 80070b2:	f000 809d 	beq.w	80071f0 <_printf_i+0x1a4>
 80070b6:	d808      	bhi.n	80070ca <_printf_i+0x7e>
 80070b8:	296f      	cmp	r1, #111	; 0x6f
 80070ba:	d020      	beq.n	80070fe <_printf_i+0xb2>
 80070bc:	2970      	cmp	r1, #112	; 0x70
 80070be:	d1dd      	bne.n	800707c <_printf_i+0x30>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	f043 0320 	orr.w	r3, r3, #32
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	e003      	b.n	80070d2 <_printf_i+0x86>
 80070ca:	2975      	cmp	r1, #117	; 0x75
 80070cc:	d017      	beq.n	80070fe <_printf_i+0xb2>
 80070ce:	2978      	cmp	r1, #120	; 0x78
 80070d0:	d1d4      	bne.n	800707c <_printf_i+0x30>
 80070d2:	2378      	movs	r3, #120	; 0x78
 80070d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070d8:	4864      	ldr	r0, [pc, #400]	; (800726c <_printf_i+0x220>)
 80070da:	e055      	b.n	8007188 <_printf_i+0x13c>
 80070dc:	6813      	ldr	r3, [r2, #0]
 80070de:	1d19      	adds	r1, r3, #4
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6011      	str	r1, [r2, #0]
 80070e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070ec:	2301      	movs	r3, #1
 80070ee:	e08c      	b.n	800720a <_printf_i+0x1be>
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6011      	str	r1, [r2, #0]
 80070f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80070f8:	bf18      	it	ne
 80070fa:	b21b      	sxthne	r3, r3
 80070fc:	e7cf      	b.n	800709e <_printf_i+0x52>
 80070fe:	6813      	ldr	r3, [r2, #0]
 8007100:	6825      	ldr	r5, [r4, #0]
 8007102:	1d18      	adds	r0, r3, #4
 8007104:	6010      	str	r0, [r2, #0]
 8007106:	0628      	lsls	r0, r5, #24
 8007108:	d501      	bpl.n	800710e <_printf_i+0xc2>
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	e002      	b.n	8007114 <_printf_i+0xc8>
 800710e:	0668      	lsls	r0, r5, #25
 8007110:	d5fb      	bpl.n	800710a <_printf_i+0xbe>
 8007112:	881b      	ldrh	r3, [r3, #0]
 8007114:	4854      	ldr	r0, [pc, #336]	; (8007268 <_printf_i+0x21c>)
 8007116:	296f      	cmp	r1, #111	; 0x6f
 8007118:	bf14      	ite	ne
 800711a:	220a      	movne	r2, #10
 800711c:	2208      	moveq	r2, #8
 800711e:	2100      	movs	r1, #0
 8007120:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007124:	6865      	ldr	r5, [r4, #4]
 8007126:	60a5      	str	r5, [r4, #8]
 8007128:	2d00      	cmp	r5, #0
 800712a:	f2c0 8095 	blt.w	8007258 <_printf_i+0x20c>
 800712e:	6821      	ldr	r1, [r4, #0]
 8007130:	f021 0104 	bic.w	r1, r1, #4
 8007134:	6021      	str	r1, [r4, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d13d      	bne.n	80071b6 <_printf_i+0x16a>
 800713a:	2d00      	cmp	r5, #0
 800713c:	f040 808e 	bne.w	800725c <_printf_i+0x210>
 8007140:	4665      	mov	r5, ip
 8007142:	2a08      	cmp	r2, #8
 8007144:	d10b      	bne.n	800715e <_printf_i+0x112>
 8007146:	6823      	ldr	r3, [r4, #0]
 8007148:	07db      	lsls	r3, r3, #31
 800714a:	d508      	bpl.n	800715e <_printf_i+0x112>
 800714c:	6923      	ldr	r3, [r4, #16]
 800714e:	6862      	ldr	r2, [r4, #4]
 8007150:	429a      	cmp	r2, r3
 8007152:	bfde      	ittt	le
 8007154:	2330      	movle	r3, #48	; 0x30
 8007156:	f805 3c01 	strble.w	r3, [r5, #-1]
 800715a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800715e:	ebac 0305 	sub.w	r3, ip, r5
 8007162:	6123      	str	r3, [r4, #16]
 8007164:	f8cd 8000 	str.w	r8, [sp]
 8007168:	463b      	mov	r3, r7
 800716a:	aa03      	add	r2, sp, #12
 800716c:	4621      	mov	r1, r4
 800716e:	4630      	mov	r0, r6
 8007170:	f7ff fef6 	bl	8006f60 <_printf_common>
 8007174:	3001      	adds	r0, #1
 8007176:	d14d      	bne.n	8007214 <_printf_i+0x1c8>
 8007178:	f04f 30ff 	mov.w	r0, #4294967295
 800717c:	b005      	add	sp, #20
 800717e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007182:	4839      	ldr	r0, [pc, #228]	; (8007268 <_printf_i+0x21c>)
 8007184:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007188:	6813      	ldr	r3, [r2, #0]
 800718a:	6821      	ldr	r1, [r4, #0]
 800718c:	1d1d      	adds	r5, r3, #4
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6015      	str	r5, [r2, #0]
 8007192:	060a      	lsls	r2, r1, #24
 8007194:	d50b      	bpl.n	80071ae <_printf_i+0x162>
 8007196:	07ca      	lsls	r2, r1, #31
 8007198:	bf44      	itt	mi
 800719a:	f041 0120 	orrmi.w	r1, r1, #32
 800719e:	6021      	strmi	r1, [r4, #0]
 80071a0:	b91b      	cbnz	r3, 80071aa <_printf_i+0x15e>
 80071a2:	6822      	ldr	r2, [r4, #0]
 80071a4:	f022 0220 	bic.w	r2, r2, #32
 80071a8:	6022      	str	r2, [r4, #0]
 80071aa:	2210      	movs	r2, #16
 80071ac:	e7b7      	b.n	800711e <_printf_i+0xd2>
 80071ae:	064d      	lsls	r5, r1, #25
 80071b0:	bf48      	it	mi
 80071b2:	b29b      	uxthmi	r3, r3
 80071b4:	e7ef      	b.n	8007196 <_printf_i+0x14a>
 80071b6:	4665      	mov	r5, ip
 80071b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80071bc:	fb02 3311 	mls	r3, r2, r1, r3
 80071c0:	5cc3      	ldrb	r3, [r0, r3]
 80071c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80071c6:	460b      	mov	r3, r1
 80071c8:	2900      	cmp	r1, #0
 80071ca:	d1f5      	bne.n	80071b8 <_printf_i+0x16c>
 80071cc:	e7b9      	b.n	8007142 <_printf_i+0xf6>
 80071ce:	6813      	ldr	r3, [r2, #0]
 80071d0:	6825      	ldr	r5, [r4, #0]
 80071d2:	6961      	ldr	r1, [r4, #20]
 80071d4:	1d18      	adds	r0, r3, #4
 80071d6:	6010      	str	r0, [r2, #0]
 80071d8:	0628      	lsls	r0, r5, #24
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	d501      	bpl.n	80071e2 <_printf_i+0x196>
 80071de:	6019      	str	r1, [r3, #0]
 80071e0:	e002      	b.n	80071e8 <_printf_i+0x19c>
 80071e2:	066a      	lsls	r2, r5, #25
 80071e4:	d5fb      	bpl.n	80071de <_printf_i+0x192>
 80071e6:	8019      	strh	r1, [r3, #0]
 80071e8:	2300      	movs	r3, #0
 80071ea:	6123      	str	r3, [r4, #16]
 80071ec:	4665      	mov	r5, ip
 80071ee:	e7b9      	b.n	8007164 <_printf_i+0x118>
 80071f0:	6813      	ldr	r3, [r2, #0]
 80071f2:	1d19      	adds	r1, r3, #4
 80071f4:	6011      	str	r1, [r2, #0]
 80071f6:	681d      	ldr	r5, [r3, #0]
 80071f8:	6862      	ldr	r2, [r4, #4]
 80071fa:	2100      	movs	r1, #0
 80071fc:	4628      	mov	r0, r5
 80071fe:	f7f8 ffe7 	bl	80001d0 <memchr>
 8007202:	b108      	cbz	r0, 8007208 <_printf_i+0x1bc>
 8007204:	1b40      	subs	r0, r0, r5
 8007206:	6060      	str	r0, [r4, #4]
 8007208:	6863      	ldr	r3, [r4, #4]
 800720a:	6123      	str	r3, [r4, #16]
 800720c:	2300      	movs	r3, #0
 800720e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007212:	e7a7      	b.n	8007164 <_printf_i+0x118>
 8007214:	6923      	ldr	r3, [r4, #16]
 8007216:	462a      	mov	r2, r5
 8007218:	4639      	mov	r1, r7
 800721a:	4630      	mov	r0, r6
 800721c:	47c0      	blx	r8
 800721e:	3001      	adds	r0, #1
 8007220:	d0aa      	beq.n	8007178 <_printf_i+0x12c>
 8007222:	6823      	ldr	r3, [r4, #0]
 8007224:	079b      	lsls	r3, r3, #30
 8007226:	d413      	bmi.n	8007250 <_printf_i+0x204>
 8007228:	68e0      	ldr	r0, [r4, #12]
 800722a:	9b03      	ldr	r3, [sp, #12]
 800722c:	4298      	cmp	r0, r3
 800722e:	bfb8      	it	lt
 8007230:	4618      	movlt	r0, r3
 8007232:	e7a3      	b.n	800717c <_printf_i+0x130>
 8007234:	2301      	movs	r3, #1
 8007236:	464a      	mov	r2, r9
 8007238:	4639      	mov	r1, r7
 800723a:	4630      	mov	r0, r6
 800723c:	47c0      	blx	r8
 800723e:	3001      	adds	r0, #1
 8007240:	d09a      	beq.n	8007178 <_printf_i+0x12c>
 8007242:	3501      	adds	r5, #1
 8007244:	68e3      	ldr	r3, [r4, #12]
 8007246:	9a03      	ldr	r2, [sp, #12]
 8007248:	1a9b      	subs	r3, r3, r2
 800724a:	42ab      	cmp	r3, r5
 800724c:	dcf2      	bgt.n	8007234 <_printf_i+0x1e8>
 800724e:	e7eb      	b.n	8007228 <_printf_i+0x1dc>
 8007250:	2500      	movs	r5, #0
 8007252:	f104 0919 	add.w	r9, r4, #25
 8007256:	e7f5      	b.n	8007244 <_printf_i+0x1f8>
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1ac      	bne.n	80071b6 <_printf_i+0x16a>
 800725c:	7803      	ldrb	r3, [r0, #0]
 800725e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007262:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007266:	e76c      	b.n	8007142 <_printf_i+0xf6>
 8007268:	080076d5 	.word	0x080076d5
 800726c:	080076e6 	.word	0x080076e6

08007270 <_sbrk_r>:
 8007270:	b538      	push	{r3, r4, r5, lr}
 8007272:	4c06      	ldr	r4, [pc, #24]	; (800728c <_sbrk_r+0x1c>)
 8007274:	2300      	movs	r3, #0
 8007276:	4605      	mov	r5, r0
 8007278:	4608      	mov	r0, r1
 800727a:	6023      	str	r3, [r4, #0]
 800727c:	f7fe fff2 	bl	8006264 <_sbrk>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d102      	bne.n	800728a <_sbrk_r+0x1a>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	b103      	cbz	r3, 800728a <_sbrk_r+0x1a>
 8007288:	602b      	str	r3, [r5, #0]
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	20000980 	.word	0x20000980

08007290 <__sread>:
 8007290:	b510      	push	{r4, lr}
 8007292:	460c      	mov	r4, r1
 8007294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007298:	f000 f896 	bl	80073c8 <_read_r>
 800729c:	2800      	cmp	r0, #0
 800729e:	bfab      	itete	ge
 80072a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072a2:	89a3      	ldrhlt	r3, [r4, #12]
 80072a4:	181b      	addge	r3, r3, r0
 80072a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072aa:	bfac      	ite	ge
 80072ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80072ae:	81a3      	strhlt	r3, [r4, #12]
 80072b0:	bd10      	pop	{r4, pc}

080072b2 <__swrite>:
 80072b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b6:	461f      	mov	r7, r3
 80072b8:	898b      	ldrh	r3, [r1, #12]
 80072ba:	05db      	lsls	r3, r3, #23
 80072bc:	4605      	mov	r5, r0
 80072be:	460c      	mov	r4, r1
 80072c0:	4616      	mov	r6, r2
 80072c2:	d505      	bpl.n	80072d0 <__swrite+0x1e>
 80072c4:	2302      	movs	r3, #2
 80072c6:	2200      	movs	r2, #0
 80072c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072cc:	f000 f868 	bl	80073a0 <_lseek_r>
 80072d0:	89a3      	ldrh	r3, [r4, #12]
 80072d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072da:	81a3      	strh	r3, [r4, #12]
 80072dc:	4632      	mov	r2, r6
 80072de:	463b      	mov	r3, r7
 80072e0:	4628      	mov	r0, r5
 80072e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072e6:	f000 b817 	b.w	8007318 <_write_r>

080072ea <__sseek>:
 80072ea:	b510      	push	{r4, lr}
 80072ec:	460c      	mov	r4, r1
 80072ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f2:	f000 f855 	bl	80073a0 <_lseek_r>
 80072f6:	1c43      	adds	r3, r0, #1
 80072f8:	89a3      	ldrh	r3, [r4, #12]
 80072fa:	bf15      	itete	ne
 80072fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80072fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007302:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007306:	81a3      	strheq	r3, [r4, #12]
 8007308:	bf18      	it	ne
 800730a:	81a3      	strhne	r3, [r4, #12]
 800730c:	bd10      	pop	{r4, pc}

0800730e <__sclose>:
 800730e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007312:	f000 b813 	b.w	800733c <_close_r>
	...

08007318 <_write_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	4c07      	ldr	r4, [pc, #28]	; (8007338 <_write_r+0x20>)
 800731c:	4605      	mov	r5, r0
 800731e:	4608      	mov	r0, r1
 8007320:	4611      	mov	r1, r2
 8007322:	2200      	movs	r2, #0
 8007324:	6022      	str	r2, [r4, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	f7fe ff4b 	bl	80061c2 <_write>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d102      	bne.n	8007336 <_write_r+0x1e>
 8007330:	6823      	ldr	r3, [r4, #0]
 8007332:	b103      	cbz	r3, 8007336 <_write_r+0x1e>
 8007334:	602b      	str	r3, [r5, #0]
 8007336:	bd38      	pop	{r3, r4, r5, pc}
 8007338:	20000980 	.word	0x20000980

0800733c <_close_r>:
 800733c:	b538      	push	{r3, r4, r5, lr}
 800733e:	4c06      	ldr	r4, [pc, #24]	; (8007358 <_close_r+0x1c>)
 8007340:	2300      	movs	r3, #0
 8007342:	4605      	mov	r5, r0
 8007344:	4608      	mov	r0, r1
 8007346:	6023      	str	r3, [r4, #0]
 8007348:	f7fe ff57 	bl	80061fa <_close>
 800734c:	1c43      	adds	r3, r0, #1
 800734e:	d102      	bne.n	8007356 <_close_r+0x1a>
 8007350:	6823      	ldr	r3, [r4, #0]
 8007352:	b103      	cbz	r3, 8007356 <_close_r+0x1a>
 8007354:	602b      	str	r3, [r5, #0]
 8007356:	bd38      	pop	{r3, r4, r5, pc}
 8007358:	20000980 	.word	0x20000980

0800735c <_fstat_r>:
 800735c:	b538      	push	{r3, r4, r5, lr}
 800735e:	4c07      	ldr	r4, [pc, #28]	; (800737c <_fstat_r+0x20>)
 8007360:	2300      	movs	r3, #0
 8007362:	4605      	mov	r5, r0
 8007364:	4608      	mov	r0, r1
 8007366:	4611      	mov	r1, r2
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	f7fe ff52 	bl	8006212 <_fstat>
 800736e:	1c43      	adds	r3, r0, #1
 8007370:	d102      	bne.n	8007378 <_fstat_r+0x1c>
 8007372:	6823      	ldr	r3, [r4, #0]
 8007374:	b103      	cbz	r3, 8007378 <_fstat_r+0x1c>
 8007376:	602b      	str	r3, [r5, #0]
 8007378:	bd38      	pop	{r3, r4, r5, pc}
 800737a:	bf00      	nop
 800737c:	20000980 	.word	0x20000980

08007380 <_isatty_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4c06      	ldr	r4, [pc, #24]	; (800739c <_isatty_r+0x1c>)
 8007384:	2300      	movs	r3, #0
 8007386:	4605      	mov	r5, r0
 8007388:	4608      	mov	r0, r1
 800738a:	6023      	str	r3, [r4, #0]
 800738c:	f7fe ff51 	bl	8006232 <_isatty>
 8007390:	1c43      	adds	r3, r0, #1
 8007392:	d102      	bne.n	800739a <_isatty_r+0x1a>
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	b103      	cbz	r3, 800739a <_isatty_r+0x1a>
 8007398:	602b      	str	r3, [r5, #0]
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	20000980 	.word	0x20000980

080073a0 <_lseek_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4c07      	ldr	r4, [pc, #28]	; (80073c0 <_lseek_r+0x20>)
 80073a4:	4605      	mov	r5, r0
 80073a6:	4608      	mov	r0, r1
 80073a8:	4611      	mov	r1, r2
 80073aa:	2200      	movs	r2, #0
 80073ac:	6022      	str	r2, [r4, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	f7fe ff4a 	bl	8006248 <_lseek>
 80073b4:	1c43      	adds	r3, r0, #1
 80073b6:	d102      	bne.n	80073be <_lseek_r+0x1e>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	b103      	cbz	r3, 80073be <_lseek_r+0x1e>
 80073bc:	602b      	str	r3, [r5, #0]
 80073be:	bd38      	pop	{r3, r4, r5, pc}
 80073c0:	20000980 	.word	0x20000980

080073c4 <__malloc_lock>:
 80073c4:	4770      	bx	lr

080073c6 <__malloc_unlock>:
 80073c6:	4770      	bx	lr

080073c8 <_read_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	4c07      	ldr	r4, [pc, #28]	; (80073e8 <_read_r+0x20>)
 80073cc:	4605      	mov	r5, r0
 80073ce:	4608      	mov	r0, r1
 80073d0:	4611      	mov	r1, r2
 80073d2:	2200      	movs	r2, #0
 80073d4:	6022      	str	r2, [r4, #0]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f7fe fed6 	bl	8006188 <_read>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d102      	bne.n	80073e6 <_read_r+0x1e>
 80073e0:	6823      	ldr	r3, [r4, #0]
 80073e2:	b103      	cbz	r3, 80073e6 <_read_r+0x1e>
 80073e4:	602b      	str	r3, [r5, #0]
 80073e6:	bd38      	pop	{r3, r4, r5, pc}
 80073e8:	20000980 	.word	0x20000980

080073ec <sqrt>:
 80073ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80073f0:	ed2d 8b02 	vpush	{d8}
 80073f4:	b08b      	sub	sp, #44	; 0x2c
 80073f6:	ec55 4b10 	vmov	r4, r5, d0
 80073fa:	f000 f851 	bl	80074a0 <__ieee754_sqrt>
 80073fe:	4b26      	ldr	r3, [pc, #152]	; (8007498 <sqrt+0xac>)
 8007400:	eeb0 8a40 	vmov.f32	s16, s0
 8007404:	eef0 8a60 	vmov.f32	s17, s1
 8007408:	f993 6000 	ldrsb.w	r6, [r3]
 800740c:	1c73      	adds	r3, r6, #1
 800740e:	d02a      	beq.n	8007466 <sqrt+0x7a>
 8007410:	4622      	mov	r2, r4
 8007412:	462b      	mov	r3, r5
 8007414:	4620      	mov	r0, r4
 8007416:	4629      	mov	r1, r5
 8007418:	f7f9 fb80 	bl	8000b1c <__aeabi_dcmpun>
 800741c:	4607      	mov	r7, r0
 800741e:	bb10      	cbnz	r0, 8007466 <sqrt+0x7a>
 8007420:	f04f 0800 	mov.w	r8, #0
 8007424:	f04f 0900 	mov.w	r9, #0
 8007428:	4642      	mov	r2, r8
 800742a:	464b      	mov	r3, r9
 800742c:	4620      	mov	r0, r4
 800742e:	4629      	mov	r1, r5
 8007430:	f7f9 fb4c 	bl	8000acc <__aeabi_dcmplt>
 8007434:	b1b8      	cbz	r0, 8007466 <sqrt+0x7a>
 8007436:	2301      	movs	r3, #1
 8007438:	9300      	str	r3, [sp, #0]
 800743a:	4b18      	ldr	r3, [pc, #96]	; (800749c <sqrt+0xb0>)
 800743c:	9301      	str	r3, [sp, #4]
 800743e:	9708      	str	r7, [sp, #32]
 8007440:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007444:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007448:	b9b6      	cbnz	r6, 8007478 <sqrt+0x8c>
 800744a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800744e:	4668      	mov	r0, sp
 8007450:	f000 f8d6 	bl	8007600 <matherr>
 8007454:	b1d0      	cbz	r0, 800748c <sqrt+0xa0>
 8007456:	9b08      	ldr	r3, [sp, #32]
 8007458:	b11b      	cbz	r3, 8007462 <sqrt+0x76>
 800745a:	f7fe ff8f 	bl	800637c <__errno>
 800745e:	9b08      	ldr	r3, [sp, #32]
 8007460:	6003      	str	r3, [r0, #0]
 8007462:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007466:	eeb0 0a48 	vmov.f32	s0, s16
 800746a:	eef0 0a68 	vmov.f32	s1, s17
 800746e:	b00b      	add	sp, #44	; 0x2c
 8007470:	ecbd 8b02 	vpop	{d8}
 8007474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007478:	4642      	mov	r2, r8
 800747a:	464b      	mov	r3, r9
 800747c:	4640      	mov	r0, r8
 800747e:	4649      	mov	r1, r9
 8007480:	f7f9 f9dc 	bl	800083c <__aeabi_ddiv>
 8007484:	2e02      	cmp	r6, #2
 8007486:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800748a:	d1e0      	bne.n	800744e <sqrt+0x62>
 800748c:	f7fe ff76 	bl	800637c <__errno>
 8007490:	2321      	movs	r3, #33	; 0x21
 8007492:	6003      	str	r3, [r0, #0]
 8007494:	e7df      	b.n	8007456 <sqrt+0x6a>
 8007496:	bf00      	nop
 8007498:	20000074 	.word	0x20000074
 800749c:	080076f7 	.word	0x080076f7

080074a0 <__ieee754_sqrt>:
 80074a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a4:	4955      	ldr	r1, [pc, #340]	; (80075fc <__ieee754_sqrt+0x15c>)
 80074a6:	ec55 4b10 	vmov	r4, r5, d0
 80074aa:	43a9      	bics	r1, r5
 80074ac:	462b      	mov	r3, r5
 80074ae:	462a      	mov	r2, r5
 80074b0:	d112      	bne.n	80074d8 <__ieee754_sqrt+0x38>
 80074b2:	ee10 2a10 	vmov	r2, s0
 80074b6:	ee10 0a10 	vmov	r0, s0
 80074ba:	4629      	mov	r1, r5
 80074bc:	f7f9 f894 	bl	80005e8 <__aeabi_dmul>
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4620      	mov	r0, r4
 80074c6:	4629      	mov	r1, r5
 80074c8:	f7f8 fed8 	bl	800027c <__adddf3>
 80074cc:	4604      	mov	r4, r0
 80074ce:	460d      	mov	r5, r1
 80074d0:	ec45 4b10 	vmov	d0, r4, r5
 80074d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d8:	2d00      	cmp	r5, #0
 80074da:	ee10 0a10 	vmov	r0, s0
 80074de:	4621      	mov	r1, r4
 80074e0:	dc0f      	bgt.n	8007502 <__ieee754_sqrt+0x62>
 80074e2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80074e6:	4330      	orrs	r0, r6
 80074e8:	d0f2      	beq.n	80074d0 <__ieee754_sqrt+0x30>
 80074ea:	b155      	cbz	r5, 8007502 <__ieee754_sqrt+0x62>
 80074ec:	ee10 2a10 	vmov	r2, s0
 80074f0:	4620      	mov	r0, r4
 80074f2:	4629      	mov	r1, r5
 80074f4:	f7f8 fec0 	bl	8000278 <__aeabi_dsub>
 80074f8:	4602      	mov	r2, r0
 80074fa:	460b      	mov	r3, r1
 80074fc:	f7f9 f99e 	bl	800083c <__aeabi_ddiv>
 8007500:	e7e4      	b.n	80074cc <__ieee754_sqrt+0x2c>
 8007502:	151b      	asrs	r3, r3, #20
 8007504:	d073      	beq.n	80075ee <__ieee754_sqrt+0x14e>
 8007506:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800750a:	07dd      	lsls	r5, r3, #31
 800750c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007510:	bf48      	it	mi
 8007512:	0fc8      	lsrmi	r0, r1, #31
 8007514:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007518:	bf44      	itt	mi
 800751a:	0049      	lslmi	r1, r1, #1
 800751c:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8007520:	2500      	movs	r5, #0
 8007522:	1058      	asrs	r0, r3, #1
 8007524:	0fcb      	lsrs	r3, r1, #31
 8007526:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800752a:	0049      	lsls	r1, r1, #1
 800752c:	2316      	movs	r3, #22
 800752e:	462c      	mov	r4, r5
 8007530:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007534:	19a7      	adds	r7, r4, r6
 8007536:	4297      	cmp	r7, r2
 8007538:	bfde      	ittt	le
 800753a:	19bc      	addle	r4, r7, r6
 800753c:	1bd2      	suble	r2, r2, r7
 800753e:	19ad      	addle	r5, r5, r6
 8007540:	0fcf      	lsrs	r7, r1, #31
 8007542:	3b01      	subs	r3, #1
 8007544:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8007548:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800754c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007550:	d1f0      	bne.n	8007534 <__ieee754_sqrt+0x94>
 8007552:	f04f 0c20 	mov.w	ip, #32
 8007556:	469e      	mov	lr, r3
 8007558:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800755c:	42a2      	cmp	r2, r4
 800755e:	eb06 070e 	add.w	r7, r6, lr
 8007562:	dc02      	bgt.n	800756a <__ieee754_sqrt+0xca>
 8007564:	d112      	bne.n	800758c <__ieee754_sqrt+0xec>
 8007566:	428f      	cmp	r7, r1
 8007568:	d810      	bhi.n	800758c <__ieee754_sqrt+0xec>
 800756a:	2f00      	cmp	r7, #0
 800756c:	eb07 0e06 	add.w	lr, r7, r6
 8007570:	da42      	bge.n	80075f8 <__ieee754_sqrt+0x158>
 8007572:	f1be 0f00 	cmp.w	lr, #0
 8007576:	db3f      	blt.n	80075f8 <__ieee754_sqrt+0x158>
 8007578:	f104 0801 	add.w	r8, r4, #1
 800757c:	1b12      	subs	r2, r2, r4
 800757e:	428f      	cmp	r7, r1
 8007580:	bf88      	it	hi
 8007582:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007586:	1bc9      	subs	r1, r1, r7
 8007588:	4433      	add	r3, r6
 800758a:	4644      	mov	r4, r8
 800758c:	0052      	lsls	r2, r2, #1
 800758e:	f1bc 0c01 	subs.w	ip, ip, #1
 8007592:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007596:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800759a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800759e:	d1dd      	bne.n	800755c <__ieee754_sqrt+0xbc>
 80075a0:	430a      	orrs	r2, r1
 80075a2:	d006      	beq.n	80075b2 <__ieee754_sqrt+0x112>
 80075a4:	1c5c      	adds	r4, r3, #1
 80075a6:	bf13      	iteet	ne
 80075a8:	3301      	addne	r3, #1
 80075aa:	3501      	addeq	r5, #1
 80075ac:	4663      	moveq	r3, ip
 80075ae:	f023 0301 	bicne.w	r3, r3, #1
 80075b2:	106a      	asrs	r2, r5, #1
 80075b4:	085b      	lsrs	r3, r3, #1
 80075b6:	07e9      	lsls	r1, r5, #31
 80075b8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80075bc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80075c0:	bf48      	it	mi
 80075c2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80075c6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80075ca:	461c      	mov	r4, r3
 80075cc:	e780      	b.n	80074d0 <__ieee754_sqrt+0x30>
 80075ce:	0aca      	lsrs	r2, r1, #11
 80075d0:	3815      	subs	r0, #21
 80075d2:	0549      	lsls	r1, r1, #21
 80075d4:	2a00      	cmp	r2, #0
 80075d6:	d0fa      	beq.n	80075ce <__ieee754_sqrt+0x12e>
 80075d8:	02d6      	lsls	r6, r2, #11
 80075da:	d50a      	bpl.n	80075f2 <__ieee754_sqrt+0x152>
 80075dc:	f1c3 0420 	rsb	r4, r3, #32
 80075e0:	fa21 f404 	lsr.w	r4, r1, r4
 80075e4:	1e5d      	subs	r5, r3, #1
 80075e6:	4099      	lsls	r1, r3
 80075e8:	4322      	orrs	r2, r4
 80075ea:	1b43      	subs	r3, r0, r5
 80075ec:	e78b      	b.n	8007506 <__ieee754_sqrt+0x66>
 80075ee:	4618      	mov	r0, r3
 80075f0:	e7f0      	b.n	80075d4 <__ieee754_sqrt+0x134>
 80075f2:	0052      	lsls	r2, r2, #1
 80075f4:	3301      	adds	r3, #1
 80075f6:	e7ef      	b.n	80075d8 <__ieee754_sqrt+0x138>
 80075f8:	46a0      	mov	r8, r4
 80075fa:	e7bf      	b.n	800757c <__ieee754_sqrt+0xdc>
 80075fc:	7ff00000 	.word	0x7ff00000

08007600 <matherr>:
 8007600:	2000      	movs	r0, #0
 8007602:	4770      	bx	lr

08007604 <_init>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	bf00      	nop
 8007608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760a:	bc08      	pop	{r3}
 800760c:	469e      	mov	lr, r3
 800760e:	4770      	bx	lr

08007610 <_fini>:
 8007610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007612:	bf00      	nop
 8007614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007616:	bc08      	pop	{r3}
 8007618:	469e      	mov	lr, r3
 800761a:	4770      	bx	lr
