timestamp 1725583825
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_EDT3T7 sky130_fd_pr__pfet_01v8_EDT3T7_0 0 1 28189 -1 0 1497
use sky130_fd_pr__nfet_01v8_EA9ZG2 sky130_fd_pr__nfet_01v8_EA9ZG2_1 0 1 20442 -1 0 1407
use sky130_fd_pr__nfet_01v8_EA9ZG2 sky130_fd_pr__nfet_01v8_EA9ZG2_0 0 1 24380 -1 0 1503
port "ua[5]" 8 11042 0 11222 200 m4
port "ua[6]" 9 7178 0 7358 200 m4
port "ua[7]" 10 3314 0 3494 200 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "ena" 1 29318 44952 29378 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "ua[1]" 4 26498 0 26678 200 m4
port "ua[2]" 5 22634 0 22814 200 m4
port "ua[4]" 7 14906 0 15086 200 m4
port "ua[3]" 6 18770 0 18950 200 m4
port "ua[0]" 3 30362 0 30542 200 m4
port "VDPWR" 67 200 1000 600 44152 m4
port "VGND" 68 800 1000 1200 44152 m4
node "ua[5]" 0 146.375 11042 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[6]" 0 146.375 7178 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[7]" 0 146.375 3314 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ena" 0 70.3847 29318 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "clk" 0 42.8754 28766 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "rst_n" 0 42.8754 28214 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[0]" 0 42.8754 27662 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[1]" 0 42.8754 27110 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[2]" 0 42.8754 26558 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[3]" 0 42.8754 26006 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[4]" 0 42.8754 25454 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[5]" 0 42.8754 24902 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[6]" 0 42.8754 24350 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[7]" 0 42.8754 23798 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[0]" 0 42.8754 23246 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[1]" 0 42.8754 22694 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[2]" 0 42.8754 22142 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[3]" 0 42.8754 21590 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[4]" 0 42.8754 21038 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[5]" 0 42.8754 20486 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[6]" 0 42.8754 19934 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[7]" 0 42.8754 19382 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[0]" 0 42.8754 18830 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[1]" 0 42.8754 18278 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[2]" 0 42.8754 17726 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[3]" 0 42.8754 17174 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[4]" 0 42.8754 16622 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[5]" 0 42.8754 16070 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[6]" 0 42.8754 15518 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[7]" 0 42.8754 14966 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[0]" 0 42.8754 14414 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[1]" 0 42.8754 13862 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[2]" 0 42.8754 13310 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[3]" 0 42.8754 12758 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[4]" 0 42.8754 12206 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[5]" 0 42.8754 11654 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[6]" 0 42.8754 11102 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[7]" 0 42.8754 10550 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[0]" 0 42.8754 9998 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[1]" 0 42.8754 9446 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[2]" 0 42.8754 8894 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[3]" 0 42.8754 8342 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[4]" 0 42.8754 7790 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[5]" 0 42.8754 7238 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[6]" 0 42.8754 6686 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[7]" 0 70.3847 6134 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ua[1]" 6 2108.13 26498 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13960 668 544884 9532 104992 1316 117852 1494 0 0 0 0
node "ua[2]" 4 2170.91 22634 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15720 716 745768 9384 101032 1276 113852 1454 0 0 0 0
node "ua[4]" 6 5718.27 14906 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32736 1516 271252 4344 72584 1876 5198140 30528 0 0 0 0
node "ua[3]" 4 2078.87 18770 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12168 624 653336 8796 118272 1376 134932 1606 0 0 0 0
node "ua[0]" 7 6295.71 30362 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36252 1600 540564 7124 151516 2732 4646276 26932 0 0 0 0
node "VDPWR" 384 31417.7 200 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57652 2716 8322532 66224 303552 2776 322952 2796 17260800 87104 0 0 0 0
node "VGND" 950 27944.5 800 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84568 5076 5972040 56396 363480 2492 374220 2512 17499306 87730 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "uio_in[0]" "uio_in[1]" 31.0231
cap "ua[6]" "VGND" 0.707733
cap "uio_in[0]" "ui_in[7]" 31.0231
cap "ua[5]" "VGND" 0.707733
cap "VDPWR" "ua[4]" 266.42
cap "ua[2]" "VDPWR" 0.0470401
cap "ui_in[2]" "ui_in[1]" 31.0231
cap "uio_oe[4]" "uio_oe[3]" 31.0231
cap "uo_out[2]" "uo_out[3]" 31.0231
cap "ui_in[2]" "ui_in[3]" 31.0231
cap "VDPWR" "ua[0]" 789.059
cap "uio_out[6]" "uio_out[5]" 31.0231
cap "ua[7]" "VGND" 0.707733
cap "uio_in[4]" "uio_in[5]" 31.0231
cap "ua[3]" "VGND" 351.617
cap "uo_out[3]" "uo_out[4]" 31.0231
cap "clk" "rst_n" 31.0231
cap "VGND" "ua[4]" 769.71
cap "ua[2]" "VGND" 380.233
cap "uo_out[5]" "uo_out[4]" 31.0231
cap "uio_oe[6]" "uio_oe[5]" 31.0231
cap "uio_oe[1]" "uio_oe[2]" 31.0231
cap "uio_oe[0]" "uio_oe[1]" 31.0231
cap "ui_in[6]" "ui_in[7]" 31.0231
cap "ua[1]" "ua[4]" 829.836
cap "uio_in[2]" "uio_in[3]" 31.0231
cap "uio_oe[4]" "uio_oe[5]" 31.0231
cap "ua[0]" "VGND" 1448.56
cap "ui_in[5]" "ui_in[6]" 31.0231
cap "uo_out[6]" "uo_out[5]" 31.0231
cap "uio_out[5]" "uio_out[4]" 31.0231
cap "ui_in[5]" "ui_in[4]" 31.0231
cap "uio_in[3]" "uio_in[4]" 31.0231
cap "ua[1]" "ua[0]" 31.0596
cap "uo_out[0]" "uio_in[7]" 31.0231
cap "ena" "clk" 31.0231
cap "uio_out[0]" "uo_out[7]" 31.0231
cap "uo_out[1]" "uo_out[2]" 31.0231
cap "VDPWR" "VGND" 14085.9
cap "ui_in[4]" "ui_in[3]" 31.0231
cap "uio_out[1]" "uio_out[2]" 31.0231
cap "ua[1]" "VDPWR" 356.613
cap "ua[3]" "ua[4]" 768.547
cap "ui_in[0]" "rst_n" 31.0231
cap "uio_oe[6]" "uio_oe[7]" 31.0231
cap "ua[2]" "ua[4]" 879.798
cap "uio_out[0]" "uio_out[1]" 31.0231
cap "uio_in[6]" "uio_in[7]" 31.0231
cap "uio_oe[2]" "uio_oe[3]" 31.0231
cap "uio_in[6]" "uio_in[5]" 31.0231
cap "uio_out[3]" "uio_out[2]" 31.0231
cap "uo_out[1]" "uo_out[0]" 31.0231
cap "uo_out[7]" "uo_out[6]" 31.0231
cap "ua[0]" "ua[3]" 9.75233
cap "uio_out[7]" "uio_oe[0]" 31.0231
cap "uio_in[1]" "uio_in[2]" 31.0231
cap "uio_out[6]" "uio_out[7]" 31.0231
cap "ua[0]" "ua[4]" 1176.19
cap "ui_in[1]" "ui_in[0]" 31.0231
cap "ua[2]" "ua[0]" 36.8162
cap "uio_out[4]" "uio_out[3]" 31.0231
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" 21.8021
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" 0.0620506
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 23.1604
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 0.0223918
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" 8.94022
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" -22.3772
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" -0.11935
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" 15.2172
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" 0.0162593
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" 7.98238
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" 0.79076
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" 3.73393
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" 1.96324
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 13.6584
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 13.3785
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" 0.471593
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" 0.00800294
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" -0.38454
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" 0.00508958
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" 1.7753
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" 12.24
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" 0.394757
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" -0.229305
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" 12.6207
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 10.3759
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" -23.0488
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 19.9316
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" 9.95808
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "VDPWR" 0.0533821
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" -0.102825
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "VDPWR" 0.134231
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "VDPWR" 0.0194809
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" -47.219
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" -2.94645
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" 0.597877
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" 24.1418
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" 28.2244
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" 10.0338
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" 15.5213
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" -27.0795
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" 6.43872
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" 10.5811
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" -2.30757
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 10.8239
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" 5.23447
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" -0.451689
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" 11.3162
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" -21.8397
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" 12.9707
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 12.529
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "VDPWR" -4793.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9264 -2388 -1656011 -16657 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/VSUBS" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" -916.575 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48120 -4804 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "VSUBS"
merge "VSUBS" "VGND"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "ua[2]" -79.2958 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4988 -404 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" "ua[3]" -79.7875 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4756 -396 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" -260.399 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14356 -1340 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "ua[0]"
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "ua[1]" -97.0561 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5220 -412 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" -252.403 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13736 -1320 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" "ua[4]"
