// Seed: 2984604034
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  generate
    genvar id_10;
    assign id_4 = 1 == id_10;
  endgenerate
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(1 or posedge 1) begin
    id_2 = id_2 ==? id_1;
  end
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_2, id_2, id_2
  );
endmodule
