# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 15:43:04  November 21, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY derial
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:43:04  NOVEMBER 21, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_H22 -to hexout[6]
set_location_assignment PIN_J22 -to hexout[5]
set_location_assignment PIN_L25 -to hexout[4]
set_location_assignment PIN_L26 -to hexout[3]
set_location_assignment PIN_E17 -to hexout[2]
set_location_assignment PIN_F22 -to hexout[1]
set_location_assignment PIN_G18 -to hexout[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE derial.v
set_global_assignment -name VERILOG_FILE testhex.v
set_global_assignment -name VERILOG_FILE hex_to_7digit_display.v
set_location_assignment PIN_AH23 -to clock_in
set_location_assignment PIN_AG26 -to data_in
set_location_assignment PIN_E22 -to clock_out
set_location_assignment PIN_E21 -to data_out
set_location_assignment PIN_H15 -to r26_out[9]
set_location_assignment PIN_G16 -to r26_out[8]
set_location_assignment PIN_G15 -to r26_out[7]
set_location_assignment PIN_F15 -to r26_out[6]
set_location_assignment PIN_H17 -to r26_out[5]
set_location_assignment PIN_J16 -to r26_out[4]
set_location_assignment PIN_H16 -to r26_out[3]
set_location_assignment PIN_J15 -to r26_out[2]
set_location_assignment PIN_G17 -to r26_out[1]
set_location_assignment PIN_J17 -to r26_out[0]
set_location_assignment PIN_E24 -to r27_out[0]
set_location_assignment PIN_H21 -to r27_out[1]
set_location_assignment PIN_G20 -to r27_out[2]
set_location_assignment PIN_G22 -to r27_out[3]
set_location_assignment PIN_G21 -to r27_out[4]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top