# Makefile for building the "school" executable

# Compiler
CC = gcc

# Source files
SRC = main.c file1.c file2.c

# Object files
OBJ = $(SRC:.c=.o)

# Default rule to build the executable
all: $(OBJ)
	$(CC) $(OBJ) -o school

# Rule to build object files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule to remove object files and the executable
clean:
	rm -f $(OBJ) school
