<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>neural_core</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axi_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_RESET">axi_resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.O_INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>neural_core</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e2b71eaa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>neural_core</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e2b71eaa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>33e37ef3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>nc_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>be1bb969</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.pixel_width&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.pixel_width&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>pixel_width</spirit:name>
        <spirit:displayName>Pixel Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.pixel_width">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kernel_width</spirit:name>
        <spirit:displayName>Kernel Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kernel_width">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>image_width</spirit:name>
        <spirit:displayName>Image Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.image_width">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/nc_defines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/cnn_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/cnn_layer_one_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/conv_bias.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/input_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/inter_ram_to_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/inter_ram_to_max.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/max_pool.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/mux_ram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/neuron.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/pipelined_layer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/conv_and_sum.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_layer1.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_layer2.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_output_layer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_weight_buffer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fully_connected_network.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/mux_logic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/relu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/softmax.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/wsamples.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/neural_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4ad9cc43</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/nc_defines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/cnn_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/cnn_layer_one_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/conv_bias.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/input_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/inter_ram_to_conv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/inter_ram_to_max.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/max_pool.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/mux_ram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/neuron.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/pipelined_layer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/conv_and_sum.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_layer1.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_layer2.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_output_layer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fc_weight_buffer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/fully_connected_network.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/mux_logic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/relu.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/softmax.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/wsamples.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>neural_core.srcs/sources_1/new/neural_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/neural_core_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_33e37ef3</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>neural_core.srcs/sim_1/new/nc_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>nc_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Neural Core IP With AXI Stream Interface</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>pixel_width</spirit:name>
      <spirit:displayName>Pixel Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.pixel_width">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kernel_width</spirit:name>
      <spirit:displayName>Kernel Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.kernel_width">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>image_width</spirit:name>
      <spirit:displayName>Image Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.image_width">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">neural_core_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>neural_core_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-29T00:07:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2d740b_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d515c4_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37282bc9_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3c0016_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab2fa3f_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5ec128_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60eb6daf_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a15906d_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162aaea3_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9a8c8e_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7597567e_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebd8665_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddb138_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b78a587_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca92316_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5627bcfb_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515e187e_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b25aa16_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c909022_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5e656c_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374bdbab_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcdd981_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ffc18e_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456aaf7e_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b986fa2_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1ebf43_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c485f4c_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468c7c57_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289b716a_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0f81a2_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fed51cc_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86d22dc_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567e9327_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcbe58a_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184139f9_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25298b26_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7914a95b_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c50d849_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c237c5_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fa87b7_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f96c2e_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d8d5ec_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a069dd8_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1683cf93_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7f9164_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e20886a_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520e9abe_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b5a46b_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b440ea3_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f5dbc5_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eade946_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326ba2a4_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2e3f66_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15eabf0a_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e90b2b_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a19f5f_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634b179c_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d866e2_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a203f41_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c827818_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70489c5a_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f890cd_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74361c53_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c085aa_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318cc87b_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b99b404_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ff0820_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671e6d05_ARCHIVE_LOCATION">/home/mehdi/Desktop/ece532/project/stream/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e311ea_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f21aea_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36427f9c_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bf7580_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9028ff_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2b1ee4_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca03d0_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4f0d76_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6d12f4_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c1c6aa_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfc56b3_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6596763e_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c7b5ac_ARCHIVE_LOCATION">c:/Users/mousav33/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0a0392_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330fb451_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425ab9c2_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d352028_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565090fc_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d01a5ed_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3213ea20_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242d0607_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1577b561_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184dae07_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256e9ac3_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89528ef_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc3c57f_ARCHIVE_LOCATION">c:/ECE532/Project/final_demo/lenet/neural_core</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f2bcfddb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="255535c6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="77b01d51"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cf2c58fa"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cffd2f0c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
