#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG2` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG2` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec>;
#[doc = "Field `ENA_STATUS_64` reader - 0:0\\]
Enabled Status for slv_events_in\\[0\\]"]
pub type EnaStatus64R = crate::BitReader;
#[doc = "Field `ENA_STATUS_64` writer - 0:0\\]
Enabled Status for slv_events_in\\[0\\]"]
pub type EnaStatus64W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_65` reader - 1:1\\]
Enabled Status for slv_events_in\\[1\\]"]
pub type EnaStatus65R = crate::BitReader;
#[doc = "Field `ENA_STATUS_65` writer - 1:1\\]
Enabled Status for slv_events_in\\[1\\]"]
pub type EnaStatus65W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_66` reader - 2:2\\]
Enabled Status for slv_events_in\\[2\\]"]
pub type EnaStatus66R = crate::BitReader;
#[doc = "Field `ENA_STATUS_66` writer - 2:2\\]
Enabled Status for slv_events_in\\[2\\]"]
pub type EnaStatus66W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_67` reader - 3:3\\]
Enabled Status for slv_events_in\\[3\\]"]
pub type EnaStatus67R = crate::BitReader;
#[doc = "Field `ENA_STATUS_67` writer - 3:3\\]
Enabled Status for slv_events_in\\[3\\]"]
pub type EnaStatus67W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_68` reader - 4:4\\]
Enabled Status for slv_events_in\\[4\\]"]
pub type EnaStatus68R = crate::BitReader;
#[doc = "Field `ENA_STATUS_68` writer - 4:4\\]
Enabled Status for slv_events_in\\[4\\]"]
pub type EnaStatus68W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_69` reader - 5:5\\]
Enabled Status for slv_events_in\\[5\\]"]
pub type EnaStatus69R = crate::BitReader;
#[doc = "Field `ENA_STATUS_69` writer - 5:5\\]
Enabled Status for slv_events_in\\[5\\]"]
pub type EnaStatus69W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_70` reader - 6:6\\]
Enabled Status for slv_events_in\\[6\\]"]
pub type EnaStatus70R = crate::BitReader;
#[doc = "Field `ENA_STATUS_70` writer - 6:6\\]
Enabled Status for slv_events_in\\[6\\]"]
pub type EnaStatus70W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_71` reader - 7:7\\]
Enabled Status for slv_events_in\\[7\\]"]
pub type EnaStatus71R = crate::BitReader;
#[doc = "Field `ENA_STATUS_71` writer - 7:7\\]
Enabled Status for slv_events_in\\[7\\]"]
pub type EnaStatus71W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_72` reader - 8:8\\]
Enabled Status for slv_events_in\\[8\\]"]
pub type EnaStatus72R = crate::BitReader;
#[doc = "Field `ENA_STATUS_72` writer - 8:8\\]
Enabled Status for slv_events_in\\[8\\]"]
pub type EnaStatus72W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_73` reader - 9:9\\]
Enabled Status for slv_events_in\\[9\\]"]
pub type EnaStatus73R = crate::BitReader;
#[doc = "Field `ENA_STATUS_73` writer - 9:9\\]
Enabled Status for slv_events_in\\[9\\]"]
pub type EnaStatus73W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_74` reader - 10:10\\]
Enabled Status for slv_events_in\\[10\\]"]
pub type EnaStatus74R = crate::BitReader;
#[doc = "Field `ENA_STATUS_74` writer - 10:10\\]
Enabled Status for slv_events_in\\[10\\]"]
pub type EnaStatus74W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_75` reader - 11:11\\]
Enabled Status for slv_events_in\\[11\\]"]
pub type EnaStatus75R = crate::BitReader;
#[doc = "Field `ENA_STATUS_75` writer - 11:11\\]
Enabled Status for slv_events_in\\[11\\]"]
pub type EnaStatus75W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_76` reader - 12:12\\]
Enabled Status for slv_events_in\\[12\\]"]
pub type EnaStatus76R = crate::BitReader;
#[doc = "Field `ENA_STATUS_76` writer - 12:12\\]
Enabled Status for slv_events_in\\[12\\]"]
pub type EnaStatus76W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_77` reader - 13:13\\]
Enabled Status for slv_events_in\\[13\\]"]
pub type EnaStatus77R = crate::BitReader;
#[doc = "Field `ENA_STATUS_77` writer - 13:13\\]
Enabled Status for slv_events_in\\[13\\]"]
pub type EnaStatus77W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_78` reader - 14:14\\]
Enabled Status for slv_events_in\\[14\\]"]
pub type EnaStatus78R = crate::BitReader;
#[doc = "Field `ENA_STATUS_78` writer - 14:14\\]
Enabled Status for slv_events_in\\[14\\]"]
pub type EnaStatus78W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_79` reader - 15:15\\]
Enabled Status for slv_events_in\\[15\\]"]
pub type EnaStatus79R = crate::BitReader;
#[doc = "Field `ENA_STATUS_79` writer - 15:15\\]
Enabled Status for slv_events_in\\[15\\]"]
pub type EnaStatus79W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_80` reader - 16:16\\]
Enabled Status for slv_events_in\\[16\\]"]
pub type EnaStatus80R = crate::BitReader;
#[doc = "Field `ENA_STATUS_80` writer - 16:16\\]
Enabled Status for slv_events_in\\[16\\]"]
pub type EnaStatus80W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_81` reader - 17:17\\]
Enabled Status for slv_events_in\\[17\\]"]
pub type EnaStatus81R = crate::BitReader;
#[doc = "Field `ENA_STATUS_81` writer - 17:17\\]
Enabled Status for slv_events_in\\[17\\]"]
pub type EnaStatus81W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_82` reader - 18:18\\]
Enabled Status for slv_events_in\\[18\\]"]
pub type EnaStatus82R = crate::BitReader;
#[doc = "Field `ENA_STATUS_82` writer - 18:18\\]
Enabled Status for slv_events_in\\[18\\]"]
pub type EnaStatus82W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_83` reader - 19:19\\]
Enabled Status for slv_events_in\\[19\\]"]
pub type EnaStatus83R = crate::BitReader;
#[doc = "Field `ENA_STATUS_83` writer - 19:19\\]
Enabled Status for slv_events_in\\[19\\]"]
pub type EnaStatus83W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_84` reader - 20:20\\]
Enabled Status for slv_events_in\\[20\\]"]
pub type EnaStatus84R = crate::BitReader;
#[doc = "Field `ENA_STATUS_84` writer - 20:20\\]
Enabled Status for slv_events_in\\[20\\]"]
pub type EnaStatus84W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_85` reader - 21:21\\]
Enabled Status for slv_events_in\\[21\\]"]
pub type EnaStatus85R = crate::BitReader;
#[doc = "Field `ENA_STATUS_85` writer - 21:21\\]
Enabled Status for slv_events_in\\[21\\]"]
pub type EnaStatus85W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_86` reader - 22:22\\]
Enabled Status for slv_events_in\\[22\\]"]
pub type EnaStatus86R = crate::BitReader;
#[doc = "Field `ENA_STATUS_86` writer - 22:22\\]
Enabled Status for slv_events_in\\[22\\]"]
pub type EnaStatus86W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_87` reader - 23:23\\]
Enabled Status for slv_events_in\\[23\\]"]
pub type EnaStatus87R = crate::BitReader;
#[doc = "Field `ENA_STATUS_87` writer - 23:23\\]
Enabled Status for slv_events_in\\[23\\]"]
pub type EnaStatus87W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_88` reader - 24:24\\]
Enabled Status for slv_events_in\\[24\\]"]
pub type EnaStatus88R = crate::BitReader;
#[doc = "Field `ENA_STATUS_88` writer - 24:24\\]
Enabled Status for slv_events_in\\[24\\]"]
pub type EnaStatus88W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_89` reader - 25:25\\]
Enabled Status for slv_events_in\\[25\\]"]
pub type EnaStatus89R = crate::BitReader;
#[doc = "Field `ENA_STATUS_89` writer - 25:25\\]
Enabled Status for slv_events_in\\[25\\]"]
pub type EnaStatus89W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_90` reader - 26:26\\]
Enabled Status for slv_events_in\\[26\\]"]
pub type EnaStatus90R = crate::BitReader;
#[doc = "Field `ENA_STATUS_90` writer - 26:26\\]
Enabled Status for slv_events_in\\[26\\]"]
pub type EnaStatus90W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_91` reader - 27:27\\]
Enabled Status for slv_events_in\\[27\\]"]
pub type EnaStatus91R = crate::BitReader;
#[doc = "Field `ENA_STATUS_91` writer - 27:27\\]
Enabled Status for slv_events_in\\[27\\]"]
pub type EnaStatus91W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_92` reader - 28:28\\]
Enabled Status for slv_events_in\\[28\\]"]
pub type EnaStatus92R = crate::BitReader;
#[doc = "Field `ENA_STATUS_92` writer - 28:28\\]
Enabled Status for slv_events_in\\[28\\]"]
pub type EnaStatus92W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_93` reader - 29:29\\]
Enabled Status for slv_events_in\\[29\\]"]
pub type EnaStatus93R = crate::BitReader;
#[doc = "Field `ENA_STATUS_93` writer - 29:29\\]
Enabled Status for slv_events_in\\[29\\]"]
pub type EnaStatus93W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_94` reader - 30:30\\]
Enabled Status for slv_events_in\\[30\\]"]
pub type EnaStatus94R = crate::BitReader;
#[doc = "Field `ENA_STATUS_94` writer - 30:30\\]
Enabled Status for slv_events_in\\[30\\]"]
pub type EnaStatus94W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_95` reader - 31:31\\]
Enabled Status for slv_events_in\\[31\\]"]
pub type EnaStatus95R = crate::BitReader;
#[doc = "Field `ENA_STATUS_95` writer - 31:31\\]
Enabled Status for slv_events_in\\[31\\]"]
pub type EnaStatus95W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enabled Status for slv_events_in\\[0\\]"]
    #[inline(always)]
    pub fn ena_status_64(&self) -> EnaStatus64R {
        EnaStatus64R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enabled Status for slv_events_in\\[1\\]"]
    #[inline(always)]
    pub fn ena_status_65(&self) -> EnaStatus65R {
        EnaStatus65R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enabled Status for slv_events_in\\[2\\]"]
    #[inline(always)]
    pub fn ena_status_66(&self) -> EnaStatus66R {
        EnaStatus66R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enabled Status for slv_events_in\\[3\\]"]
    #[inline(always)]
    pub fn ena_status_67(&self) -> EnaStatus67R {
        EnaStatus67R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enabled Status for slv_events_in\\[4\\]"]
    #[inline(always)]
    pub fn ena_status_68(&self) -> EnaStatus68R {
        EnaStatus68R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enabled Status for slv_events_in\\[5\\]"]
    #[inline(always)]
    pub fn ena_status_69(&self) -> EnaStatus69R {
        EnaStatus69R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enabled Status for slv_events_in\\[6\\]"]
    #[inline(always)]
    pub fn ena_status_70(&self) -> EnaStatus70R {
        EnaStatus70R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enabled Status for slv_events_in\\[7\\]"]
    #[inline(always)]
    pub fn ena_status_71(&self) -> EnaStatus71R {
        EnaStatus71R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enabled Status for slv_events_in\\[8\\]"]
    #[inline(always)]
    pub fn ena_status_72(&self) -> EnaStatus72R {
        EnaStatus72R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enabled Status for slv_events_in\\[9\\]"]
    #[inline(always)]
    pub fn ena_status_73(&self) -> EnaStatus73R {
        EnaStatus73R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enabled Status for slv_events_in\\[10\\]"]
    #[inline(always)]
    pub fn ena_status_74(&self) -> EnaStatus74R {
        EnaStatus74R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enabled Status for slv_events_in\\[11\\]"]
    #[inline(always)]
    pub fn ena_status_75(&self) -> EnaStatus75R {
        EnaStatus75R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enabled Status for slv_events_in\\[12\\]"]
    #[inline(always)]
    pub fn ena_status_76(&self) -> EnaStatus76R {
        EnaStatus76R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enabled Status for slv_events_in\\[13\\]"]
    #[inline(always)]
    pub fn ena_status_77(&self) -> EnaStatus77R {
        EnaStatus77R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enabled Status for slv_events_in\\[14\\]"]
    #[inline(always)]
    pub fn ena_status_78(&self) -> EnaStatus78R {
        EnaStatus78R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enabled Status for slv_events_in\\[15\\]"]
    #[inline(always)]
    pub fn ena_status_79(&self) -> EnaStatus79R {
        EnaStatus79R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enabled Status for slv_events_in\\[16\\]"]
    #[inline(always)]
    pub fn ena_status_80(&self) -> EnaStatus80R {
        EnaStatus80R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enabled Status for slv_events_in\\[17\\]"]
    #[inline(always)]
    pub fn ena_status_81(&self) -> EnaStatus81R {
        EnaStatus81R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enabled Status for slv_events_in\\[18\\]"]
    #[inline(always)]
    pub fn ena_status_82(&self) -> EnaStatus82R {
        EnaStatus82R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enabled Status for slv_events_in\\[19\\]"]
    #[inline(always)]
    pub fn ena_status_83(&self) -> EnaStatus83R {
        EnaStatus83R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enabled Status for slv_events_in\\[20\\]"]
    #[inline(always)]
    pub fn ena_status_84(&self) -> EnaStatus84R {
        EnaStatus84R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enabled Status for slv_events_in\\[21\\]"]
    #[inline(always)]
    pub fn ena_status_85(&self) -> EnaStatus85R {
        EnaStatus85R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enabled Status for slv_events_in\\[22\\]"]
    #[inline(always)]
    pub fn ena_status_86(&self) -> EnaStatus86R {
        EnaStatus86R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enabled Status for slv_events_in\\[23\\]"]
    #[inline(always)]
    pub fn ena_status_87(&self) -> EnaStatus87R {
        EnaStatus87R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enabled Status for slv_events_in\\[24\\]"]
    #[inline(always)]
    pub fn ena_status_88(&self) -> EnaStatus88R {
        EnaStatus88R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enabled Status for slv_events_in\\[25\\]"]
    #[inline(always)]
    pub fn ena_status_89(&self) -> EnaStatus89R {
        EnaStatus89R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enabled Status for slv_events_in\\[26\\]"]
    #[inline(always)]
    pub fn ena_status_90(&self) -> EnaStatus90R {
        EnaStatus90R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enabled Status for slv_events_in\\[27\\]"]
    #[inline(always)]
    pub fn ena_status_91(&self) -> EnaStatus91R {
        EnaStatus91R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enabled Status for slv_events_in\\[28\\]"]
    #[inline(always)]
    pub fn ena_status_92(&self) -> EnaStatus92R {
        EnaStatus92R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enabled Status for slv_events_in\\[29\\]"]
    #[inline(always)]
    pub fn ena_status_93(&self) -> EnaStatus93R {
        EnaStatus93R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enabled Status for slv_events_in\\[30\\]"]
    #[inline(always)]
    pub fn ena_status_94(&self) -> EnaStatus94R {
        EnaStatus94R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enabled Status for slv_events_in\\[31\\]"]
    #[inline(always)]
    pub fn ena_status_95(&self) -> EnaStatus95R {
        EnaStatus95R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enabled Status for slv_events_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_64(&mut self) -> EnaStatus64W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus64W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enabled Status for slv_events_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_65(&mut self) -> EnaStatus65W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus65W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enabled Status for slv_events_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_66(&mut self) -> EnaStatus66W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus66W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enabled Status for slv_events_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_67(&mut self) -> EnaStatus67W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus67W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enabled Status for slv_events_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_68(&mut self) -> EnaStatus68W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus68W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enabled Status for slv_events_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_69(&mut self) -> EnaStatus69W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus69W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enabled Status for slv_events_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_70(&mut self) -> EnaStatus70W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus70W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enabled Status for slv_events_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_71(&mut self) -> EnaStatus71W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus71W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enabled Status for slv_events_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_72(&mut self) -> EnaStatus72W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus72W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enabled Status for slv_events_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_73(&mut self) -> EnaStatus73W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus73W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enabled Status for slv_events_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_74(&mut self) -> EnaStatus74W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus74W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enabled Status for slv_events_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_75(&mut self) -> EnaStatus75W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus75W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enabled Status for slv_events_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_76(&mut self) -> EnaStatus76W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus76W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enabled Status for slv_events_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_77(&mut self) -> EnaStatus77W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus77W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enabled Status for slv_events_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_78(&mut self) -> EnaStatus78W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus78W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enabled Status for slv_events_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_79(&mut self) -> EnaStatus79W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus79W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enabled Status for slv_events_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_80(&mut self) -> EnaStatus80W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus80W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enabled Status for slv_events_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_81(&mut self) -> EnaStatus81W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus81W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enabled Status for slv_events_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_82(&mut self) -> EnaStatus82W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus82W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enabled Status for slv_events_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_83(&mut self) -> EnaStatus83W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus83W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enabled Status for slv_events_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_84(&mut self) -> EnaStatus84W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus84W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enabled Status for slv_events_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_85(&mut self) -> EnaStatus85W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus85W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enabled Status for slv_events_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_86(&mut self) -> EnaStatus86W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus86W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enabled Status for slv_events_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_87(&mut self) -> EnaStatus87W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus87W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enabled Status for slv_events_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_88(&mut self) -> EnaStatus88W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus88W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enabled Status for slv_events_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_89(&mut self) -> EnaStatus89W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus89W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enabled Status for slv_events_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_90(&mut self) -> EnaStatus90W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus90W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enabled Status for slv_events_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_91(&mut self) -> EnaStatus91W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus91W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enabled Status for slv_events_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_92(&mut self) -> EnaStatus92W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus92W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enabled Status for slv_events_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_93(&mut self) -> EnaStatus93W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus93W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enabled Status for slv_events_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_94(&mut self) -> EnaStatus94W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus94W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enabled Status for slv_events_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_95(&mut self) -> EnaStatus95W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec> {
        EnaStatus95W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_ena_status_reg2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_ena_status_reg2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_ena_status_reg2::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_ena_status_reg2::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG2 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg2Spec {
    const RESET_VALUE: u32 = 0;
}
