###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Dec  2 16:36:16 2016
#  Command:           analyzeFloorplan -cong -effort medium -outfile analyze...
###############################################################
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 2822300.000000
    Core Area(um^2)           : 2559900.000000
    Chip Density (Counting Std Cells and MACROs and IOs): 46.351%
    Core Density (Counting Std Cells and MACROs)        : 51.102%
    Average utilization       : 68.791%
    Number of instance(s)     : 21333
    Number of Macro(s)        : 0
    Number of IO Pin(s)       : 1264
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
    Total wire length.        : 1.8605e+06
    Congestion (H).           : 0.000%
    Congestion (V).           : 0.238%
**********************************************************************
