m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/simulation/modelsim
Ecounter4
Z1 w1607193362
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/counter4.vhd
Z7 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/counter4.vhd
l0
L6
VV7dAj[gAU^JaW1Q=8D^Qe0
!s100 >0feFj2Sfg<E4CU6nA8>z3
Z8 OV;C;10.5b;63
31
Z9 !s110 1607640179
!i10b 1
Z10 !s108 1607640179.000000
Z11 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/counter4.vhd|
Z12 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/counter4.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
DEx4 work 8 counter4 0 22 V7dAj[gAU^JaW1Q=8D^Qe0
l19
L17
Vno^2lR?_h6Eh6bQg;I;hI2
!s100 UN^BE3J`_e:=R?AWeM^>21
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edatapath
Z15 w1607356410
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R4
R5
R0
Z17 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/datapath.vhd
Z18 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/datapath.vhd
l0
L5
V:G814AgaWLXOon4VZEXg@3
!s100 bWh36eC]^N4g6[S21Na<42
R8
31
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/datapath.vhd|
Z20 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/datapath.vhd|
!i113 1
R13
R14
Artl
R16
R4
R5
DEx4 work 8 datapath 0 22 :G814AgaWLXOon4VZEXg@3
l73
L25
Vo8;H7F6PazcCfDcQggdJ@0
!s100 z<@2F?TzU9TFfQihP1J4m1
R8
31
R9
!i10b 1
R10
R19
R20
!i113 1
R13
R14
Ehexdisp7seg
Z21 w1604397471
R4
R5
R0
Z22 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/hexdisp7seg.vhd
Z23 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/hexdisp7seg.vhd
l0
L4
V_6fma0V3mkPkO`1E;@@_d3
!s100 <Z[K78ajSkT:HQ?JHB?3H0
R8
31
R9
!i10b 1
R10
Z24 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/hexdisp7seg.vhd|
Z25 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/hexdisp7seg.vhd|
!i113 1
R13
R14
Artl
R4
R5
DEx4 work 11 hexdisp7seg 0 22 _6fma0V3mkPkO`1E;@@_d3
l13
L11
VJ]fcde4W`YLM>gj2ZKedT2
!s100 6GfBhIdh5LY;h03@Z=_fb3
R8
31
R9
!i10b 1
R10
R24
R25
!i113 1
R13
R14
Enbit_cnt
Z26 w1607533041
R16
R4
R5
R0
Z27 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_cnt.vhd
Z28 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_cnt.vhd
l0
L5
V8JPk4CG7eK4A2gK418Ddg3
!s100 kE<^ffh@cffgX:0bmAeRK1
R8
31
R9
!i10b 1
R10
Z29 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_cnt.vhd|
Z30 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_cnt.vhd|
!i113 1
R13
R14
Artl
R16
R4
R5
DEx4 work 8 nbit_cnt 0 22 8JPk4CG7eK4A2gK418Ddg3
l25
L20
VJ]:<jC64=8oM;0WHm9[_<1
!s100 j9DU`BZkkZkMi`]XlU[;Y1
R8
31
R9
!i10b 1
R10
R29
R30
!i113 1
R13
R14
Enbit_reg
Z31 w1607356061
R16
R4
R5
R0
Z32 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_reg.vhd
Z33 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_reg.vhd
l0
L5
VoWY:]ZcFa2oY;3BI2]G]Q0
!s100 2<Yo:kjlJfW6T50anzS?=1
R8
31
R9
!i10b 1
Z34 !s108 1607640178.000000
Z35 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_reg.vhd|
Z36 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_reg.vhd|
!i113 1
R13
R14
Artl
R16
R4
R5
DEx4 work 8 nbit_reg 0 22 oWY:]ZcFa2oY;3BI2]G]Q0
l20
L19
VCG3iLH`NlINhBbcK6NOja3
!s100 b6_WRz2MCRgoK3:DPQFzA3
R8
31
R9
!i10b 1
R34
R35
R36
!i113 1
R13
R14
Enbit_sr
Z37 w1607356070
R16
R4
R5
R0
Z38 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_sr.vhd
Z39 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_sr.vhd
l0
L5
VnTkmQWgo8GDnlZK=_@PLA3
!s100 UGE2c@<Q<d0YC^nSO:5j60
R8
31
Z40 !s110 1607640178
!i10b 1
R34
Z41 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_sr.vhd|
Z42 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_sr.vhd|
!i113 1
R13
R14
Artl
R16
R4
R5
DEx4 work 7 nbit_sr 0 22 nTkmQWgo8GDnlZK=_@PLA3
l22
L18
V>eNfz2WlA4IeJ7^05`I;:2
!s100 KLC;DQX>AdOR4>gX67:Il1
R8
31
R40
!i10b 1
R34
R41
R42
!i113 1
R13
R14
Esar
Z43 w1607556820
R4
R5
R0
Z44 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sar.vhd
Z45 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sar.vhd
l0
L4
VFMLj0:1`@PNc=hlXag1Sk1
!s100 ecBUFlREob[K14ENLaam<0
R8
31
R9
!i10b 1
R10
Z46 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sar.vhd|
Z47 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sar.vhd|
!i113 1
R13
R14
Astruct
R4
R5
DEx4 work 3 sar 0 22 FMLj0:1`@PNc=hlXag1Sk1
l150
L35
V2A0]A9mUNUW:zc@L@MESz2
!s100 n9?f;US];BE1Q>35Ua]D50
R8
31
R9
!i10b 1
R10
R46
R47
!i113 1
R13
R14
Esarfsm
Z48 w1607193352
R2
R3
R4
R5
R0
Z49 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sarfsm.vhd
Z50 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sarfsm.vhd
l0
L6
V]g4dCR:SLWZif`LSDW>C61
!s100 7gdBMMBCLfAaDK=>;JA2T1
R8
31
R9
!i10b 1
R10
Z51 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sarfsm.vhd|
Z52 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sarfsm.vhd|
!i113 1
R13
R14
Abehav
R2
R3
R4
R5
DEx4 work 6 sarfsm 0 22 ]g4dCR:SLWZif`LSDW>C61
l26
L21
VJ@kc0aBz?fBTIVh_<9e>Y1
!s100 V8g8ZGQDFoGdH0f=j13<`0
R8
31
R9
!i10b 1
R10
R51
R52
!i113 1
R13
R14
Etestbench
Z53 w1607364551
R4
R5
R0
Z54 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/testbench.vhd
Z55 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/testbench.vhd
l0
L4
V<aEF3i81EdX>b4MzgHhjl1
!s100 ?;Fi2HEi<1II4RT3IjQ^^2
R8
31
R9
!i10b 1
R10
Z56 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/testbench.vhd|
Z57 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/testbench.vhd|
!i113 1
R13
R14
Abehav
R4
R5
DEx4 work 9 testbench 0 22 <aEF3i81EdX>b4MzgHhjl1
l53
L7
VbLNc@^SWMPI1g`=H[2iU>0
!s100 NTIB8KgSHSZlfkP7nff3O3
R8
31
R9
!i10b 1
R10
R56
R57
!i113 1
R13
R14
Eudcnt8
Z58 w1607503536
R2
R3
R4
R5
R0
Z59 8E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/udcnt8.vhd
Z60 FE:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/udcnt8.vhd
l0
L6
V9N4h@Y_9KCnc;Ad>HJa>U3
!s100 RnB47Fi67@1D;jnZWUA912
R8
31
R40
!i10b 1
Z61 !s108 1607640177.000000
Z62 !s90 -reportprogress|300|-93|-work|work|E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/udcnt8.vhd|
Z63 !s107 E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/udcnt8.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R5
DEx4 work 6 udcnt8 0 22 9N4h@Y_9KCnc;Ad>HJa>U3
l20
L16
VKf;zo?glek0KGF<]41;LJ0
!s100 V1TJGo@el?GT]441aZ8ea3
R8
31
R40
!i10b 1
R61
R62
R63
!i113 1
R13
R14
