Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:\Users\micha\Desktop\Lab 4" --output-directory="C:\Users\micha\Desktop\Lab 4\cpu\synthesis" --file-set=QUARTUS_SYNTH --report-file="html:C:\Users\micha\Desktop\Lab 4\cpu\cpu.html" --report-file="sopcinfo:C:\Users\micha\Desktop\Lab 4\cpu.sopcinfo" --report-file="cmp:C:\Users\micha\Desktop\Lab 4\cpu\cpu.cmp" --report-file="qip:C:\Users\micha\Desktop\Lab 4\cpu\synthesis\cpu.qip" --report-file="svd:C:\Users\micha\Desktop\Lab 4\cpu\synthesis\cpu.svd" --report-file="regmap:C:\Users\micha\Desktop\Lab 4\cpu\synthesis\cpu.regmap" --report-file="xml:C:\Users\micha\Desktop\Lab 4\cpu\cpu.xml" --report-file="debuginfo:C:\Users\micha\Desktop\Lab 4\cpu\synthesis\cpu.debuginfo" --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:\Users\micha\Desktop\Lab 4\cpu.qsys" --language=VERILOG
Progress: Loading Lab 4/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 14.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module led_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid: Time stamp will be automatically updated when this component is generated.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: onchip_mem: Starting RTL generation for module 'cpu_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_mem --dir=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0001_onchip_mem_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0001_onchip_mem_gen//cpu_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'cpu_onchip_mem'
Info: onchip_mem: "cpu" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_cpu --dir=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0002_cpu_gen//cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.11.20 16:26:24 (*) Starting Nios II generation
Info: cpu: # 2016.11.20 16:26:24 (*)   Checking for plaintext license.
Info: cpu: # 2016.11.20 16:26:25 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: cpu: # 2016.11.20 16:26:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.11.20 16:26:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.11.20 16:26:25 (*)   Plaintext license not found.
Info: cpu: # 2016.11.20 16:26:25 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.11.20 16:26:26 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: cpu: # 2016.11.20 16:26:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.11.20 16:26:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.11.20 16:26:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.11.20 16:26:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.11.20 16:26:26 (*)   Creating all objects for CPU
Info: cpu: # 2016.11.20 16:26:26 (*)     Pipeline frontend
Info: cpu: # 2016.11.20 16:26:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.11.20 16:26:29 (*)   Creating encrypted RTL
Info: cpu: # 2016.11.20 16:26:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0003_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cpu_jtag_uart'
Info: jtag_uart: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64//perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'
Info: sys_clk_timer: "cpu" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "cpu" instantiated altera_avalon_sysid_qsys "sysid"
Info: led_pio: Starting RTL generation for module 'cpu_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_led_pio --dir=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0006_led_pio_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt7126_2746024873808837599.dir/0006_led_pio_gen//cpu_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'cpu_led_pio'
Info: led_pio: "cpu" instantiated altera_avalon_pio "led_pio"
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: onchip_mem_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_mem_s1_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: onchip_mem_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_mem_s1_agent"
Info: onchip_mem_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_mem_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/Users/micha/Desktop/Lab 4/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/micha/Desktop/Lab 4/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/micha/Desktop/Lab 4/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/micha/Desktop/Lab 4/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Done "cpu" with 28 modules, 46 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
