-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NTT_ntt_stage_clone is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_buf_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_0_ce0 : OUT STD_LOGIC;
    in_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_0_ce1 : OUT STD_LOGIC;
    in_buf_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_1_ce0 : OUT STD_LOGIC;
    in_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_1_ce1 : OUT STD_LOGIC;
    in_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_2_ce0 : OUT STD_LOGIC;
    in_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_2_ce1 : OUT STD_LOGIC;
    in_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_3_ce0 : OUT STD_LOGIC;
    in_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_buf_3_ce1 : OUT STD_LOGIC;
    in_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_0_ce0 : OUT STD_LOGIC;
    out_buf_0_we0 : OUT STD_LOGIC;
    out_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_0_ce1 : OUT STD_LOGIC;
    out_buf_0_we1 : OUT STD_LOGIC;
    out_buf_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_1_ce0 : OUT STD_LOGIC;
    out_buf_1_we0 : OUT STD_LOGIC;
    out_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_1_ce1 : OUT STD_LOGIC;
    out_buf_1_we1 : OUT STD_LOGIC;
    out_buf_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_2_ce0 : OUT STD_LOGIC;
    out_buf_2_we0 : OUT STD_LOGIC;
    out_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_2_ce1 : OUT STD_LOGIC;
    out_buf_2_we1 : OUT STD_LOGIC;
    out_buf_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_3_ce0 : OUT STD_LOGIC;
    out_buf_3_we0 : OUT STD_LOGIC;
    out_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_buf_3_ce1 : OUT STD_LOGIC;
    out_buf_3_we1 : OUT STD_LOGIC;
    out_buf_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    t : IN STD_LOGIC_VECTOR (9 downto 0);
    m : IN STD_LOGIC_VECTOR (8 downto 0) );
end;


architecture behav of NTT_ntt_stage_clone is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv15_4FFF : STD_LOGIC_VECTOR (14 downto 0) := "100111111111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv16_3001 : STD_LOGIC_VECTOR (15 downto 0) := "0011000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv17_1CFFF : STD_LOGIC_VECTOR (16 downto 0) := "11100111111111111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv16_CFFF : STD_LOGIC_VECTOR (15 downto 0) := "1100111111111111";
    constant ap_const_lv16_2FFF : STD_LOGIC_VECTOR (15 downto 0) := "0010111111111111";
    constant ap_const_lv30_3001 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000011000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state32_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal tmp_reg_1946 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal GMb_ce0 : STD_LOGIC;
    signal GMb_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_709 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state30_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ht_fu_713_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ht_reg_1903 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln39_fu_723_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln39_reg_1910 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln43_fu_727_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln43_reg_1923 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_reg_1931 : STD_LOGIC_VECTOR (1 downto 0);
    signal n_5_reg_1939 : STD_LOGIC_VECTOR (9 downto 0);
    signal n_5_reg_1939_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal n_5_reg_1939_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal n_5_reg_1939_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1946_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln43_fu_774_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln43_reg_1950 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_fu_777_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_reg_1956 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_reg_1956_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_reg_1956_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_reg_1956_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_6_fu_788_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_6_reg_1962 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state31_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal n_6_reg_1962_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_6_reg_1962_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_6_reg_1962_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_7_fu_798_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_7_reg_1968 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_7_reg_1968_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_7_reg_1968_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal n_7_reg_1968_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_757_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_fu_818_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_reg_1984 : STD_LOGIC_VECTOR (9 downto 0);
    signal gm_reg_1990 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln46_1_fu_831_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_1_reg_2000 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_2_fu_847_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_3_fu_851_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_3_reg_2021 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln46_fu_856_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_reg_2026 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_reg_2026_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_reg_2026_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_reg_2032 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_reg_2032_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_reg_2032_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_1_reg_2057 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_1_reg_2057_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_1_reg_2057_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_1_reg_2062 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_1_reg_2062_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_1_reg_2062_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_1_reg_2067 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_1_reg_2067_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_1_reg_2067_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_1_reg_2072 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_1_reg_2072_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_1_reg_2072_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln46_1_fu_894_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_1_reg_2077 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_1_reg_2077_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_1_reg_2077_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_1_reg_2077_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln50_3_reg_2083 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_3_reg_2083_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_3_reg_2083_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_3_reg_2108 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_3_reg_2108_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_3_reg_2108_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_3_reg_2108_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_3_reg_2113 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_3_reg_2113_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_3_reg_2113_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_3_reg_2113_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_3_reg_2118 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_3_reg_2118_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_3_reg_2118_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_3_reg_2118_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_3_reg_2123 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_3_reg_2123_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_3_reg_2123_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_3_reg_2123_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal gm_5_reg_2133 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln52_4_fu_942_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_4_reg_2148 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_4_reg_2148_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_4_reg_2148_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_5_fu_968_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_5_reg_2162 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_5_reg_2162_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_5_reg_2162_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_5_reg_2162_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_2_fu_990_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_2_reg_2171 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_2_reg_2171_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_2_reg_2171_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_2_reg_2171_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln50_4_reg_2177 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_4_reg_2177_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_4_reg_2177_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_5_reg_2202 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_5_reg_2202_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_5_reg_2202_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_5_reg_2202_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_5_reg_2207 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_5_reg_2207_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_5_reg_2207_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_5_reg_2207_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_5_reg_2212 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_5_reg_2212_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_5_reg_2212_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_5_reg_2212_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_5_reg_2217 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_5_reg_2217_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_5_reg_2217_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_5_reg_2217_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln52_6_fu_1034_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_6_reg_2232 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_6_reg_2232_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_6_reg_2232_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_6_reg_2232_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_3_fu_1056_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_3_reg_2241 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_3_reg_2241_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_3_reg_2241_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln46_3_reg_2241_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln50_5_reg_2247 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_5_reg_2247_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_5_reg_2247_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln50_5_reg_2247_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_7_reg_2272 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_7_reg_2272_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_7_reg_2272_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_0_addr_7_reg_2272_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_7_reg_2277 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_7_reg_2277_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_7_reg_2277_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_7_reg_2277_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_7_reg_2282 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_7_reg_2282_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_7_reg_2282_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_7_reg_2282_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_7_reg_2287 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_7_reg_2287_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_7_reg_2287_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_7_reg_2287_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln52_7_fu_1098_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_7_reg_2297 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_7_reg_2297_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_7_reg_2297_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln52_7_reg_2297_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1808_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_reg_2306 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_reg_2306_pp0_iter6_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1815_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_18_reg_2316 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_18_reg_2316_pp0_iter6_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1822_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_21_reg_2326 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_21_reg_2326_pp0_iter6_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1829_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_24_reg_2336 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp2_24_reg_2336_pp0_iter6_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln53_reg_2346 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln53_9_reg_2351 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln53_11_reg_2366 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_0_addr_reg_2391 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_reg_2396 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_reg_2401 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_reg_2406 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln53_13_reg_2416 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_1152_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_reg_2421 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_0_addr_2_reg_2458 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_2_reg_2463 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_2_reg_2468 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_2_reg_2473 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln67_fu_1309_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_reg_2483 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_4_fu_1315_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_4_reg_2491 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_4_reg_2498 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_buf_0_addr_4_reg_2528 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_4_reg_2533 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_4_reg_2538 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_4_reg_2543 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_5_fu_1351_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_5_reg_2548 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_5_reg_2555 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln67_4_fu_1490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_4_reg_2565 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_6_reg_2573 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln67_5_fu_1619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_5_reg_2578 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_buf_0_addr_6_reg_2606 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_1_addr_6_reg_2611 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_2_addr_6_reg_2616 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_buf_3_addr_6_reg_2621 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_6_fu_1636_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_6_reg_2626 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_6_fu_1763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_6_reg_2633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal zext_ln48_fu_813_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln48_4_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln48_5_fu_842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln52_fu_882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln52_9_fu_920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_6_fu_935_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_11_fu_1016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_13_fu_1082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_fu_1138_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_7_fu_1168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_8_fu_1337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_9_fu_1625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_01_fu_104 : STD_LOGIC_VECTOR (9 downto 0);
    signal n_8_fu_763_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln62_fu_1273_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_4_fu_1454_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_5_fu_1583_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_6_fu_1727_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_757_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_783_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_793_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_803_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln48_fu_808_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_783_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln48_1_fu_822_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_793_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln48_2_fu_838_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_803_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln46_fu_856_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln_fu_859_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln52_fu_868_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln52_fu_868_p2 : STD_LOGIC_VECTOR (9 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln52_fu_868_p2 : signal is "no";
    signal lshr_ln1_fu_872_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1778_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln52_1_fu_906_p2 : STD_LOGIC_VECTOR (9 downto 0);
    attribute use_dsp48 of add_ln52_1_fu_906_p2 : signal is "no";
    signal lshr_ln52_4_fu_910_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_946_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_946_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_972_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_972_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1788_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln52_2_fu_1002_p2 : STD_LOGIC_VECTOR (9 downto 0);
    attribute use_dsp48 of add_ln52_2_fu_1002_p2 : signal is "no";
    signal lshr_ln52_5_fu_1006_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_1038_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_1038_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1798_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln52_3_fu_1068_p2 : STD_LOGIC_VECTOR (9 downto 0);
    attribute use_dsp48 of add_ln52_3_fu_1068_p2 : signal is "no";
    signal lshr_ln52_6_fu_1072_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1102_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_1102_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1860_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln8_fu_1191_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp2_16_fu_1200_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_1210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_fu_1218_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_fu_1206_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_27_fu_1226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_8_fu_1188_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln60_fu_1236_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln60_fu_1242_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln42_8_fu_1232_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_12_fu_1246_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_14_fu_1252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_fu_1265_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_8_fu_1260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_fu_1185_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_13_fu_1283_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_fu_1289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_1301_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_fu_1297_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1869_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1878_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_19_fu_1382_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_fu_1391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_4_fu_1399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_9_fu_1387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_28_fu_1407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_10_fu_1379_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln60_9_fu_1417_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln60_4_fu_1423_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln42_10_fu_1413_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_15_fu_1427_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_1433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_4_fu_1446_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_9_fu_1441_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_9_fu_1376_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_16_fu_1464_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_fu_1470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_4_fu_1482_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_4_fu_1478_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1887_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_22_fu_1511_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_fu_1520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_5_fu_1528_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_11_fu_1516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_29_fu_1536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_12_fu_1508_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln60_11_fu_1546_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln60_5_fu_1552_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln42_12_fu_1542_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_18_fu_1556_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_fu_1562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_5_fu_1575_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_10_fu_1570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_11_fu_1505_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_19_fu_1593_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_1599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_5_fu_1611_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_5_fu_1607_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_25_fu_1655_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_1664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_6_fu_1672_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_13_fu_1660_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_30_fu_1680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_14_fu_1652_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln60_13_fu_1690_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln60_6_fu_1696_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln42_14_fu_1686_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_21_fu_1700_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_1706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_6_fu_1719_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln62_11_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln41_13_fu_1649_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_22_fu_1737_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_1743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_6_fu_1755_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln66_6_fu_1751_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1769_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1778_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1778_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1778_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1788_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1788_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1788_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1798_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1798_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1798_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1808_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1808_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1815_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1815_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1822_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1822_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1829_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1829_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1836_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1836_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1842_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1842_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1848_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1848_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1854_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1854_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1860_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1860_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1860_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1869_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1869_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1869_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1878_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1878_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1878_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1887_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1887_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1887_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter7_stage2 : STD_LOGIC;
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to8 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_370 : BOOLEAN;
    signal ap_enable_state28_pp0_iter6_stage3 : BOOLEAN;
    signal ap_enable_operation_408 : BOOLEAN;
    signal ap_enable_state29_pp0_iter7_stage0 : BOOLEAN;
    signal ap_enable_operation_442 : BOOLEAN;
    signal ap_enable_state30_pp0_iter7_stage1 : BOOLEAN;
    signal ap_enable_operation_457 : BOOLEAN;
    signal ap_enable_state31_pp0_iter7_stage2 : BOOLEAN;
    signal ap_enable_operation_480 : BOOLEAN;
    signal ap_enable_state32_pp0_iter7_stage3 : BOOLEAN;
    signal ap_enable_operation_506 : BOOLEAN;
    signal ap_enable_state33_pp0_iter8_stage0 : BOOLEAN;
    signal ap_enable_operation_534 : BOOLEAN;
    signal ap_enable_state34_pp0_iter8_stage1 : BOOLEAN;
    signal ap_enable_operation_547 : BOOLEAN;
    signal ap_enable_state35_pp0_iter8_stage2 : BOOLEAN;
    signal ap_enable_operation_372 : BOOLEAN;
    signal ap_enable_operation_410 : BOOLEAN;
    signal ap_enable_operation_444 : BOOLEAN;
    signal ap_enable_operation_459 : BOOLEAN;
    signal ap_enable_operation_482 : BOOLEAN;
    signal ap_enable_operation_508 : BOOLEAN;
    signal ap_enable_operation_536 : BOOLEAN;
    signal ap_enable_operation_549 : BOOLEAN;
    signal ap_enable_operation_374 : BOOLEAN;
    signal ap_enable_operation_412 : BOOLEAN;
    signal ap_enable_operation_446 : BOOLEAN;
    signal ap_enable_operation_461 : BOOLEAN;
    signal ap_enable_operation_484 : BOOLEAN;
    signal ap_enable_operation_510 : BOOLEAN;
    signal ap_enable_operation_538 : BOOLEAN;
    signal ap_enable_operation_551 : BOOLEAN;
    signal ap_enable_operation_376 : BOOLEAN;
    signal ap_enable_operation_414 : BOOLEAN;
    signal ap_enable_operation_448 : BOOLEAN;
    signal ap_enable_operation_463 : BOOLEAN;
    signal ap_enable_operation_486 : BOOLEAN;
    signal ap_enable_operation_512 : BOOLEAN;
    signal ap_enable_operation_540 : BOOLEAN;
    signal ap_enable_operation_553 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1778_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1778_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1788_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1788_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1798_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1808_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1808_p10 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1815_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1815_p10 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1822_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1822_p10 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1829_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1829_p10 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1860_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1860_p20 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1869_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1869_p20 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1878_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1878_p20 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1887_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1887_p20 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_757_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component NTT_udiv_10ns_9ns_10_14_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component NTT_udiv_9ns_9ns_9_13_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component NTT_mux_42_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component NTT_mac_muladd_10s_9ns_10ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component NTT_mac_muladd_9ns_9ns_9ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component NTT_mul_mul_16ns_14ns_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component NTT_mul_mul_16s_14ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component NTT_mac_muladd_16ns_14ns_30ns_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component NTT_ntt_stage_clone_GMb_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    GMb_U : component NTT_ntt_stage_clone_GMb_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => GMb_address0,
        ce0 => GMb_ce0,
        q0 => GMb_q0);

    udiv_10ns_9ns_10_14_1_U24 : component NTT_udiv_10ns_9ns_10_14_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_sig_allocacmp_n_5,
        din1 => grp_fu_757_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_757_p2);

    udiv_9ns_9ns_9_13_1_U25 : component NTT_udiv_9ns_9ns_9_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_783_p0,
        din1 => ht_reg_1903,
        ce => ap_const_logic_1,
        dout => grp_fu_783_p2);

    udiv_9ns_9ns_9_13_1_U26 : component NTT_udiv_9ns_9ns_9_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_793_p0,
        din1 => ht_reg_1903,
        ce => ap_const_logic_1,
        dout => grp_fu_793_p2);

    udiv_9ns_9ns_9_13_1_U27 : component NTT_udiv_9ns_9ns_9_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_803_p0,
        din1 => ht_reg_1903,
        ce => ap_const_logic_1,
        dout => grp_fu_803_p2);

    mux_42_16_1_1_U28 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q1,
        din1 => in_buf_1_q1,
        din2 => in_buf_2_q1,
        din3 => in_buf_3_q1,
        din4 => tmp_8_fu_946_p5,
        dout => tmp_8_fu_946_p6);

    mux_42_16_1_1_U29 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q0,
        din1 => in_buf_1_q0,
        din2 => in_buf_2_q0,
        din3 => in_buf_3_q0,
        din4 => tmp_s_fu_972_p5,
        dout => tmp_s_fu_972_p6);

    mux_42_16_1_1_U30 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q1,
        din1 => in_buf_1_q1,
        din2 => in_buf_2_q1,
        din3 => in_buf_3_q1,
        din4 => tmp_2_fu_1038_p5,
        dout => tmp_2_fu_1038_p6);

    mux_42_16_1_1_U31 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q1,
        din1 => in_buf_1_q1,
        din2 => in_buf_2_q1,
        din3 => in_buf_3_q1,
        din4 => tmp_4_fu_1102_p5,
        dout => tmp_4_fu_1102_p6);

    mux_42_16_1_1_U32 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q0,
        din1 => in_buf_1_q0,
        din2 => in_buf_2_q0,
        din3 => in_buf_3_q0,
        din4 => trunc_ln46_reg_2026_pp0_iter6_reg,
        dout => u_fu_1152_p6);

    mux_42_16_1_1_U33 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q0,
        din1 => in_buf_1_q0,
        din2 => in_buf_2_q0,
        din3 => in_buf_3_q0,
        din4 => trunc_ln46_1_reg_2077_pp0_iter6_reg,
        dout => u_4_fu_1315_p6);

    mux_42_16_1_1_U34 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q1,
        din1 => in_buf_1_q1,
        din2 => in_buf_2_q1,
        din3 => in_buf_3_q1,
        din4 => trunc_ln46_2_reg_2171_pp0_iter6_reg,
        dout => u_5_fu_1351_p6);

    mux_42_16_1_1_U35 : component NTT_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => in_buf_0_q0,
        din1 => in_buf_1_q0,
        din2 => in_buf_2_q0,
        din3 => in_buf_3_q0,
        din4 => trunc_ln46_3_reg_2241_pp0_iter7_reg,
        dout => u_6_fu_1636_p6);

    mac_muladd_10s_9ns_10ns_10_4_1_U36 : component NTT_mac_muladd_10s_9ns_10ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        din2_WIDTH => 10,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_757_p2,
        din1 => grp_fu_1769_p1,
        din2 => n_5_reg_1939_pp0_iter3_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_1769_p3);

    mac_muladd_9ns_9ns_9ns_10_4_1_U37 : component NTT_mac_muladd_9ns_9ns_9ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1778_p0,
        din1 => grp_fu_1778_p1,
        din2 => grp_fu_1778_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1778_p3);

    mac_muladd_9ns_9ns_9ns_10_4_1_U38 : component NTT_mac_muladd_9ns_9ns_9ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1788_p0,
        din1 => grp_fu_1788_p1,
        din2 => grp_fu_1788_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1788_p3);

    mac_muladd_9ns_9ns_9ns_10_4_1_U39 : component NTT_mac_muladd_9ns_9ns_9ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1798_p0,
        din1 => grp_fu_1798_p1,
        din2 => grp_fu_1798_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1798_p3);

    mul_mul_16ns_14ns_30_4_1_U40 : component NTT_mul_mul_16ns_14ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1808_p0,
        din1 => grp_fu_1808_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1808_p2);

    mul_mul_16ns_14ns_30_4_1_U41 : component NTT_mul_mul_16ns_14ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1815_p0,
        din1 => grp_fu_1815_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1815_p2);

    mul_mul_16ns_14ns_30_4_1_U42 : component NTT_mul_mul_16ns_14ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1822_p0,
        din1 => grp_fu_1822_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1822_p2);

    mul_mul_16ns_14ns_30_4_1_U43 : component NTT_mul_mul_16ns_14ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1829_p0,
        din1 => grp_fu_1829_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1829_p2);

    mul_mul_16s_14ns_16_4_1_U44 : component NTT_mul_mul_16s_14ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1836_p0,
        din1 => grp_fu_1836_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1836_p2);

    mul_mul_16s_14ns_16_4_1_U45 : component NTT_mul_mul_16s_14ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1842_p0,
        din1 => grp_fu_1842_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1842_p2);

    mul_mul_16s_14ns_16_4_1_U46 : component NTT_mul_mul_16s_14ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1848_p0,
        din1 => grp_fu_1848_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1848_p2);

    mul_mul_16s_14ns_16_4_1_U47 : component NTT_mul_mul_16s_14ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1854_p0,
        din1 => grp_fu_1854_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1854_p2);

    mac_muladd_16ns_14ns_30ns_31_4_1_U48 : component NTT_mac_muladd_16ns_14ns_30ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1860_p0,
        din1 => grp_fu_1860_p1,
        din2 => grp_fu_1860_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1860_p3);

    mac_muladd_16ns_14ns_30ns_31_4_1_U49 : component NTT_mac_muladd_16ns_14ns_30ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1869_p0,
        din1 => grp_fu_1869_p1,
        din2 => grp_fu_1869_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1869_p3);

    mac_muladd_16ns_14ns_30ns_31_4_1_U50 : component NTT_mac_muladd_16ns_14ns_30ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1878_p0,
        din1 => grp_fu_1878_p1,
        din2 => grp_fu_1878_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1878_p3);

    mac_muladd_16ns_14ns_30ns_31_4_1_U51 : component NTT_mac_muladd_16ns_14ns_30ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1887_p0,
        din1 => grp_fu_1887_p1,
        din2 => grp_fu_1887_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1887_p3);

    flow_control_loop_pipe_sequential_init_U : component NTT_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    n_01_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_749_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    n_01_fu_104 <= n_8_fu_763_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n_01_fu_104 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln48_3_reg_2021 <= add_ln48_3_fu_851_p2;
                add_ln52_7_reg_2297 <= add_ln52_7_fu_1098_p2;
                add_ln52_7_reg_2297_pp0_iter5_reg <= add_ln52_7_reg_2297;
                add_ln52_7_reg_2297_pp0_iter6_reg <= add_ln52_7_reg_2297_pp0_iter5_reg;
                add_ln52_7_reg_2297_pp0_iter7_reg <= add_ln52_7_reg_2297_pp0_iter6_reg;
                add_ln67_5_reg_2578 <= add_ln67_5_fu_1619_p2;
                add_ln67_reg_2483 <= add_ln67_fu_1309_p2;
                mul_ln53_9_reg_2351 <= grp_fu_1842_p2;
                mul_ln53_reg_2346 <= grp_fu_1836_p2;
                    n_7_reg_1968_pp0_iter1_reg(8 downto 2) <= n_7_reg_1968(8 downto 2);
                    n_7_reg_1968_pp0_iter2_reg(8 downto 2) <= n_7_reg_1968_pp0_iter1_reg(8 downto 2);
                    n_7_reg_1968_pp0_iter3_reg(8 downto 2) <= n_7_reg_1968_pp0_iter2_reg(8 downto 2);
                out_buf_0_addr_4_reg_2528 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
                out_buf_0_addr_6_reg_2606 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
                out_buf_1_addr_4_reg_2533 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
                out_buf_1_addr_6_reg_2611 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
                out_buf_2_addr_4_reg_2538 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
                out_buf_2_addr_6_reg_2616 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
                out_buf_3_addr_4_reg_2543 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
                out_buf_3_addr_6_reg_2621 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
                trunc_ln42_4_reg_2498 <= grp_fu_1869_p3(30 downto 16);
                u_4_reg_2491 <= u_4_fu_1315_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln52_4_reg_2148 <= add_ln52_4_fu_942_p2;
                add_ln52_4_reg_2148_pp0_iter5_reg <= add_ln52_4_reg_2148;
                add_ln52_4_reg_2148_pp0_iter6_reg <= add_ln52_4_reg_2148_pp0_iter5_reg;
                add_ln52_5_reg_2162 <= add_ln52_5_fu_968_p2;
                add_ln52_5_reg_2162_pp0_iter5_reg <= add_ln52_5_reg_2162;
                add_ln52_5_reg_2162_pp0_iter6_reg <= add_ln52_5_reg_2162_pp0_iter5_reg;
                add_ln52_5_reg_2162_pp0_iter7_reg <= add_ln52_5_reg_2162_pp0_iter6_reg;
                add_ln67_4_reg_2565 <= add_ln67_4_fu_1490_p2;
                add_ln67_6_reg_2633 <= add_ln67_6_fu_1763_p2;
                lshr_ln50_4_reg_2177 <= grp_fu_1788_p3(9 downto 2);
                lshr_ln50_4_reg_2177_pp0_iter5_reg <= lshr_ln50_4_reg_2177;
                lshr_ln50_4_reg_2177_pp0_iter6_reg <= lshr_ln50_4_reg_2177_pp0_iter5_reg;
                mul_ln53_13_reg_2416 <= grp_fu_1854_p2;
                    n_reg_1956_pp0_iter1_reg(8 downto 1) <= n_reg_1956(8 downto 1);
                    n_reg_1956_pp0_iter2_reg(8 downto 1) <= n_reg_1956_pp0_iter1_reg(8 downto 1);
                    n_reg_1956_pp0_iter3_reg(8 downto 1) <= n_reg_1956_pp0_iter2_reg(8 downto 1);
                out_buf_0_addr_5_reg_2202 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
                out_buf_0_addr_5_reg_2202_pp0_iter5_reg <= out_buf_0_addr_5_reg_2202;
                out_buf_0_addr_5_reg_2202_pp0_iter6_reg <= out_buf_0_addr_5_reg_2202_pp0_iter5_reg;
                out_buf_0_addr_5_reg_2202_pp0_iter7_reg <= out_buf_0_addr_5_reg_2202_pp0_iter6_reg;
                out_buf_0_addr_reg_2391 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
                out_buf_1_addr_5_reg_2207 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
                out_buf_1_addr_5_reg_2207_pp0_iter5_reg <= out_buf_1_addr_5_reg_2207;
                out_buf_1_addr_5_reg_2207_pp0_iter6_reg <= out_buf_1_addr_5_reg_2207_pp0_iter5_reg;
                out_buf_1_addr_5_reg_2207_pp0_iter7_reg <= out_buf_1_addr_5_reg_2207_pp0_iter6_reg;
                out_buf_1_addr_reg_2396 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
                out_buf_2_addr_5_reg_2212 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
                out_buf_2_addr_5_reg_2212_pp0_iter5_reg <= out_buf_2_addr_5_reg_2212;
                out_buf_2_addr_5_reg_2212_pp0_iter6_reg <= out_buf_2_addr_5_reg_2212_pp0_iter5_reg;
                out_buf_2_addr_5_reg_2212_pp0_iter7_reg <= out_buf_2_addr_5_reg_2212_pp0_iter6_reg;
                out_buf_2_addr_reg_2401 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
                out_buf_3_addr_5_reg_2217 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
                out_buf_3_addr_5_reg_2217_pp0_iter5_reg <= out_buf_3_addr_5_reg_2217;
                out_buf_3_addr_5_reg_2217_pp0_iter6_reg <= out_buf_3_addr_5_reg_2217_pp0_iter5_reg;
                out_buf_3_addr_5_reg_2217_pp0_iter7_reg <= out_buf_3_addr_5_reg_2217_pp0_iter6_reg;
                out_buf_3_addr_reg_2406 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
                tmp2_21_reg_2326 <= grp_fu_1822_p2;
                tmp2_21_reg_2326_pp0_iter6_reg <= tmp2_21_reg_2326;
                trunc_ln42_6_reg_2573 <= grp_fu_1887_p3(30 downto 16);
                trunc_ln46_2_reg_2171 <= trunc_ln46_2_fu_990_p1;
                trunc_ln46_2_reg_2171_pp0_iter5_reg <= trunc_ln46_2_reg_2171;
                trunc_ln46_2_reg_2171_pp0_iter6_reg <= trunc_ln46_2_reg_2171_pp0_iter5_reg;
                trunc_ln46_2_reg_2171_pp0_iter7_reg <= trunc_ln46_2_reg_2171_pp0_iter6_reg;
                    zext_ln46_reg_1984(8 downto 0) <= zext_ln46_fu_818_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln52_6_reg_2232 <= add_ln52_6_fu_1034_p2;
                add_ln52_6_reg_2232_pp0_iter5_reg <= add_ln52_6_reg_2232;
                add_ln52_6_reg_2232_pp0_iter6_reg <= add_ln52_6_reg_2232_pp0_iter5_reg;
                add_ln52_6_reg_2232_pp0_iter7_reg <= add_ln52_6_reg_2232_pp0_iter6_reg;
                lshr_ln50_5_reg_2247 <= grp_fu_1798_p3(9 downto 2);
                lshr_ln50_5_reg_2247_pp0_iter5_reg <= lshr_ln50_5_reg_2247;
                lshr_ln50_5_reg_2247_pp0_iter6_reg <= lshr_ln50_5_reg_2247_pp0_iter5_reg;
                lshr_ln50_5_reg_2247_pp0_iter7_reg <= lshr_ln50_5_reg_2247_pp0_iter6_reg;
                    n_6_reg_1962_pp0_iter1_reg(0) <= n_6_reg_1962(0);    n_6_reg_1962_pp0_iter1_reg(8 downto 2) <= n_6_reg_1962(8 downto 2);
                    n_6_reg_1962_pp0_iter2_reg(0) <= n_6_reg_1962_pp0_iter1_reg(0);    n_6_reg_1962_pp0_iter2_reg(8 downto 2) <= n_6_reg_1962_pp0_iter1_reg(8 downto 2);
                    n_6_reg_1962_pp0_iter3_reg(0) <= n_6_reg_1962_pp0_iter2_reg(0);    n_6_reg_1962_pp0_iter3_reg(8 downto 2) <= n_6_reg_1962_pp0_iter2_reg(8 downto 2);
                out_buf_0_addr_2_reg_2458 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
                out_buf_0_addr_7_reg_2272 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
                out_buf_0_addr_7_reg_2272_pp0_iter5_reg <= out_buf_0_addr_7_reg_2272;
                out_buf_0_addr_7_reg_2272_pp0_iter6_reg <= out_buf_0_addr_7_reg_2272_pp0_iter5_reg;
                out_buf_0_addr_7_reg_2272_pp0_iter7_reg <= out_buf_0_addr_7_reg_2272_pp0_iter6_reg;
                out_buf_1_addr_2_reg_2463 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
                out_buf_1_addr_7_reg_2277 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
                out_buf_1_addr_7_reg_2277_pp0_iter5_reg <= out_buf_1_addr_7_reg_2277;
                out_buf_1_addr_7_reg_2277_pp0_iter6_reg <= out_buf_1_addr_7_reg_2277_pp0_iter5_reg;
                out_buf_1_addr_7_reg_2277_pp0_iter7_reg <= out_buf_1_addr_7_reg_2277_pp0_iter6_reg;
                out_buf_2_addr_2_reg_2468 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
                out_buf_2_addr_7_reg_2282 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
                out_buf_2_addr_7_reg_2282_pp0_iter5_reg <= out_buf_2_addr_7_reg_2282;
                out_buf_2_addr_7_reg_2282_pp0_iter6_reg <= out_buf_2_addr_7_reg_2282_pp0_iter5_reg;
                out_buf_2_addr_7_reg_2282_pp0_iter7_reg <= out_buf_2_addr_7_reg_2282_pp0_iter6_reg;
                out_buf_3_addr_2_reg_2473 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
                out_buf_3_addr_7_reg_2287 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
                out_buf_3_addr_7_reg_2287_pp0_iter5_reg <= out_buf_3_addr_7_reg_2287;
                out_buf_3_addr_7_reg_2287_pp0_iter6_reg <= out_buf_3_addr_7_reg_2287_pp0_iter5_reg;
                out_buf_3_addr_7_reg_2287_pp0_iter7_reg <= out_buf_3_addr_7_reg_2287_pp0_iter6_reg;
                tmp2_24_reg_2336 <= grp_fu_1829_p2;
                tmp2_24_reg_2336_pp0_iter6_reg <= tmp2_24_reg_2336;
                trunc_ln46_3_reg_2241 <= trunc_ln46_3_fu_1056_p1;
                trunc_ln46_3_reg_2241_pp0_iter5_reg <= trunc_ln46_3_reg_2241;
                trunc_ln46_3_reg_2241_pp0_iter6_reg <= trunc_ln46_3_reg_2241_pp0_iter5_reg;
                trunc_ln46_3_reg_2241_pp0_iter7_reg <= trunc_ln46_3_reg_2241_pp0_iter6_reg;
                u_reg_2421 <= u_fu_1152_p6;
                    zext_ln46_1_reg_2000(8 downto 0) <= zext_ln46_1_fu_831_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                gm_5_reg_2133 <= GMb_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                gm_reg_1990 <= GMb_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ht_reg_1903 <= t(9 downto 1);
                lshr_ln50_3_reg_2083 <= grp_fu_1778_p3(9 downto 2);
                lshr_ln50_3_reg_2083_pp0_iter5_reg <= lshr_ln50_3_reg_2083;
                lshr_ln50_3_reg_2083_pp0_iter6_reg <= lshr_ln50_3_reg_2083_pp0_iter5_reg;
                lshr_ln_reg_2032 <= lshr_ln_fu_859_p1(9 downto 2);
                lshr_ln_reg_2032_pp0_iter5_reg <= lshr_ln_reg_2032;
                lshr_ln_reg_2032_pp0_iter6_reg <= lshr_ln_reg_2032_pp0_iter5_reg;
                mul_ln53_11_reg_2366 <= grp_fu_1848_p2;
                n_5_reg_1939 <= ap_sig_allocacmp_n_5;
                n_5_reg_1939_pp0_iter1_reg <= n_5_reg_1939;
                n_5_reg_1939_pp0_iter2_reg <= n_5_reg_1939_pp0_iter1_reg;
                n_5_reg_1939_pp0_iter3_reg <= n_5_reg_1939_pp0_iter2_reg;
                out_buf_0_addr_1_reg_2057 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
                out_buf_0_addr_1_reg_2057_pp0_iter5_reg <= out_buf_0_addr_1_reg_2057;
                out_buf_0_addr_1_reg_2057_pp0_iter6_reg <= out_buf_0_addr_1_reg_2057_pp0_iter5_reg;
                out_buf_0_addr_3_reg_2108 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
                out_buf_0_addr_3_reg_2108_pp0_iter5_reg <= out_buf_0_addr_3_reg_2108;
                out_buf_0_addr_3_reg_2108_pp0_iter6_reg <= out_buf_0_addr_3_reg_2108_pp0_iter5_reg;
                out_buf_0_addr_3_reg_2108_pp0_iter7_reg <= out_buf_0_addr_3_reg_2108_pp0_iter6_reg;
                out_buf_1_addr_1_reg_2062 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
                out_buf_1_addr_1_reg_2062_pp0_iter5_reg <= out_buf_1_addr_1_reg_2062;
                out_buf_1_addr_1_reg_2062_pp0_iter6_reg <= out_buf_1_addr_1_reg_2062_pp0_iter5_reg;
                out_buf_1_addr_3_reg_2113 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
                out_buf_1_addr_3_reg_2113_pp0_iter5_reg <= out_buf_1_addr_3_reg_2113;
                out_buf_1_addr_3_reg_2113_pp0_iter6_reg <= out_buf_1_addr_3_reg_2113_pp0_iter5_reg;
                out_buf_1_addr_3_reg_2113_pp0_iter7_reg <= out_buf_1_addr_3_reg_2113_pp0_iter6_reg;
                out_buf_2_addr_1_reg_2067 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
                out_buf_2_addr_1_reg_2067_pp0_iter5_reg <= out_buf_2_addr_1_reg_2067;
                out_buf_2_addr_1_reg_2067_pp0_iter6_reg <= out_buf_2_addr_1_reg_2067_pp0_iter5_reg;
                out_buf_2_addr_3_reg_2118 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
                out_buf_2_addr_3_reg_2118_pp0_iter5_reg <= out_buf_2_addr_3_reg_2118;
                out_buf_2_addr_3_reg_2118_pp0_iter6_reg <= out_buf_2_addr_3_reg_2118_pp0_iter5_reg;
                out_buf_2_addr_3_reg_2118_pp0_iter7_reg <= out_buf_2_addr_3_reg_2118_pp0_iter6_reg;
                out_buf_3_addr_1_reg_2072 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
                out_buf_3_addr_1_reg_2072_pp0_iter5_reg <= out_buf_3_addr_1_reg_2072;
                out_buf_3_addr_1_reg_2072_pp0_iter6_reg <= out_buf_3_addr_1_reg_2072_pp0_iter5_reg;
                out_buf_3_addr_3_reg_2123 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
                out_buf_3_addr_3_reg_2123_pp0_iter5_reg <= out_buf_3_addr_3_reg_2123;
                out_buf_3_addr_3_reg_2123_pp0_iter6_reg <= out_buf_3_addr_3_reg_2123_pp0_iter5_reg;
                out_buf_3_addr_3_reg_2123_pp0_iter7_reg <= out_buf_3_addr_3_reg_2123_pp0_iter6_reg;
                tmp2_18_reg_2316 <= grp_fu_1815_p2;
                tmp2_18_reg_2316_pp0_iter6_reg <= tmp2_18_reg_2316;
                tmp2_reg_2306 <= grp_fu_1808_p2;
                tmp2_reg_2306_pp0_iter6_reg <= tmp2_reg_2306;
                tmp_reg_1946 <= ap_sig_allocacmp_n_5(9 downto 9);
                tmp_reg_1946_pp0_iter1_reg <= tmp_reg_1946;
                tmp_reg_1946_pp0_iter2_reg <= tmp_reg_1946_pp0_iter1_reg;
                tmp_reg_1946_pp0_iter3_reg <= tmp_reg_1946_pp0_iter2_reg;
                tmp_reg_1946_pp0_iter4_reg <= tmp_reg_1946_pp0_iter3_reg;
                tmp_reg_1946_pp0_iter5_reg <= tmp_reg_1946_pp0_iter4_reg;
                tmp_reg_1946_pp0_iter6_reg <= tmp_reg_1946_pp0_iter5_reg;
                tmp_reg_1946_pp0_iter7_reg <= tmp_reg_1946_pp0_iter6_reg;
                trunc_ln42_5_reg_2555 <= grp_fu_1878_p3(30 downto 16);
                trunc_ln46_1_reg_2077 <= trunc_ln46_1_fu_894_p1;
                trunc_ln46_1_reg_2077_pp0_iter5_reg <= trunc_ln46_1_reg_2077;
                trunc_ln46_1_reg_2077_pp0_iter6_reg <= trunc_ln46_1_reg_2077_pp0_iter5_reg;
                trunc_ln46_1_reg_2077_pp0_iter7_reg <= trunc_ln46_1_reg_2077_pp0_iter6_reg;
                trunc_ln46_reg_2026 <= trunc_ln46_fu_856_p1;
                trunc_ln46_reg_2026_pp0_iter5_reg <= trunc_ln46_reg_2026;
                trunc_ln46_reg_2026_pp0_iter6_reg <= trunc_ln46_reg_2026_pp0_iter5_reg;
                trunc_ln_reg_1931 <= t(2 downto 1);
                u_5_reg_2548 <= u_5_fu_1351_p6;
                u_6_reg_2626 <= u_6_fu_1636_p6;
                    zext_ln39_reg_1910(8 downto 0) <= zext_ln39_fu_723_p1(8 downto 0);
                    zext_ln43_reg_1923(8 downto 0) <= zext_ln43_fu_727_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    n_6_reg_1962(0) <= n_6_fu_788_p2(0);    n_6_reg_1962(8 downto 2) <= n_6_fu_788_p2(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    n_7_reg_1968(8 downto 2) <= n_7_fu_798_p2(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    n_reg_1956(8 downto 1) <= n_fu_777_p2(8 downto 1);
                trunc_ln43_reg_1950 <= trunc_ln43_fu_774_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_709 <= GMb_q0;
            end if;
        end if;
    end process;
    zext_ln39_reg_1910(9) <= '0';
    zext_ln43_reg_1923(9) <= '0';
    n_reg_1956(0) <= '1';
    n_reg_1956_pp0_iter1_reg(0) <= '1';
    n_reg_1956_pp0_iter2_reg(0) <= '1';
    n_reg_1956_pp0_iter3_reg(0) <= '1';
    n_6_reg_1962(1) <= '1';
    n_6_reg_1962_pp0_iter1_reg(1) <= '1';
    n_6_reg_1962_pp0_iter2_reg(1) <= '1';
    n_6_reg_1962_pp0_iter3_reg(1) <= '1';
    n_7_reg_1968(1 downto 0) <= "11";
    n_7_reg_1968_pp0_iter1_reg(1 downto 0) <= "11";
    n_7_reg_1968_pp0_iter2_reg(1 downto 0) <= "11";
    n_7_reg_1968_pp0_iter3_reg(1 downto 0) <= "11";
    zext_ln46_reg_1984(9) <= '0';
    zext_ln46_1_reg_2000(9) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter7_stage2, ap_idle_pp0_0to6, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to8, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to8 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage2) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    GMb_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, zext_ln48_fu_813_p1, ap_block_pp0_stage1, zext_ln48_4_fu_826_p1, ap_block_pp0_stage2, zext_ln48_5_fu_842_p1, ap_block_pp0_stage3, ap_block_pp0_stage0, zext_ln48_6_fu_935_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            GMb_address0 <= zext_ln48_6_fu_935_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            GMb_address0 <= zext_ln48_5_fu_842_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            GMb_address0 <= zext_ln48_4_fu_826_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            GMb_address0 <= zext_ln48_fu_813_p1(10 - 1 downto 0);
        else 
            GMb_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    GMb_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            GMb_ce0 <= ap_const_logic_1;
        else 
            GMb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln48_1_fu_822_p2 <= std_logic_vector(unsigned(zext_ln46_reg_1984) + unsigned(zext_ln43_reg_1923));
    add_ln48_2_fu_838_p2 <= std_logic_vector(unsigned(zext_ln46_1_reg_2000) + unsigned(zext_ln43_reg_1923));
    add_ln48_3_fu_851_p2 <= std_logic_vector(unsigned(zext_ln46_2_fu_847_p1) + unsigned(zext_ln43_reg_1923));
    add_ln48_fu_808_p2 <= std_logic_vector(signed(grp_fu_757_p2) + signed(zext_ln43_reg_1923));
    add_ln52_1_fu_906_p2 <= std_logic_vector(unsigned(grp_fu_1778_p3) + unsigned(zext_ln39_reg_1910));
    add_ln52_2_fu_1002_p2 <= std_logic_vector(unsigned(grp_fu_1788_p3) + unsigned(zext_ln39_reg_1910));
    add_ln52_3_fu_1068_p2 <= std_logic_vector(unsigned(grp_fu_1798_p3) + unsigned(zext_ln39_reg_1910));
    add_ln52_4_fu_942_p2 <= std_logic_vector(unsigned(trunc_ln46_reg_2026) + unsigned(trunc_ln_reg_1931));
    add_ln52_5_fu_968_p2 <= std_logic_vector(unsigned(trunc_ln46_1_reg_2077) + unsigned(trunc_ln_reg_1931));
    add_ln52_6_fu_1034_p2 <= std_logic_vector(unsigned(trunc_ln46_2_reg_2171) + unsigned(trunc_ln_reg_1931));
    add_ln52_7_fu_1098_p2 <= std_logic_vector(unsigned(trunc_ln46_3_reg_2241) + unsigned(trunc_ln_reg_1931));
    add_ln52_fu_868_p0 <= grp_fu_1769_p3;
    add_ln52_fu_868_p2 <= std_logic_vector(signed(add_ln52_fu_868_p0) + signed(zext_ln39_reg_1910));
    add_ln60_11_fu_1546_p2 <= std_logic_vector(unsigned(zext_ln41_12_fu_1508_p1) + unsigned(ap_const_lv17_1CFFF));
    add_ln60_13_fu_1690_p2 <= std_logic_vector(unsigned(zext_ln41_14_fu_1652_p1) + unsigned(ap_const_lv17_1CFFF));
    add_ln60_9_fu_1417_p2 <= std_logic_vector(unsigned(zext_ln41_10_fu_1379_p1) + unsigned(ap_const_lv17_1CFFF));
    add_ln60_fu_1236_p2 <= std_logic_vector(unsigned(zext_ln41_8_fu_1188_p1) + unsigned(ap_const_lv17_1CFFF));
    add_ln62_10_fu_1570_p2 <= std_logic_vector(signed(tmp2_29_fu_1536_p2) + signed(u_5_reg_2548));
    add_ln62_11_fu_1714_p2 <= std_logic_vector(signed(tmp2_30_fu_1680_p2) + signed(u_6_reg_2626));
    add_ln62_4_fu_1454_p2 <= std_logic_vector(unsigned(select_ln62_4_fu_1446_p3) + unsigned(add_ln62_9_fu_1441_p2));
    add_ln62_5_fu_1583_p2 <= std_logic_vector(unsigned(select_ln62_5_fu_1575_p3) + unsigned(add_ln62_10_fu_1570_p2));
    add_ln62_6_fu_1727_p2 <= std_logic_vector(unsigned(select_ln62_6_fu_1719_p3) + unsigned(add_ln62_11_fu_1714_p2));
    add_ln62_8_fu_1260_p2 <= std_logic_vector(signed(tmp2_27_fu_1226_p2) + signed(u_reg_2421));
    add_ln62_9_fu_1441_p2 <= std_logic_vector(signed(tmp2_28_fu_1407_p2) + signed(u_4_reg_2491));
    add_ln62_fu_1273_p2 <= std_logic_vector(unsigned(select_ln62_fu_1265_p3) + unsigned(add_ln62_8_fu_1260_p2));
    add_ln67_4_fu_1490_p2 <= std_logic_vector(unsigned(select_ln67_4_fu_1482_p3) + unsigned(trunc_ln66_4_fu_1478_p1));
    add_ln67_5_fu_1619_p2 <= std_logic_vector(unsigned(select_ln67_5_fu_1611_p3) + unsigned(trunc_ln66_5_fu_1607_p1));
    add_ln67_6_fu_1763_p2 <= std_logic_vector(unsigned(select_ln67_6_fu_1755_p3) + unsigned(trunc_ln66_6_fu_1751_p1));
    add_ln67_fu_1309_p2 <= std_logic_vector(unsigned(select_ln67_fu_1301_p3) + unsigned(trunc_ln66_fu_1297_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage3 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage3_subdone)) or ((ap_ST_fsm_pp0_stage2 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage2_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)) or ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, tmp_reg_1946)
    begin
        if (((tmp_reg_1946 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter7_stage2_assign_proc : process(ap_enable_reg_pp0_iter7, tmp_reg_1946_pp0_iter7_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (tmp_reg_1946_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter7_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter7_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_370_assign_proc : process(trunc_ln46_reg_2026_pp0_iter6_reg)
    begin
                ap_enable_operation_370 <= (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_2);
    end process;


    ap_enable_operation_372_assign_proc : process(trunc_ln46_reg_2026_pp0_iter6_reg)
    begin
                ap_enable_operation_372 <= (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_1);
    end process;


    ap_enable_operation_374_assign_proc : process(trunc_ln46_reg_2026_pp0_iter6_reg)
    begin
                ap_enable_operation_374 <= (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_0);
    end process;


    ap_enable_operation_376_assign_proc : process(trunc_ln46_reg_2026_pp0_iter6_reg)
    begin
                ap_enable_operation_376 <= (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_3);
    end process;


    ap_enable_operation_408_assign_proc : process(add_ln52_4_reg_2148_pp0_iter6_reg)
    begin
                ap_enable_operation_408 <= (ap_const_lv2_2 = add_ln52_4_reg_2148_pp0_iter6_reg);
    end process;


    ap_enable_operation_410_assign_proc : process(add_ln52_4_reg_2148_pp0_iter6_reg)
    begin
                ap_enable_operation_410 <= (ap_const_lv2_1 = add_ln52_4_reg_2148_pp0_iter6_reg);
    end process;


    ap_enable_operation_412_assign_proc : process(add_ln52_4_reg_2148_pp0_iter6_reg)
    begin
                ap_enable_operation_412 <= (ap_const_lv2_0 = add_ln52_4_reg_2148_pp0_iter6_reg);
    end process;


    ap_enable_operation_414_assign_proc : process(add_ln52_4_reg_2148_pp0_iter6_reg)
    begin
                ap_enable_operation_414 <= (ap_const_lv2_3 = add_ln52_4_reg_2148_pp0_iter6_reg);
    end process;


    ap_enable_operation_442_assign_proc : process(trunc_ln46_1_reg_2077_pp0_iter7_reg)
    begin
                ap_enable_operation_442 <= (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_2);
    end process;


    ap_enable_operation_444_assign_proc : process(trunc_ln46_1_reg_2077_pp0_iter7_reg)
    begin
                ap_enable_operation_444 <= (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_1);
    end process;


    ap_enable_operation_446_assign_proc : process(trunc_ln46_1_reg_2077_pp0_iter7_reg)
    begin
                ap_enable_operation_446 <= (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_0);
    end process;


    ap_enable_operation_448_assign_proc : process(trunc_ln46_1_reg_2077_pp0_iter7_reg)
    begin
                ap_enable_operation_448 <= (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_3);
    end process;


    ap_enable_operation_457_assign_proc : process(add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
                ap_enable_operation_457 <= (ap_const_lv2_2 = add_ln52_5_reg_2162_pp0_iter7_reg);
    end process;


    ap_enable_operation_459_assign_proc : process(add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
                ap_enable_operation_459 <= (ap_const_lv2_1 = add_ln52_5_reg_2162_pp0_iter7_reg);
    end process;


    ap_enable_operation_461_assign_proc : process(add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
                ap_enable_operation_461 <= (ap_const_lv2_0 = add_ln52_5_reg_2162_pp0_iter7_reg);
    end process;


    ap_enable_operation_463_assign_proc : process(add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
                ap_enable_operation_463 <= (ap_const_lv2_3 = add_ln52_5_reg_2162_pp0_iter7_reg);
    end process;


    ap_enable_operation_480_assign_proc : process(trunc_ln46_2_reg_2171_pp0_iter7_reg)
    begin
                ap_enable_operation_480 <= (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_2);
    end process;


    ap_enable_operation_482_assign_proc : process(trunc_ln46_2_reg_2171_pp0_iter7_reg)
    begin
                ap_enable_operation_482 <= (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_1);
    end process;


    ap_enable_operation_484_assign_proc : process(trunc_ln46_2_reg_2171_pp0_iter7_reg)
    begin
                ap_enable_operation_484 <= (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_0);
    end process;


    ap_enable_operation_486_assign_proc : process(trunc_ln46_2_reg_2171_pp0_iter7_reg)
    begin
                ap_enable_operation_486 <= (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_3);
    end process;


    ap_enable_operation_506_assign_proc : process(add_ln52_6_reg_2232_pp0_iter7_reg)
    begin
                ap_enable_operation_506 <= (ap_const_lv2_2 = add_ln52_6_reg_2232_pp0_iter7_reg);
    end process;


    ap_enable_operation_508_assign_proc : process(add_ln52_6_reg_2232_pp0_iter7_reg)
    begin
                ap_enable_operation_508 <= (ap_const_lv2_1 = add_ln52_6_reg_2232_pp0_iter7_reg);
    end process;


    ap_enable_operation_510_assign_proc : process(add_ln52_6_reg_2232_pp0_iter7_reg)
    begin
                ap_enable_operation_510 <= (ap_const_lv2_0 = add_ln52_6_reg_2232_pp0_iter7_reg);
    end process;


    ap_enable_operation_512_assign_proc : process(add_ln52_6_reg_2232_pp0_iter7_reg)
    begin
                ap_enable_operation_512 <= (ap_const_lv2_3 = add_ln52_6_reg_2232_pp0_iter7_reg);
    end process;


    ap_enable_operation_534_assign_proc : process(trunc_ln46_3_reg_2241_pp0_iter7_reg)
    begin
                ap_enable_operation_534 <= (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_2);
    end process;


    ap_enable_operation_536_assign_proc : process(trunc_ln46_3_reg_2241_pp0_iter7_reg)
    begin
                ap_enable_operation_536 <= (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_1);
    end process;


    ap_enable_operation_538_assign_proc : process(trunc_ln46_3_reg_2241_pp0_iter7_reg)
    begin
                ap_enable_operation_538 <= (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_0);
    end process;


    ap_enable_operation_540_assign_proc : process(trunc_ln46_3_reg_2241_pp0_iter7_reg)
    begin
                ap_enable_operation_540 <= (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_3);
    end process;


    ap_enable_operation_547_assign_proc : process(add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
                ap_enable_operation_547 <= (ap_const_lv2_2 = add_ln52_7_reg_2297_pp0_iter7_reg);
    end process;


    ap_enable_operation_549_assign_proc : process(add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
                ap_enable_operation_549 <= (ap_const_lv2_1 = add_ln52_7_reg_2297_pp0_iter7_reg);
    end process;


    ap_enable_operation_551_assign_proc : process(add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
                ap_enable_operation_551 <= (ap_const_lv2_0 = add_ln52_7_reg_2297_pp0_iter7_reg);
    end process;


    ap_enable_operation_553_assign_proc : process(add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
                ap_enable_operation_553 <= (ap_const_lv2_3 = add_ln52_7_reg_2297_pp0_iter7_reg);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_enable_state28_pp0_iter6_stage3_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3)
    begin
                ap_enable_state28_pp0_iter6_stage3 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_enable_state29_pp0_iter7_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7)
    begin
                ap_enable_state29_pp0_iter7_stage0 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state30_pp0_iter7_stage1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1)
    begin
                ap_enable_state30_pp0_iter7_stage1 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state31_pp0_iter7_stage2_assign_proc : process(ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage2)
    begin
                ap_enable_state31_pp0_iter7_stage2 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_enable_state32_pp0_iter7_stage3_assign_proc : process(ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3)
    begin
                ap_enable_state32_pp0_iter7_stage3 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_enable_state33_pp0_iter8_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8)
    begin
                ap_enable_state33_pp0_iter8_stage0 <= ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state34_pp0_iter8_stage1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1)
    begin
                ap_enable_state34_pp0_iter8_stage1 <= ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state35_pp0_iter8_stage2_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage2)
    begin
                ap_enable_state35_pp0_iter8_stage2 <= ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to8 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_n_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n_01_fu_104, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_n_5 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_n_5 <= n_01_fu_104;
        end if; 
    end process;

    grp_fu_1769_p1 <= zext_ln39_reg_1910(9 - 1 downto 0);
    grp_fu_1778_p0 <= zext_ln39_reg_1910(9 - 1 downto 0);
    grp_fu_1778_p1 <= grp_fu_1778_p10(9 - 1 downto 0);
    grp_fu_1778_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_783_p2),10));
    grp_fu_1778_p2 <= grp_fu_1778_p20(9 - 1 downto 0);
    grp_fu_1778_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_reg_1956_pp0_iter3_reg),10));
    grp_fu_1788_p0 <= zext_ln39_reg_1910(9 - 1 downto 0);
    grp_fu_1788_p1 <= grp_fu_1788_p10(9 - 1 downto 0);
    grp_fu_1788_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_793_p2),10));
    grp_fu_1788_p2 <= grp_fu_1788_p20(9 - 1 downto 0);
    grp_fu_1788_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_6_reg_1962_pp0_iter3_reg),10));
    grp_fu_1798_p0 <= zext_ln39_reg_1910(9 - 1 downto 0);
    grp_fu_1798_p1 <= zext_ln46_2_fu_847_p1(9 - 1 downto 0);
    grp_fu_1798_p2 <= grp_fu_1798_p20(9 - 1 downto 0);
    grp_fu_1798_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_7_reg_1968_pp0_iter3_reg),10));
    grp_fu_1808_p0 <= grp_fu_1808_p00(16 - 1 downto 0);
    grp_fu_1808_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_946_p6),30));
    grp_fu_1808_p1 <= grp_fu_1808_p10(14 - 1 downto 0);
    grp_fu_1808_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gm_reg_1990),30));
    grp_fu_1815_p0 <= grp_fu_1815_p00(16 - 1 downto 0);
    grp_fu_1815_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_972_p6),30));
    grp_fu_1815_p1 <= grp_fu_1815_p10(14 - 1 downto 0);
    grp_fu_1815_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_709),30));
    grp_fu_1822_p0 <= grp_fu_1822_p00(16 - 1 downto 0);
    grp_fu_1822_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1038_p6),30));
    grp_fu_1822_p1 <= grp_fu_1822_p10(14 - 1 downto 0);
    grp_fu_1822_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gm_5_reg_2133),30));
    grp_fu_1829_p0 <= grp_fu_1829_p00(16 - 1 downto 0);
    grp_fu_1829_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1102_p6),30));
    grp_fu_1829_p1 <= grp_fu_1829_p10(14 - 1 downto 0);
    grp_fu_1829_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_709),30));
    grp_fu_1836_p0 <= grp_fu_1808_p2(16 - 1 downto 0);
    grp_fu_1836_p1 <= ap_const_lv16_2FFF(14 - 1 downto 0);
    grp_fu_1842_p0 <= grp_fu_1815_p2(16 - 1 downto 0);
    grp_fu_1842_p1 <= ap_const_lv16_2FFF(14 - 1 downto 0);
    grp_fu_1848_p0 <= grp_fu_1822_p2(16 - 1 downto 0);
    grp_fu_1848_p1 <= ap_const_lv16_2FFF(14 - 1 downto 0);
    grp_fu_1854_p0 <= grp_fu_1829_p2(16 - 1 downto 0);
    grp_fu_1854_p1 <= ap_const_lv16_2FFF(14 - 1 downto 0);
    grp_fu_1860_p0 <= grp_fu_1860_p00(16 - 1 downto 0);
    grp_fu_1860_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln53_reg_2346),30));
    grp_fu_1860_p1 <= ap_const_lv30_3001(14 - 1 downto 0);
    grp_fu_1860_p2 <= grp_fu_1860_p20(30 - 1 downto 0);
    grp_fu_1860_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_reg_2306_pp0_iter6_reg),31));
    grp_fu_1869_p0 <= grp_fu_1869_p00(16 - 1 downto 0);
    grp_fu_1869_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln53_9_reg_2351),30));
    grp_fu_1869_p1 <= ap_const_lv30_3001(14 - 1 downto 0);
    grp_fu_1869_p2 <= grp_fu_1869_p20(30 - 1 downto 0);
    grp_fu_1869_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_18_reg_2316_pp0_iter6_reg),31));
    grp_fu_1878_p0 <= grp_fu_1878_p00(16 - 1 downto 0);
    grp_fu_1878_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln53_11_reg_2366),30));
    grp_fu_1878_p1 <= ap_const_lv30_3001(14 - 1 downto 0);
    grp_fu_1878_p2 <= grp_fu_1878_p20(30 - 1 downto 0);
    grp_fu_1878_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_21_reg_2326_pp0_iter6_reg),31));
    grp_fu_1887_p0 <= grp_fu_1887_p00(16 - 1 downto 0);
    grp_fu_1887_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln53_13_reg_2416),30));
    grp_fu_1887_p1 <= ap_const_lv30_3001(14 - 1 downto 0);
    grp_fu_1887_p2 <= grp_fu_1887_p20(30 - 1 downto 0);
    grp_fu_1887_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_24_reg_2336_pp0_iter6_reg),31));
    grp_fu_757_p1 <= grp_fu_757_p10(9 - 1 downto 0);
    grp_fu_757_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ht_fu_713_p4),10));
    grp_fu_783_p0 <= (trunc_ln43_fu_774_p1 or ap_const_lv9_1);
    grp_fu_793_p0 <= (trunc_ln43_reg_1950 or ap_const_lv9_2);
    grp_fu_803_p0 <= (trunc_ln43_reg_1950 or ap_const_lv9_3);
    ht_fu_713_p4 <= t(9 downto 1);

    in_buf_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, zext_ln52_9_fu_920_p1, zext_ln50_fu_1138_p1, zext_ln50_7_fu_1168_p1, zext_ln50_9_fu_1625_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_0_address0 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_0_address0 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_0_address0 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_0_address0 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
        else 
            in_buf_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln52_fu_882_p1, ap_block_pp0_stage0, zext_ln52_11_fu_1016_p1, zext_ln52_13_fu_1082_p1, zext_ln50_8_fu_1337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_0_address1 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_0_address1 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_0_address1 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_0_address1 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
        else 
            in_buf_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_0_ce0 <= ap_const_logic_1;
        else 
            in_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_0_ce1 <= ap_const_logic_1;
        else 
            in_buf_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, zext_ln52_9_fu_920_p1, zext_ln50_fu_1138_p1, zext_ln50_7_fu_1168_p1, zext_ln50_9_fu_1625_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_1_address0 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_1_address0 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_1_address0 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_1_address0 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
        else 
            in_buf_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln52_fu_882_p1, ap_block_pp0_stage0, zext_ln52_11_fu_1016_p1, zext_ln52_13_fu_1082_p1, zext_ln50_8_fu_1337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_1_address1 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_1_address1 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_1_address1 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_1_address1 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
        else 
            in_buf_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_1_ce0 <= ap_const_logic_1;
        else 
            in_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_1_ce1 <= ap_const_logic_1;
        else 
            in_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, zext_ln52_9_fu_920_p1, zext_ln50_fu_1138_p1, zext_ln50_7_fu_1168_p1, zext_ln50_9_fu_1625_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_2_address0 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_2_address0 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_2_address0 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_2_address0 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
        else 
            in_buf_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln52_fu_882_p1, ap_block_pp0_stage0, zext_ln52_11_fu_1016_p1, zext_ln52_13_fu_1082_p1, zext_ln50_8_fu_1337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_2_address1 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_2_address1 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_2_address1 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_2_address1 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
        else 
            in_buf_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_2_ce0 <= ap_const_logic_1;
        else 
            in_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_2_ce1 <= ap_const_logic_1;
        else 
            in_buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, zext_ln52_9_fu_920_p1, zext_ln50_fu_1138_p1, zext_ln50_7_fu_1168_p1, zext_ln50_9_fu_1625_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_3_address0 <= zext_ln50_9_fu_1625_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_3_address0 <= zext_ln50_7_fu_1168_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_3_address0 <= zext_ln50_fu_1138_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_3_address0 <= zext_ln52_9_fu_920_p1(8 - 1 downto 0);
        else 
            in_buf_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln52_fu_882_p1, ap_block_pp0_stage0, zext_ln52_11_fu_1016_p1, zext_ln52_13_fu_1082_p1, zext_ln50_8_fu_1337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            in_buf_3_address1 <= zext_ln50_8_fu_1337_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            in_buf_3_address1 <= zext_ln52_13_fu_1082_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_buf_3_address1 <= zext_ln52_11_fu_1016_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_buf_3_address1 <= zext_ln52_fu_882_p1(8 - 1 downto 0);
        else 
            in_buf_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    in_buf_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_3_ce0 <= ap_const_logic_1;
        else 
            in_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_buf_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            in_buf_3_ce1 <= ap_const_logic_1;
        else 
            in_buf_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1_fu_872_p4 <= add_ln52_fu_868_p2(9 downto 2);
    lshr_ln52_4_fu_910_p4 <= add_ln52_1_fu_906_p2(9 downto 2);
    lshr_ln52_5_fu_1006_p4 <= add_ln52_2_fu_1002_p2(9 downto 2);
    lshr_ln52_6_fu_1072_p4 <= add_ln52_3_fu_1068_p2(9 downto 2);
    lshr_ln_fu_859_p1 <= grp_fu_1769_p3;
    n_6_fu_788_p2 <= (trunc_ln43_reg_1950 or ap_const_lv9_2);
    n_7_fu_798_p2 <= (trunc_ln43_reg_1950 or ap_const_lv9_3);
    n_8_fu_763_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_n_5) + unsigned(ap_const_lv10_4));
    n_fu_777_p2 <= (trunc_ln43_fu_774_p1 or ap_const_lv9_1);

    out_buf_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_0_addr_5_reg_2202_pp0_iter7_reg, out_buf_0_addr_7_reg_2272_pp0_iter7_reg, out_buf_0_addr_4_reg_2528, out_buf_0_addr_6_reg_2606, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_0_address0 <= out_buf_0_addr_7_reg_2272_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_0_address0 <= out_buf_0_addr_6_reg_2606;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_0_address0 <= out_buf_0_addr_5_reg_2202_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_0_address0 <= out_buf_0_addr_4_reg_2528;
        else 
            out_buf_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_0_addr_1_reg_2057_pp0_iter6_reg, out_buf_0_addr_3_reg_2108_pp0_iter7_reg, out_buf_0_addr_reg_2391, out_buf_0_addr_2_reg_2458, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_0_address1 <= out_buf_0_addr_3_reg_2108_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_0_address1 <= out_buf_0_addr_2_reg_2458;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_0_address1 <= out_buf_0_addr_1_reg_2057_pp0_iter6_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_0_address1 <= out_buf_0_addr_reg_2391;
        else 
            out_buf_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_0_ce0 <= ap_const_logic_1;
        else 
            out_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_0_ce1 <= ap_const_logic_1;
        else 
            out_buf_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_5_reg_2578, add_ln67_6_reg_2633, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_5_fu_1583_p2, add_ln62_6_fu_1727_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_0_d0 <= add_ln67_6_reg_2633;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_0_d0 <= add_ln62_6_fu_1727_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_0_d0 <= add_ln67_5_reg_2578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_0_d0 <= add_ln62_5_fu_1583_p2;
        else 
            out_buf_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_reg_2483, add_ln67_4_reg_2565, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_fu_1273_p2, add_ln62_4_fu_1454_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_0_d1 <= add_ln67_4_reg_2565;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_0_d1 <= add_ln62_4_fu_1454_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_0_d1 <= add_ln67_reg_2483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_0_d1 <= add_ln62_fu_1273_p2;
        else 
            out_buf_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_2_reg_2171_pp0_iter7_reg, add_ln52_6_reg_2232_pp0_iter7_reg, trunc_ln46_3_reg_2241_pp0_iter7_reg, add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_0 = add_ln52_7_reg_2297_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_0 = add_ln52_6_reg_2232_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_0_we0 <= ap_const_logic_1;
        else 
            out_buf_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_reg_2026_pp0_iter6_reg, trunc_ln46_1_reg_2077_pp0_iter7_reg, add_ln52_4_reg_2148_pp0_iter6_reg, add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_0 = add_ln52_5_reg_2162_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_0 = add_ln52_4_reg_2148_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_0_we1 <= ap_const_logic_1;
        else 
            out_buf_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_1_addr_5_reg_2207_pp0_iter7_reg, out_buf_1_addr_7_reg_2277_pp0_iter7_reg, out_buf_1_addr_4_reg_2533, out_buf_1_addr_6_reg_2611, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_1_address0 <= out_buf_1_addr_7_reg_2277_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_1_address0 <= out_buf_1_addr_6_reg_2611;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_1_address0 <= out_buf_1_addr_5_reg_2207_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_1_address0 <= out_buf_1_addr_4_reg_2533;
        else 
            out_buf_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_1_addr_1_reg_2062_pp0_iter6_reg, out_buf_1_addr_3_reg_2113_pp0_iter7_reg, out_buf_1_addr_reg_2396, out_buf_1_addr_2_reg_2463, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_1_address1 <= out_buf_1_addr_3_reg_2113_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_1_address1 <= out_buf_1_addr_2_reg_2463;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_1_address1 <= out_buf_1_addr_1_reg_2062_pp0_iter6_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_1_address1 <= out_buf_1_addr_reg_2396;
        else 
            out_buf_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_1_ce0 <= ap_const_logic_1;
        else 
            out_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_1_ce1 <= ap_const_logic_1;
        else 
            out_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_5_reg_2578, add_ln67_6_reg_2633, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_5_fu_1583_p2, add_ln62_6_fu_1727_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_1_d0 <= add_ln67_6_reg_2633;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_1_d0 <= add_ln62_6_fu_1727_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_1_d0 <= add_ln67_5_reg_2578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_1_d0 <= add_ln62_5_fu_1583_p2;
        else 
            out_buf_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_1_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_reg_2483, add_ln67_4_reg_2565, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_fu_1273_p2, add_ln62_4_fu_1454_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_1_d1 <= add_ln67_4_reg_2565;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_1_d1 <= add_ln62_4_fu_1454_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_1_d1 <= add_ln67_reg_2483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_1_d1 <= add_ln62_fu_1273_p2;
        else 
            out_buf_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_2_reg_2171_pp0_iter7_reg, add_ln52_6_reg_2232_pp0_iter7_reg, trunc_ln46_3_reg_2241_pp0_iter7_reg, add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_1 = add_ln52_7_reg_2297_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_1 = add_ln52_6_reg_2232_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_1_we0 <= ap_const_logic_1;
        else 
            out_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_reg_2026_pp0_iter6_reg, trunc_ln46_1_reg_2077_pp0_iter7_reg, add_ln52_4_reg_2148_pp0_iter6_reg, add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_1 = add_ln52_5_reg_2162_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_1 = add_ln52_4_reg_2148_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_1_we1 <= ap_const_logic_1;
        else 
            out_buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_2_addr_5_reg_2212_pp0_iter7_reg, out_buf_2_addr_7_reg_2282_pp0_iter7_reg, out_buf_2_addr_4_reg_2538, out_buf_2_addr_6_reg_2616, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_2_address0 <= out_buf_2_addr_7_reg_2282_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_2_address0 <= out_buf_2_addr_6_reg_2616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_2_address0 <= out_buf_2_addr_5_reg_2212_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_2_address0 <= out_buf_2_addr_4_reg_2538;
        else 
            out_buf_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_2_addr_1_reg_2067_pp0_iter6_reg, out_buf_2_addr_3_reg_2118_pp0_iter7_reg, out_buf_2_addr_reg_2401, out_buf_2_addr_2_reg_2468, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_2_address1 <= out_buf_2_addr_3_reg_2118_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_2_address1 <= out_buf_2_addr_2_reg_2468;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_2_address1 <= out_buf_2_addr_1_reg_2067_pp0_iter6_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_2_address1 <= out_buf_2_addr_reg_2401;
        else 
            out_buf_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_2_ce0 <= ap_const_logic_1;
        else 
            out_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_2_ce1 <= ap_const_logic_1;
        else 
            out_buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_5_reg_2578, add_ln67_6_reg_2633, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_5_fu_1583_p2, add_ln62_6_fu_1727_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_2_d0 <= add_ln67_6_reg_2633;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_2_d0 <= add_ln62_6_fu_1727_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_2_d0 <= add_ln67_5_reg_2578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_2_d0 <= add_ln62_5_fu_1583_p2;
        else 
            out_buf_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_2_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_reg_2483, add_ln67_4_reg_2565, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_fu_1273_p2, add_ln62_4_fu_1454_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_2_d1 <= add_ln67_4_reg_2565;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_2_d1 <= add_ln62_4_fu_1454_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_2_d1 <= add_ln67_reg_2483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_2_d1 <= add_ln62_fu_1273_p2;
        else 
            out_buf_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_2_reg_2171_pp0_iter7_reg, add_ln52_6_reg_2232_pp0_iter7_reg, trunc_ln46_3_reg_2241_pp0_iter7_reg, add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_2 = add_ln52_7_reg_2297_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_2 = add_ln52_6_reg_2232_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_2_we0 <= ap_const_logic_1;
        else 
            out_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_reg_2026_pp0_iter6_reg, trunc_ln46_1_reg_2077_pp0_iter7_reg, add_ln52_4_reg_2148_pp0_iter6_reg, add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_2 = add_ln52_5_reg_2162_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_2 = add_ln52_4_reg_2148_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_2_we1 <= ap_const_logic_1;
        else 
            out_buf_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_3_addr_5_reg_2217_pp0_iter7_reg, out_buf_3_addr_7_reg_2287_pp0_iter7_reg, out_buf_3_addr_4_reg_2543, out_buf_3_addr_6_reg_2621, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_3_address0 <= out_buf_3_addr_7_reg_2287_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_3_address0 <= out_buf_3_addr_6_reg_2621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_3_address0 <= out_buf_3_addr_5_reg_2217_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_3_address0 <= out_buf_3_addr_4_reg_2543;
        else 
            out_buf_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, out_buf_3_addr_1_reg_2072_pp0_iter6_reg, out_buf_3_addr_3_reg_2123_pp0_iter7_reg, out_buf_3_addr_reg_2406, out_buf_3_addr_2_reg_2473, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_3_address1 <= out_buf_3_addr_3_reg_2123_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_3_address1 <= out_buf_3_addr_2_reg_2473;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_3_address1 <= out_buf_3_addr_1_reg_2072_pp0_iter6_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_3_address1 <= out_buf_3_addr_reg_2406;
        else 
            out_buf_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    out_buf_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_3_ce0 <= ap_const_logic_1;
        else 
            out_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_3_ce1 <= ap_const_logic_1;
        else 
            out_buf_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_5_reg_2578, add_ln67_6_reg_2633, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_5_fu_1583_p2, add_ln62_6_fu_1727_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_3_d0 <= add_ln67_6_reg_2633;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_3_d0 <= add_ln62_6_fu_1727_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_3_d0 <= add_ln67_5_reg_2578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_3_d0 <= add_ln62_5_fu_1583_p2;
        else 
            out_buf_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, add_ln67_reg_2483, add_ln67_4_reg_2565, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, add_ln62_fu_1273_p2, add_ln62_4_fu_1454_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_buf_3_d1 <= add_ln67_4_reg_2565;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_buf_3_d1 <= add_ln62_4_fu_1454_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_3_d1 <= add_ln67_reg_2483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            out_buf_3_d1 <= add_ln62_fu_1273_p2;
        else 
            out_buf_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_2_reg_2171_pp0_iter7_reg, add_ln52_6_reg_2232_pp0_iter7_reg, trunc_ln46_3_reg_2241_pp0_iter7_reg, add_ln52_7_reg_2297_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_3 = add_ln52_7_reg_2297_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_3 = add_ln52_6_reg_2232_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln46_3_reg_2241_pp0_iter7_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_2_reg_2171_pp0_iter7_reg = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_3_we0 <= ap_const_logic_1;
        else 
            out_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln46_reg_2026_pp0_iter6_reg, trunc_ln46_1_reg_2077_pp0_iter7_reg, add_ln52_4_reg_2148_pp0_iter6_reg, add_ln52_5_reg_2162_pp0_iter7_reg)
    begin
        if ((((ap_const_lv2_3 = add_ln52_5_reg_2162_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv2_3 = add_ln52_4_reg_2148_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln46_1_reg_2077_pp0_iter7_reg = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln46_reg_2026_pp0_iter6_reg = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            out_buf_3_we1 <= ap_const_logic_1;
        else 
            out_buf_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln56_4_fu_1399_p3 <= 
        ap_const_lv16_3001 when (tmp_16_fu_1391_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln56_5_fu_1528_p3 <= 
        ap_const_lv16_3001 when (tmp_19_fu_1520_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln56_6_fu_1672_p3 <= 
        ap_const_lv16_3001 when (tmp_22_fu_1664_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln56_fu_1218_p3 <= 
        ap_const_lv16_3001 when (tmp_13_fu_1210_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln62_4_fu_1446_p3 <= 
        ap_const_lv16_0 when (tmp_17_fu_1433_p3(0) = '1') else 
        ap_const_lv16_CFFF;
    select_ln62_5_fu_1575_p3 <= 
        ap_const_lv16_0 when (tmp_20_fu_1562_p3(0) = '1') else 
        ap_const_lv16_CFFF;
    select_ln62_6_fu_1719_p3 <= 
        ap_const_lv16_0 when (tmp_23_fu_1706_p3(0) = '1') else 
        ap_const_lv16_CFFF;
    select_ln62_fu_1265_p3 <= 
        ap_const_lv16_0 when (tmp_14_fu_1252_p3(0) = '1') else 
        ap_const_lv16_CFFF;
    select_ln67_4_fu_1482_p3 <= 
        ap_const_lv16_3001 when (tmp_18_fu_1470_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln67_5_fu_1611_p3 <= 
        ap_const_lv16_3001 when (tmp_21_fu_1599_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln67_6_fu_1755_p3 <= 
        ap_const_lv16_3001 when (tmp_24_fu_1743_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln67_fu_1301_p3 <= 
        ap_const_lv16_3001 when (tmp_15_fu_1289_p3(0) = '1') else 
        ap_const_lv16_0;
        sext_ln42_10_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_28_fu_1407_p2),18));

        sext_ln42_11_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_22_fu_1511_p2),16));

        sext_ln42_12_fu_1542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_29_fu_1536_p2),18));

        sext_ln42_13_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_25_fu_1655_p2),16));

        sext_ln42_14_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_30_fu_1680_p2),18));

        sext_ln42_8_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_27_fu_1226_p2),18));

        sext_ln42_9_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_19_fu_1382_p2),16));

        sext_ln42_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_16_fu_1200_p2),16));

        sext_ln60_4_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_9_fu_1417_p2),18));

        sext_ln60_5_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_11_fu_1546_p2),18));

        sext_ln60_6_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_13_fu_1690_p2),18));

        sext_ln60_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_fu_1236_p2),18));

    tmp1_12_fu_1246_p2 <= std_logic_vector(signed(sext_ln60_fu_1242_p1) + signed(sext_ln42_8_fu_1232_p1));
    tmp1_13_fu_1283_p2 <= std_logic_vector(unsigned(zext_ln41_fu_1185_p1) - unsigned(sext_ln42_8_fu_1232_p1));
    tmp1_15_fu_1427_p2 <= std_logic_vector(signed(sext_ln60_4_fu_1423_p1) + signed(sext_ln42_10_fu_1413_p1));
    tmp1_16_fu_1464_p2 <= std_logic_vector(unsigned(zext_ln41_9_fu_1376_p1) - unsigned(sext_ln42_10_fu_1413_p1));
    tmp1_18_fu_1556_p2 <= std_logic_vector(signed(sext_ln60_5_fu_1552_p1) + signed(sext_ln42_12_fu_1542_p1));
    tmp1_19_fu_1593_p2 <= std_logic_vector(unsigned(zext_ln41_11_fu_1505_p1) - unsigned(sext_ln42_12_fu_1542_p1));
    tmp1_21_fu_1700_p2 <= std_logic_vector(signed(sext_ln60_6_fu_1696_p1) + signed(sext_ln42_14_fu_1686_p1));
    tmp1_22_fu_1737_p2 <= std_logic_vector(unsigned(zext_ln41_13_fu_1649_p1) - unsigned(sext_ln42_14_fu_1686_p1));
    tmp2_16_fu_1200_p2 <= std_logic_vector(unsigned(trunc_ln8_fu_1191_p4) + unsigned(ap_const_lv15_4FFF));
    tmp2_19_fu_1382_p2 <= std_logic_vector(unsigned(trunc_ln42_4_reg_2498) + unsigned(ap_const_lv15_4FFF));
    tmp2_22_fu_1511_p2 <= std_logic_vector(unsigned(trunc_ln42_5_reg_2555) + unsigned(ap_const_lv15_4FFF));
    tmp2_25_fu_1655_p2 <= std_logic_vector(unsigned(trunc_ln42_6_reg_2573) + unsigned(ap_const_lv15_4FFF));
    tmp2_27_fu_1226_p2 <= std_logic_vector(unsigned(select_ln56_fu_1218_p3) + unsigned(sext_ln42_fu_1206_p1));
    tmp2_28_fu_1407_p2 <= std_logic_vector(unsigned(select_ln56_4_fu_1399_p3) + unsigned(sext_ln42_9_fu_1387_p1));
    tmp2_29_fu_1536_p2 <= std_logic_vector(unsigned(select_ln56_5_fu_1528_p3) + unsigned(sext_ln42_11_fu_1516_p1));
    tmp2_30_fu_1680_p2 <= std_logic_vector(unsigned(select_ln56_6_fu_1672_p3) + unsigned(sext_ln42_13_fu_1660_p1));
    tmp_13_fu_1210_p3 <= tmp2_16_fu_1200_p2(14 downto 14);
    tmp_14_fu_1252_p3 <= tmp1_12_fu_1246_p2(17 downto 17);
    tmp_15_fu_1289_p3 <= tmp1_13_fu_1283_p2(17 downto 17);
    tmp_16_fu_1391_p3 <= tmp2_19_fu_1382_p2(14 downto 14);
    tmp_17_fu_1433_p3 <= tmp1_15_fu_1427_p2(17 downto 17);
    tmp_18_fu_1470_p3 <= tmp1_16_fu_1464_p2(17 downto 17);
    tmp_19_fu_1520_p3 <= tmp2_22_fu_1511_p2(14 downto 14);
    tmp_20_fu_1562_p3 <= tmp1_18_fu_1556_p2(17 downto 17);
    tmp_21_fu_1599_p3 <= tmp1_19_fu_1593_p2(17 downto 17);
    tmp_22_fu_1664_p3 <= tmp2_25_fu_1655_p2(14 downto 14);
    tmp_23_fu_1706_p3 <= tmp1_21_fu_1700_p2(17 downto 17);
    tmp_24_fu_1743_p3 <= tmp1_22_fu_1737_p2(17 downto 17);
    tmp_2_fu_1038_p5 <= std_logic_vector(unsigned(trunc_ln46_2_reg_2171) + unsigned(trunc_ln_reg_1931));
    tmp_4_fu_1102_p5 <= std_logic_vector(unsigned(trunc_ln46_3_reg_2241) + unsigned(trunc_ln_reg_1931));
    tmp_8_fu_946_p5 <= std_logic_vector(unsigned(trunc_ln46_reg_2026) + unsigned(trunc_ln_reg_1931));
    tmp_fu_749_p3 <= ap_sig_allocacmp_n_5(9 downto 9);
    tmp_s_fu_972_p5 <= std_logic_vector(unsigned(trunc_ln46_1_reg_2077) + unsigned(trunc_ln_reg_1931));
    trunc_ln43_fu_774_p1 <= n_5_reg_1939(9 - 1 downto 0);
    trunc_ln46_1_fu_894_p1 <= grp_fu_1778_p3(2 - 1 downto 0);
    trunc_ln46_2_fu_990_p1 <= grp_fu_1788_p3(2 - 1 downto 0);
    trunc_ln46_3_fu_1056_p1 <= grp_fu_1798_p3(2 - 1 downto 0);
    trunc_ln46_fu_856_p0 <= grp_fu_1769_p3;
    trunc_ln46_fu_856_p1 <= trunc_ln46_fu_856_p0(2 - 1 downto 0);
    trunc_ln66_4_fu_1478_p1 <= tmp1_16_fu_1464_p2(16 - 1 downto 0);
    trunc_ln66_5_fu_1607_p1 <= tmp1_19_fu_1593_p2(16 - 1 downto 0);
    trunc_ln66_6_fu_1751_p1 <= tmp1_22_fu_1737_p2(16 - 1 downto 0);
    trunc_ln66_fu_1297_p1 <= tmp1_13_fu_1283_p2(16 - 1 downto 0);
    trunc_ln8_fu_1191_p4 <= grp_fu_1860_p3(30 downto 16);
    zext_ln39_fu_723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ht_fu_713_p4),10));
    zext_ln41_10_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_4_reg_2491),17));
    zext_ln41_11_fu_1505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_5_reg_2548),18));
    zext_ln41_12_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_5_reg_2548),17));
    zext_ln41_13_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_6_reg_2626),18));
    zext_ln41_14_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_6_reg_2626),17));
    zext_ln41_8_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_reg_2421),17));
    zext_ln41_9_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_4_reg_2491),18));
    zext_ln41_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_reg_2421),18));
    zext_ln43_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m),10));
    zext_ln46_1_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_793_p2),10));
    zext_ln46_2_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_803_p2),10));
    zext_ln46_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_783_p2),10));
    zext_ln48_4_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_1_fu_822_p2),64));
    zext_ln48_5_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_2_fu_838_p2),64));
    zext_ln48_6_fu_935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_3_reg_2021),64));
    zext_ln48_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_fu_808_p2),64));
    zext_ln50_7_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln50_3_reg_2083_pp0_iter6_reg),64));
    zext_ln50_8_fu_1337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln50_4_reg_2177_pp0_iter6_reg),64));
    zext_ln50_9_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln50_5_reg_2247_pp0_iter7_reg),64));
    zext_ln50_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_2032_pp0_iter6_reg),64));
    zext_ln52_11_fu_1016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln52_5_fu_1006_p4),64));
    zext_ln52_13_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln52_6_fu_1072_p4),64));
    zext_ln52_9_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln52_4_fu_910_p4),64));
    zext_ln52_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_872_p4),64));
end behav;
