// Seed: 1162347448
module module_0;
  integer id_1;
  wire id_2;
  assign module_1.type_2 = 0;
  id_3(
      .id_0(1)
  );
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input wor module_1,
    output supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri1 id_5
);
  always @(negedge 1'h0) begin : LABEL_0
    if (id_2) begin : LABEL_0
      id_4 = id_2;
    end
  end
  assign id_4 = 1;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output wand id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7
);
  integer id_9;
  module_0 modCall_1 ();
endmodule
