#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec 26 12:37:19 2024
# Process ID: 3284
# Current directory: C:/B_Git/MCS/MC/MC_V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13012 C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1/Vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :19327 MB
# Total Virtual     :27706 MB
# Available Virtual :18066 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1647.258 ; gain = 487.727
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
Reading block design file <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:SDC_Monitor_CAR:1.0 - SDC_Monitor_CAR_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <MC> from block design file <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1792.504 ; gain = 131.715
update_compile_order -fileset sources_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
file mkdir C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd w ]
add_files -fileset sim_1 C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd
update_compile_order -fileset sim_1
set_property top SDC_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top TB_SDC_Monitor_CAR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
report_ip_status -name ip_status 
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDC_Monitor_CAR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [sdc_monitor_car_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -protoinst "protoinst_files/MC.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MC.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/MC.protoinst for the following reason(s):
There are no instances of module "MC" in the design.

Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.844 ; gain = 31.590
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2940.828 ; gain = 7.195
run 3 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [sdc_monitor_car_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2964.137 ; gain = 0.000
run 3 us
run 3 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [sdc_monitor_car_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.137 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [sdc_monitor_car_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2964.137 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 2 s
run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 2973.242 ; gain = 9.105
add_bp {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd} 98
remove_bps -file {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd} -line 98
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
close_sim
INFO: xsimkernel Simulation Memory Usage: 17044 KB (Peak: 17044 KB), Simulation CPU Usage: 15811 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDC_Monitor_CAR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=100...]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.410 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 4 us
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDC_Monitor_CAR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=100...]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2976.375 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 4 us
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDC_Monitor_CAR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=100...]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_SDC_Monitor_CAR_behav -key {Behavioral:sim_1:Functional:TB_SDC_Monitor_CAR} -tclbatch {TB_SDC_Monitor_CAR.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_SDC_Monitor_CAR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_SDC_Monitor_CAR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2977.148 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 4 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 4 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_SDC_Monitor_CAR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=10)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2977.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2977.738 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
run 500 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=10)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2980.719 ; gain = 2.828
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 4000 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2980.719 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2980.719 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 60 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SDC_Monitor_CAR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_SDC_Monitor_CAR_behav xil_defaultlib.TB_SDC_Monitor_CAR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.SDC_Monitor_CAR [\SDC_Monitor_CAR(clk_divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_sdc_monitor_car
Built simulation snapshot TB_SDC_Monitor_CAR_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2980.719 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 90 ns
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
startgroup
set_property CONFIG.ClK_divider {10000000} [get_bd_cells SDC_Monitor_CAR_0]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 13.264 MB.
[Thu Dec 26 16:11:28 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Thu Dec 26 16:11:28 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3040.266 ; gain = 59.547
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_SDC_Monitor_CAR_0_0/MC_SDC_Monitor_CAR_0_0.dcp' for cell 'MC_i/SDC_Monitor_CAR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp' for cell 'MC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.dcp' for cell 'MC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.dcp' for cell 'MC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp' for cell 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3218.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'MC_i/SDC_Monitor_CAR_0/U0/startup_delay_1sec'. [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:176]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:176]
Finished Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3376.824 ; gain = 336.559
delete_debug_core [get_debug_cores {u_ila_0 }]
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_SDC_Monitor_CAR'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L xilinx_vip -prj TB_SDC_Monitor_CAR_vlog.prj"
"xvhdl --incr --relax -prj TB_SDC_Monitor_CAR_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDC_Monitor_CAR'
ERROR: [VRFC 10-2989] 'sdc_vector_o' is not declared [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:111]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:57]
INFO: [VRFC 10-8704] VHDL file 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SDC_VECTOR_O'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SDC_NOT_CLOSED_VECTOR_O'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'MC_SDC_Monitor_CAR_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'SDC_VECTOR_O' is not found on the upgraded version of the cell '/SDC_Monitor_CAR_0'. Its connection to the net 'SDC_Monitor_CAR_0_SDC_VECTOR_O' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'MC_SDC_Monitor_CAR_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <SDC_Monitor_CAR_0_SDC_VECTOR_O> has no source
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_gpio_0/gpio_io_i

WARNING: [BD 41-597] NET <SDC_Monitor_CAR_0_SDC_VECTOR_O> has no source
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
WARNING: [BD 41-166] Source port for the net:SDC_Monitor_CAR_0_SDC_VECTOR_O is NULL! Connection will be grounded!
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
WARNING: [BD 41-166] Source port for the net:SDC_Monitor_CAR_0_SDC_VECTOR_O is NULL! Connection will be grounded!
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
launch_runs MC_SDC_Monitor_CAR_0_0_synth_1
[Thu Dec 26 16:30:01 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
wait_on_run MC_SDC_Monitor_CAR_0_0_synth_1
[Thu Dec 26 16:30:01 2024] Waiting for MC_SDC_Monitor_CAR_0_0_synth_1 to finish...
[Thu Dec 26 16:30:06 2024] Waiting for MC_SDC_Monitor_CAR_0_0_synth_1 to finish...
[Thu Dec 26 16:30:11 2024] Waiting for MC_SDC_Monitor_CAR_0_0_synth_1 to finish...
[Thu Dec 26 16:30:16 2024] Waiting for MC_SDC_Monitor_CAR_0_0_synth_1 to finish...
[Thu Dec 26 16:30:26 2024] Waiting for MC_SDC_Monitor_CAR_0_0_synth_1 to finish...
[Thu Dec 26 16:30:36 2024] Waiting for MC_SDC_Monitor_CAR_0_0_synth_1 to finish...

*** Running vivado
    with args -log MC_SDC_Monitor_CAR_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MC_SDC_Monitor_CAR_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Dec 26 16:30:04 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MC_SDC_Monitor_CAR_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 612.004 ; gain = 199.441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
Command: synth_design -top MC_SDC_Monitor_CAR_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1502.371 ; gain = 448.395
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'sdc_vector_o' is not declared [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:111]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:127]
INFO: [Synth 8-10443] VHDL file 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd' is ignored due to errors
ERROR: [Synth 8-439] module 'MC_SDC_Monitor_CAR_0_0' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1614.441 ; gain = 560.465
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 16:30:32 2024...
[Thu Dec 26 16:30:36 2024] MC_SDC_Monitor_CAR_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'MC_SDC_Monitor_CAR_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 3376.824 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins SDC_Monitor_CAR_0/SDC_NOT_CLOSED_VECTOR_O]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
launch_runs synth_1 -jobs 5
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 13.264 MB.
[Thu Dec 26 16:31:37 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
[Thu Dec 26 16:31:37 2024] Launched synth_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
reset_run synth_1
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1

startgroup
endgroup
launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 26 16:33:25 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Thu Dec 26 16:33:25 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
reset_run synth_1
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 26 16:36:09 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Thu Dec 26 16:36:09 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
startgroup
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_1]
endgroup
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 13.264 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 26 16:47:59 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Thu Dec 26 16:47:59 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3376.824 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_26dec.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_26dec.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_26dec.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Vivado/2024.1/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3376.824 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 19:57:49 2024...
