{
    "test_results": "VCD info: dumpfile wave.vcd opened for output.\nHint: The first test case should count for 2000 cycles. Your circuit counted 0\nHint: The second test case should count for 15000 cycles. Your circuit counted 0\nHint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?\nTIMEOUT\ndataset_spec-to-rtl/Prob156_review2015_fancytimer_test.sv:216: $finish called at 1000000 (1ps)\nHint: Output 'count' has 183573 mismatches. First mismatch occurred at time 130.\nHint: Output 'counting' has 198551 mismatches. First mismatch occurred at time 130.\nHint: Output 'done' has 524 mismatches. First mismatch occurred at time 20130.\nHint: Total mismatched samples is 199075 out of 200000 samples\n\nSimulation finished at 1000000 ps\nMismatches: 199075 in 200000 samples\n"
}