# system info soc_system_tb on 2018.05.17.17:15:04
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1526570082
#
#
# Files generated for soc_system_tb on 2018.05.17.17:15:04
files:
filepath,kind,attributes,module,is_top
soc_system/testbench/soc_system_tb/simulation/soc_system_tb.v,VERILOG,,soc_system_tb,true
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system.v,VERILOG,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0005,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_button_pio.v,VERILOG,,soc_system_button_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_dipsw_pio.v,VERILOG,,soc_system_dipsw_pio,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system_tb.soc_system_inst,soc_system
soc_system_tb.soc_system_inst.button_pio,soc_system_button_pio
soc_system_tb.soc_system_inst.dipsw_pio,soc_system_dipsw_pio
soc_system_tb.soc_system_inst.fir_driver,soc_system_fir_driver
soc_system_tb.soc_system_inst.fir_fifo_in,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.fir_fifo_out,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.fir_filter,soc_system_fir_filter
soc_system_tb.soc_system_inst.hard_limiter,soc_system_hard_limiter
soc_system_tb.soc_system_inst.hard_limiter_out_splitter,altera_avalon_st_splitter
soc_system_tb.soc_system_inst.lvl_generator_out_splitter,altera_avalon_st_splitter
soc_system_tb.soc_system_inst.hps_0,soc_system_hps_0
soc_system_tb.soc_system_inst.iteration_ctrl,soc_system_iteration_ctrl
soc_system_tb.soc_system_inst.led_pio,soc_system_led_pio
soc_system_tb.soc_system_inst.limits_buffer,soc_system_limits_buffer
soc_system_tb.soc_system_inst.limits_buffer_ctrl,soc_system_limits_buffer_ctrl
soc_system_tb.soc_system_inst.mm2st_data_adapter_0,soc_system_mm2st_data_adapter_0
soc_system_tb.soc_system_inst.onchip_RAM,soc_system_onchip_RAM
soc_system_tb.soc_system_inst.output_ctrl,soc_system_output_ctrl
soc_system_tb.soc_system_inst.sample2lvl_converter_0,soc_system_sample2lvl_converter_0
soc_system_tb.soc_system_inst.sgdma_mm2st,soc_system_sgdma_mm2st
soc_system_tb.soc_system_inst.sgdma_st2mm,soc_system_sgdma_st2mm
soc_system_tb.soc_system_inst.signal_buffer,soc_system_signal_buffer
soc_system_tb.soc_system_inst.signal_buffer_ctrl,soc_system_signal_buffer_ctrl
soc_system_tb.soc_system_inst.st2mm_data_adapter_0,soc_system_st2mm_data_adapter_0
soc_system_tb.soc_system_inst.sysid_qsys,soc_system_sysid_qsys
soc_system_tb.soc_system_inst.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system_tb.soc_system_inst.mm_interconnect_1,soc_system_mm_interconnect_1
soc_system_tb.soc_system_inst.mm_interconnect_2,soc_system_mm_interconnect_2
soc_system_tb.soc_system_inst.mm_interconnect_3,soc_system_mm_interconnect_3
soc_system_tb.soc_system_inst.mm_interconnect_4,soc_system_mm_interconnect_4
soc_system_tb.soc_system_inst.mm_interconnect_5,soc_system_mm_interconnect_5
soc_system_tb.soc_system_inst.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_001,altera_reset_controller
soc_system_tb.soc_system_inst_button_pio_bfm,altera_conduit_bfm
soc_system_tb.soc_system_inst_clk_bfm,altera_avalon_clock_source
soc_system_tb.soc_system_inst_dipsw_pio_bfm,altera_conduit_bfm_0002
soc_system_tb.soc_system_inst_hps_io_bfm,altera_conduit_bfm_0003
soc_system_tb.soc_system_inst_led_pio_bfm,altera_conduit_bfm_0004
soc_system_tb.soc_system_inst_memory_bfm,altera_conduit_bfm_0005
soc_system_tb.soc_system_inst_reset_bfm,altera_avalon_reset_source
