---
layout: post
comments: true
date: 2024-01-11
title: "Linux Interrupts" 
tags:
  - system-software
 
categories:
  - software

pin: false
---

Modern system motherboards will have an interrupt controller chip of some sort, which is often called the [IO][A]PIC, short for IO-[Advanced] Programmable Interrupt Controller, on
x86 or a generic interrupt controller (GIC) on ARM. The PIC (to keep it simple, we'll just use the generic term PIC) has one line to the CPU's interrupt pin. Onboard peripherals capable of asserting interrupts will have an
IRQ line to the PIC.


Each CPU core has one or more IRQ line. The GIC can distribute the interrupts amongg multiple CPU cores.


### What happens when a NIC packet is received?

1. The peripheral device (the NIC) now needs to emit (assert) a hardware interrupt;
thus, it asserts its line on the PIC (low or high logic as required; all this is internal
to the hardware).
2. The PIC, on seeing that a peripheral line has been asserted, saves the asserted line
value in a register.
3. The PIC then asserts the CPU's interrupt pin.
4. The control unit on the processor checks for the presence of hardware interrupts
_**on every CPU after every single machine instruction runs**_. Thus, if a hardware
interrupt occurs, it will certainly come to know about it almost immediately. The
CPU will then raise a hardware interrupt (of course interrupts can be masked;
we'll discuss this in more detail later in the Enabling and disabling IRQs section).
5. The low-level (BSP/platform) code on the OS will be hooked into this and will
react (this is often code that's at the assembly level); for example, on the ARM-32,
the low-level C entry point for a hardware interrupt is
arch/arm/kernel/irq.c:asm_do_IRQ().
6. From here, the OS executes code paths that ultimately invoke the registered
interrupt handler routine(s) of the driver(s) this interrupt is to be serviced by. 
The hardware interrupt is literally the top priority on the Linux OS: it preempts whatever's
currently running â€“ be it user or kernel-space code paths â€“ in order to run

> ðŸ’¡ Modern NIC drivers can switch between interrupt and polled mode based on demand.


### System Calls to allocate a Linux interrupt

- request_irq()
- devm_request_irq()
- request_threaded_irq()
- devm_request_threaded_irq() (recommended!)

## Top Half and Bottom Half in Linux


In the context of Linux, the term "bottom half" refers to a concept in the Linux kernel that is related to handling asynchronous events and interrupt processing. The Linux kernel uses a mechanism called the "Softirq" and "Tasklet" subsystems to manage and process interrupts efficiently.


When an interrupt occurs in the system, the kernel acknowledges it and quickly handles the time-sensitive part of the interrupt in the "top half." The top half typically performs minimal processing and schedules the bottom half to handle the remaining tasks in a deferred manner.


The bottom half is also known as the "deferred work" or "deferred processing." It executes at a later time when the system is in a safe state to perform additional processing. The bottom half can be scheduled to run on a specific CPU core or in a generic manner across all cores.


The bottom half mechanism is used for various purposes in the Linux kernel, such as network packet processing, disk I/O, timer callbacks, and other asynchronous events. By deferring non-essential processing to the bottom half, the kernel can handle interrupts more efficiently, minimize latency, and improve overall system responsiveness.


It's worth noting that the concept of bottom halves is specific to the Linux kernel and may not be applicable or have the same terminology in other operating systems or environments.


> ðŸ’¡ [https://developer.ibm.com/tutorials/l-tasklets/](https://developer.ibm.com/tutorials/l-tasklets/)


## Tasklets and Workqueues


Top Half - Minimal Work - Done in interrupt context


Bottom Half - Work done outside interrupt conetext, done by kernel context


The goal is to defer non time sensitive work.


Tasklets are built on top of softirqs to allow dynamic creation of deferrable functions


Work queues permit work to be deferred outside of the interrupt context into the kernel process context.


Thus, softirqs are reentrant functions and must explicitly protect their data structures with spin locks


## 4 Kinds of operations can be performed on deferrable functions

1. Initialization - Done when kernel inits or Module is loaded.
2. Activation - Deferrable function is marked as pending. So kernel knows next time that this function needs to be run.
3. Masking - Masked function are not executed even if activated.
4. Execution. - Activated deferred functions are run.

Activation and execution are bound together: a deferrable function that has been activated by a given CPU must be executed on the same CPU. There is no self-evident reason suggesting that this rule is beneficial for system performance. Binding the deferrable function to the activating CPU could in theory make better use of the CPU hardware cache. After all, it is conceivable that the activating kernel thread accesses some data structures that will also be used by the deferrable function. However, the relevant lines could easily be no longer in the cache when the deferrable function is run because its execution can be delayed a long time. Moreover, binding a function to a CPU is always a potentially â€œdangerousâ€ operation, because one CPU might end up very busy while the others are mostly idle.


> A function is said to be reentrant if there is a provision to interrupt the function in the course of execution, service the interrupt service routine and then resume the earlier going on function, without hampering its earlier course of action. Reentrant functions are used in applications like hardware interrupt handling, recursion, etc.


### Requirements for function to be re-entrant

- Do not use static or global variables in your function since those may be changed by time your function resumes
- Function must not modify its own code (e.g. some low level graphic routines may have "habit" to generate itself). It may not modify itself without synchronization.
- It does not call non-reentrant functions.
- It does not use the hardware in a non-atomic way.

### When to use re-entrant functions?

- Interrupt code
- Functions that will be called from multiple threads/tasks must be re-entrant.

```c
// Both foo1() and foo2() are reentrant functions
int foo1(int i)
{
    return i * 5;
}
int foo2(int i)
{
    return foo1(i) * 5;
}
```


```c
int data = 10;
int fun1()
{
    data += 2;
    return data;
}
int fun2()
{
    return fun1() + 2;
}
```


> [https://www.ibm.com/docs/en/aix/7.2?topic=programming-writing-reentrant-threadsafe-code](https://www.ibm.com/docs/en/aix/7.2?topic=programming-writing-reentrant-threadsafe-code)


TableÂ 5-2.Â Various types of synchronization techniques used by the kernel


| **Technique**             | **Description**                                             | **Scope**             |
| ------------------------- | ----------------------------------------------------------- | --------------------- |
| Per-CPU variables         | Duplicate a data structure among the CPUs                   | All CPUs              |
| Atomic operation          | Atomic read-modify-write instruction to a counter           | All CPUs              |
| Memory barrier            | Avoid instruction reordering                                | Local CPU or All CPUs |
| Spin lock                 | Lock with busy wait                                         | All CPUs              |
| Semaphore                 | Lock with blocking wait (sleep)                             | All CPUs              |
| Seqlocks                  | Lock based on an access counter                             | All CPUs              |
| Local interrupt disabling | Forbid interrupt handling on a single CPU                   | Local CPU             |
| Local softirq disabling   | Forbid deferrable function handling on a single CPU         | Local CPU             |
| Read-copy-update (RCU)    | Lock-free access to shared data structures through pointers | All CPUs              |

undefined
### 

