
STM32L010C6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004554  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  08004614  08004614  00014614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048b8  080048b8  0002023c  2**0
                  CONTENTS
  4 .ARM          00000008  080048b8  080048b8  000148b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048c0  080048c0  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048c0  080048c0  000148c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048c4  080048c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  080048c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000240  08004b04  00020240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  08004b04  00020460  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dea4  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025ad  00000000  00000000  0002e108  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005466  00000000  00000000  000306b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000a30  00000000  00000000  00035b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000bf8  00000000  00000000  00036550  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000127c6  00000000  00000000  00037148  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000a80f  00000000  00000000  0004990e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0006e458  00000000  00000000  0005411d  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000c2575  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002774  00000000  00000000  000c25f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000240 	.word	0x20000240
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080045fc 	.word	0x080045fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000244 	.word	0x20000244
 8000104:	080045fc 	.word	0x080045fc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr

08000116 <strcmp>:
 8000116:	7802      	ldrb	r2, [r0, #0]
 8000118:	780b      	ldrb	r3, [r1, #0]
 800011a:	2a00      	cmp	r2, #0
 800011c:	d003      	beq.n	8000126 <strcmp+0x10>
 800011e:	3001      	adds	r0, #1
 8000120:	3101      	adds	r1, #1
 8000122:	429a      	cmp	r2, r3
 8000124:	d0f7      	beq.n	8000116 <strcmp>
 8000126:	1ad0      	subs	r0, r2, r3
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_ldivmod>:
 800042c:	2b00      	cmp	r3, #0
 800042e:	d115      	bne.n	800045c <__aeabi_ldivmod+0x30>
 8000430:	2a00      	cmp	r2, #0
 8000432:	d113      	bne.n	800045c <__aeabi_ldivmod+0x30>
 8000434:	2900      	cmp	r1, #0
 8000436:	db06      	blt.n	8000446 <__aeabi_ldivmod+0x1a>
 8000438:	dc01      	bgt.n	800043e <__aeabi_ldivmod+0x12>
 800043a:	2800      	cmp	r0, #0
 800043c:	d006      	beq.n	800044c <__aeabi_ldivmod+0x20>
 800043e:	2000      	movs	r0, #0
 8000440:	43c0      	mvns	r0, r0
 8000442:	0841      	lsrs	r1, r0, #1
 8000444:	e002      	b.n	800044c <__aeabi_ldivmod+0x20>
 8000446:	2180      	movs	r1, #128	; 0x80
 8000448:	0609      	lsls	r1, r1, #24
 800044a:	2000      	movs	r0, #0
 800044c:	b407      	push	{r0, r1, r2}
 800044e:	4802      	ldr	r0, [pc, #8]	; (8000458 <__aeabi_ldivmod+0x2c>)
 8000450:	a101      	add	r1, pc, #4	; (adr r1, 8000458 <__aeabi_ldivmod+0x2c>)
 8000452:	1840      	adds	r0, r0, r1
 8000454:	9002      	str	r0, [sp, #8]
 8000456:	bd03      	pop	{r0, r1, pc}
 8000458:	ffffffd1 	.word	0xffffffd1
 800045c:	b403      	push	{r0, r1}
 800045e:	4668      	mov	r0, sp
 8000460:	b501      	push	{r0, lr}
 8000462:	9802      	ldr	r0, [sp, #8]
 8000464:	f000 f8e8 	bl	8000638 <__gnu_ldivmod_helper>
 8000468:	9b01      	ldr	r3, [sp, #4]
 800046a:	469e      	mov	lr, r3
 800046c:	b002      	add	sp, #8
 800046e:	bc0c      	pop	{r2, r3}
 8000470:	4770      	bx	lr
 8000472:	46c0      	nop			; (mov r8, r8)

08000474 <__aeabi_uldivmod>:
 8000474:	2b00      	cmp	r3, #0
 8000476:	d111      	bne.n	800049c <__aeabi_uldivmod+0x28>
 8000478:	2a00      	cmp	r2, #0
 800047a:	d10f      	bne.n	800049c <__aeabi_uldivmod+0x28>
 800047c:	2900      	cmp	r1, #0
 800047e:	d100      	bne.n	8000482 <__aeabi_uldivmod+0xe>
 8000480:	2800      	cmp	r0, #0
 8000482:	d002      	beq.n	800048a <__aeabi_uldivmod+0x16>
 8000484:	2100      	movs	r1, #0
 8000486:	43c9      	mvns	r1, r1
 8000488:	1c08      	adds	r0, r1, #0
 800048a:	b407      	push	{r0, r1, r2}
 800048c:	4802      	ldr	r0, [pc, #8]	; (8000498 <__aeabi_uldivmod+0x24>)
 800048e:	a102      	add	r1, pc, #8	; (adr r1, 8000498 <__aeabi_uldivmod+0x24>)
 8000490:	1840      	adds	r0, r0, r1
 8000492:	9002      	str	r0, [sp, #8]
 8000494:	bd03      	pop	{r0, r1, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	ffffff91 	.word	0xffffff91
 800049c:	b403      	push	{r0, r1}
 800049e:	4668      	mov	r0, sp
 80004a0:	b501      	push	{r0, lr}
 80004a2:	9802      	ldr	r0, [sp, #8]
 80004a4:	f000 f806 	bl	80004b4 <__udivmoddi4>
 80004a8:	9b01      	ldr	r3, [sp, #4]
 80004aa:	469e      	mov	lr, r3
 80004ac:	b002      	add	sp, #8
 80004ae:	bc0c      	pop	{r2, r3}
 80004b0:	4770      	bx	lr
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__udivmoddi4>:
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	464f      	mov	r7, r9
 80004b8:	4646      	mov	r6, r8
 80004ba:	46d6      	mov	lr, sl
 80004bc:	b5c0      	push	{r6, r7, lr}
 80004be:	0004      	movs	r4, r0
 80004c0:	b082      	sub	sp, #8
 80004c2:	000d      	movs	r5, r1
 80004c4:	4691      	mov	r9, r2
 80004c6:	4698      	mov	r8, r3
 80004c8:	428b      	cmp	r3, r1
 80004ca:	d82f      	bhi.n	800052c <__udivmoddi4+0x78>
 80004cc:	d02c      	beq.n	8000528 <__udivmoddi4+0x74>
 80004ce:	4641      	mov	r1, r8
 80004d0:	4648      	mov	r0, r9
 80004d2:	f000 f8cd 	bl	8000670 <__clzdi2>
 80004d6:	0029      	movs	r1, r5
 80004d8:	0006      	movs	r6, r0
 80004da:	0020      	movs	r0, r4
 80004dc:	f000 f8c8 	bl	8000670 <__clzdi2>
 80004e0:	1a33      	subs	r3, r6, r0
 80004e2:	469c      	mov	ip, r3
 80004e4:	3b20      	subs	r3, #32
 80004e6:	469a      	mov	sl, r3
 80004e8:	d500      	bpl.n	80004ec <__udivmoddi4+0x38>
 80004ea:	e076      	b.n	80005da <__udivmoddi4+0x126>
 80004ec:	464b      	mov	r3, r9
 80004ee:	4652      	mov	r2, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	001f      	movs	r7, r3
 80004f4:	464b      	mov	r3, r9
 80004f6:	4662      	mov	r2, ip
 80004f8:	4093      	lsls	r3, r2
 80004fa:	001e      	movs	r6, r3
 80004fc:	42af      	cmp	r7, r5
 80004fe:	d828      	bhi.n	8000552 <__udivmoddi4+0x9e>
 8000500:	d025      	beq.n	800054e <__udivmoddi4+0x9a>
 8000502:	4653      	mov	r3, sl
 8000504:	1ba4      	subs	r4, r4, r6
 8000506:	41bd      	sbcs	r5, r7
 8000508:	2b00      	cmp	r3, #0
 800050a:	da00      	bge.n	800050e <__udivmoddi4+0x5a>
 800050c:	e07b      	b.n	8000606 <__udivmoddi4+0x152>
 800050e:	2200      	movs	r2, #0
 8000510:	2300      	movs	r3, #0
 8000512:	9200      	str	r2, [sp, #0]
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	4652      	mov	r2, sl
 800051a:	4093      	lsls	r3, r2
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	2301      	movs	r3, #1
 8000520:	4662      	mov	r2, ip
 8000522:	4093      	lsls	r3, r2
 8000524:	9300      	str	r3, [sp, #0]
 8000526:	e018      	b.n	800055a <__udivmoddi4+0xa6>
 8000528:	4282      	cmp	r2, r0
 800052a:	d9d0      	bls.n	80004ce <__udivmoddi4+0x1a>
 800052c:	2200      	movs	r2, #0
 800052e:	2300      	movs	r3, #0
 8000530:	9200      	str	r2, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <__udivmoddi4+0x8a>
 800053a:	601c      	str	r4, [r3, #0]
 800053c:	605d      	str	r5, [r3, #4]
 800053e:	9800      	ldr	r0, [sp, #0]
 8000540:	9901      	ldr	r1, [sp, #4]
 8000542:	b002      	add	sp, #8
 8000544:	bc1c      	pop	{r2, r3, r4}
 8000546:	4690      	mov	r8, r2
 8000548:	4699      	mov	r9, r3
 800054a:	46a2      	mov	sl, r4
 800054c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800054e:	42a3      	cmp	r3, r4
 8000550:	d9d7      	bls.n	8000502 <__udivmoddi4+0x4e>
 8000552:	2200      	movs	r2, #0
 8000554:	2300      	movs	r3, #0
 8000556:	9200      	str	r2, [sp, #0]
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	4663      	mov	r3, ip
 800055c:	2b00      	cmp	r3, #0
 800055e:	d0e9      	beq.n	8000534 <__udivmoddi4+0x80>
 8000560:	07fb      	lsls	r3, r7, #31
 8000562:	4698      	mov	r8, r3
 8000564:	4641      	mov	r1, r8
 8000566:	0872      	lsrs	r2, r6, #1
 8000568:	430a      	orrs	r2, r1
 800056a:	087b      	lsrs	r3, r7, #1
 800056c:	4666      	mov	r6, ip
 800056e:	e00e      	b.n	800058e <__udivmoddi4+0xda>
 8000570:	42ab      	cmp	r3, r5
 8000572:	d101      	bne.n	8000578 <__udivmoddi4+0xc4>
 8000574:	42a2      	cmp	r2, r4
 8000576:	d80c      	bhi.n	8000592 <__udivmoddi4+0xde>
 8000578:	1aa4      	subs	r4, r4, r2
 800057a:	419d      	sbcs	r5, r3
 800057c:	2001      	movs	r0, #1
 800057e:	1924      	adds	r4, r4, r4
 8000580:	416d      	adcs	r5, r5
 8000582:	2100      	movs	r1, #0
 8000584:	3e01      	subs	r6, #1
 8000586:	1824      	adds	r4, r4, r0
 8000588:	414d      	adcs	r5, r1
 800058a:	2e00      	cmp	r6, #0
 800058c:	d006      	beq.n	800059c <__udivmoddi4+0xe8>
 800058e:	42ab      	cmp	r3, r5
 8000590:	d9ee      	bls.n	8000570 <__udivmoddi4+0xbc>
 8000592:	3e01      	subs	r6, #1
 8000594:	1924      	adds	r4, r4, r4
 8000596:	416d      	adcs	r5, r5
 8000598:	2e00      	cmp	r6, #0
 800059a:	d1f8      	bne.n	800058e <__udivmoddi4+0xda>
 800059c:	9800      	ldr	r0, [sp, #0]
 800059e:	9901      	ldr	r1, [sp, #4]
 80005a0:	4653      	mov	r3, sl
 80005a2:	1900      	adds	r0, r0, r4
 80005a4:	4169      	adcs	r1, r5
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	db23      	blt.n	80005f2 <__udivmoddi4+0x13e>
 80005aa:	002b      	movs	r3, r5
 80005ac:	4652      	mov	r2, sl
 80005ae:	40d3      	lsrs	r3, r2
 80005b0:	002a      	movs	r2, r5
 80005b2:	4664      	mov	r4, ip
 80005b4:	40e2      	lsrs	r2, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	4653      	mov	r3, sl
 80005ba:	0015      	movs	r5, r2
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db2d      	blt.n	800061c <__udivmoddi4+0x168>
 80005c0:	0026      	movs	r6, r4
 80005c2:	4657      	mov	r7, sl
 80005c4:	40be      	lsls	r6, r7
 80005c6:	0033      	movs	r3, r6
 80005c8:	0026      	movs	r6, r4
 80005ca:	4667      	mov	r7, ip
 80005cc:	40be      	lsls	r6, r7
 80005ce:	0032      	movs	r2, r6
 80005d0:	1a80      	subs	r0, r0, r2
 80005d2:	4199      	sbcs	r1, r3
 80005d4:	9000      	str	r0, [sp, #0]
 80005d6:	9101      	str	r1, [sp, #4]
 80005d8:	e7ac      	b.n	8000534 <__udivmoddi4+0x80>
 80005da:	4662      	mov	r2, ip
 80005dc:	2320      	movs	r3, #32
 80005de:	1a9b      	subs	r3, r3, r2
 80005e0:	464a      	mov	r2, r9
 80005e2:	40da      	lsrs	r2, r3
 80005e4:	4661      	mov	r1, ip
 80005e6:	0013      	movs	r3, r2
 80005e8:	4642      	mov	r2, r8
 80005ea:	408a      	lsls	r2, r1
 80005ec:	0017      	movs	r7, r2
 80005ee:	431f      	orrs	r7, r3
 80005f0:	e780      	b.n	80004f4 <__udivmoddi4+0x40>
 80005f2:	4662      	mov	r2, ip
 80005f4:	2320      	movs	r3, #32
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	4666      	mov	r6, ip
 80005fc:	409a      	lsls	r2, r3
 80005fe:	0023      	movs	r3, r4
 8000600:	40f3      	lsrs	r3, r6
 8000602:	4313      	orrs	r3, r2
 8000604:	e7d4      	b.n	80005b0 <__udivmoddi4+0xfc>
 8000606:	4662      	mov	r2, ip
 8000608:	2320      	movs	r3, #32
 800060a:	2100      	movs	r1, #0
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	2200      	movs	r2, #0
 8000610:	9100      	str	r1, [sp, #0]
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	2201      	movs	r2, #1
 8000616:	40da      	lsrs	r2, r3
 8000618:	9201      	str	r2, [sp, #4]
 800061a:	e780      	b.n	800051e <__udivmoddi4+0x6a>
 800061c:	2320      	movs	r3, #32
 800061e:	4662      	mov	r2, ip
 8000620:	0026      	movs	r6, r4
 8000622:	1a9b      	subs	r3, r3, r2
 8000624:	40de      	lsrs	r6, r3
 8000626:	002f      	movs	r7, r5
 8000628:	46b0      	mov	r8, r6
 800062a:	4666      	mov	r6, ip
 800062c:	40b7      	lsls	r7, r6
 800062e:	4646      	mov	r6, r8
 8000630:	003b      	movs	r3, r7
 8000632:	4333      	orrs	r3, r6
 8000634:	e7c8      	b.n	80005c8 <__udivmoddi4+0x114>
 8000636:	46c0      	nop			; (mov r8, r8)

08000638 <__gnu_ldivmod_helper>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	b083      	sub	sp, #12
 800063c:	0016      	movs	r6, r2
 800063e:	001f      	movs	r7, r3
 8000640:	9000      	str	r0, [sp, #0]
 8000642:	9101      	str	r1, [sp, #4]
 8000644:	f000 f84a 	bl	80006dc <__divdi3>
 8000648:	0004      	movs	r4, r0
 800064a:	000d      	movs	r5, r1
 800064c:	0002      	movs	r2, r0
 800064e:	000b      	movs	r3, r1
 8000650:	0030      	movs	r0, r6
 8000652:	0039      	movs	r1, r7
 8000654:	f000 f818 	bl	8000688 <__aeabi_lmul>
 8000658:	9a00      	ldr	r2, [sp, #0]
 800065a:	9b01      	ldr	r3, [sp, #4]
 800065c:	1a12      	subs	r2, r2, r0
 800065e:	418b      	sbcs	r3, r1
 8000660:	9908      	ldr	r1, [sp, #32]
 8000662:	0020      	movs	r0, r4
 8000664:	600a      	str	r2, [r1, #0]
 8000666:	604b      	str	r3, [r1, #4]
 8000668:	0029      	movs	r1, r5
 800066a:	b003      	add	sp, #12
 800066c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800066e:	46c0      	nop			; (mov r8, r8)

08000670 <__clzdi2>:
 8000670:	b510      	push	{r4, lr}
 8000672:	2900      	cmp	r1, #0
 8000674:	d103      	bne.n	800067e <__clzdi2+0xe>
 8000676:	f000 f909 	bl	800088c <__clzsi2>
 800067a:	3020      	adds	r0, #32
 800067c:	e002      	b.n	8000684 <__clzdi2+0x14>
 800067e:	1c08      	adds	r0, r1, #0
 8000680:	f000 f904 	bl	800088c <__clzsi2>
 8000684:	bd10      	pop	{r4, pc}
 8000686:	46c0      	nop			; (mov r8, r8)

08000688 <__aeabi_lmul>:
 8000688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800068a:	46ce      	mov	lr, r9
 800068c:	4647      	mov	r7, r8
 800068e:	0415      	lsls	r5, r2, #16
 8000690:	0c2d      	lsrs	r5, r5, #16
 8000692:	002e      	movs	r6, r5
 8000694:	b580      	push	{r7, lr}
 8000696:	0407      	lsls	r7, r0, #16
 8000698:	0c14      	lsrs	r4, r2, #16
 800069a:	0c3f      	lsrs	r7, r7, #16
 800069c:	4699      	mov	r9, r3
 800069e:	0c03      	lsrs	r3, r0, #16
 80006a0:	437e      	muls	r6, r7
 80006a2:	435d      	muls	r5, r3
 80006a4:	4367      	muls	r7, r4
 80006a6:	4363      	muls	r3, r4
 80006a8:	197f      	adds	r7, r7, r5
 80006aa:	0c34      	lsrs	r4, r6, #16
 80006ac:	19e4      	adds	r4, r4, r7
 80006ae:	469c      	mov	ip, r3
 80006b0:	42a5      	cmp	r5, r4
 80006b2:	d903      	bls.n	80006bc <__aeabi_lmul+0x34>
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	025b      	lsls	r3, r3, #9
 80006b8:	4698      	mov	r8, r3
 80006ba:	44c4      	add	ip, r8
 80006bc:	464b      	mov	r3, r9
 80006be:	4343      	muls	r3, r0
 80006c0:	4351      	muls	r1, r2
 80006c2:	0c25      	lsrs	r5, r4, #16
 80006c4:	0436      	lsls	r6, r6, #16
 80006c6:	4465      	add	r5, ip
 80006c8:	0c36      	lsrs	r6, r6, #16
 80006ca:	0424      	lsls	r4, r4, #16
 80006cc:	19a4      	adds	r4, r4, r6
 80006ce:	195b      	adds	r3, r3, r5
 80006d0:	1859      	adds	r1, r3, r1
 80006d2:	0020      	movs	r0, r4
 80006d4:	bc0c      	pop	{r2, r3}
 80006d6:	4690      	mov	r8, r2
 80006d8:	4699      	mov	r9, r3
 80006da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080006dc <__divdi3>:
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	464e      	mov	r6, r9
 80006e0:	4657      	mov	r7, sl
 80006e2:	46de      	mov	lr, fp
 80006e4:	4645      	mov	r5, r8
 80006e6:	b5e0      	push	{r5, r6, r7, lr}
 80006e8:	000f      	movs	r7, r1
 80006ea:	2100      	movs	r1, #0
 80006ec:	b083      	sub	sp, #12
 80006ee:	0006      	movs	r6, r0
 80006f0:	4689      	mov	r9, r1
 80006f2:	2f00      	cmp	r7, #0
 80006f4:	da06      	bge.n	8000704 <__divdi3+0x28>
 80006f6:	0039      	movs	r1, r7
 80006f8:	2700      	movs	r7, #0
 80006fa:	4246      	negs	r6, r0
 80006fc:	418f      	sbcs	r7, r1
 80006fe:	2101      	movs	r1, #1
 8000700:	4249      	negs	r1, r1
 8000702:	4689      	mov	r9, r1
 8000704:	2b00      	cmp	r3, #0
 8000706:	da07      	bge.n	8000718 <__divdi3+0x3c>
 8000708:	4649      	mov	r1, r9
 800070a:	43c9      	mvns	r1, r1
 800070c:	0010      	movs	r0, r2
 800070e:	4689      	mov	r9, r1
 8000710:	0019      	movs	r1, r3
 8000712:	2300      	movs	r3, #0
 8000714:	4242      	negs	r2, r0
 8000716:	418b      	sbcs	r3, r1
 8000718:	0034      	movs	r4, r6
 800071a:	003d      	movs	r5, r7
 800071c:	4692      	mov	sl, r2
 800071e:	4698      	mov	r8, r3
 8000720:	42bb      	cmp	r3, r7
 8000722:	d869      	bhi.n	80007f8 <__divdi3+0x11c>
 8000724:	d066      	beq.n	80007f4 <__divdi3+0x118>
 8000726:	4641      	mov	r1, r8
 8000728:	4650      	mov	r0, sl
 800072a:	f7ff ffa1 	bl	8000670 <__clzdi2>
 800072e:	4683      	mov	fp, r0
 8000730:	0039      	movs	r1, r7
 8000732:	0030      	movs	r0, r6
 8000734:	f7ff ff9c 	bl	8000670 <__clzdi2>
 8000738:	465b      	mov	r3, fp
 800073a:	1a1b      	subs	r3, r3, r0
 800073c:	469c      	mov	ip, r3
 800073e:	3b20      	subs	r3, #32
 8000740:	469b      	mov	fp, r3
 8000742:	d500      	bpl.n	8000746 <__divdi3+0x6a>
 8000744:	e075      	b.n	8000832 <__divdi3+0x156>
 8000746:	4651      	mov	r1, sl
 8000748:	4658      	mov	r0, fp
 800074a:	4081      	lsls	r1, r0
 800074c:	000b      	movs	r3, r1
 800074e:	4651      	mov	r1, sl
 8000750:	4660      	mov	r0, ip
 8000752:	4081      	lsls	r1, r0
 8000754:	000a      	movs	r2, r1
 8000756:	42bb      	cmp	r3, r7
 8000758:	d861      	bhi.n	800081e <__divdi3+0x142>
 800075a:	d05e      	beq.n	800081a <__divdi3+0x13e>
 800075c:	0034      	movs	r4, r6
 800075e:	003d      	movs	r5, r7
 8000760:	4659      	mov	r1, fp
 8000762:	1aa4      	subs	r4, r4, r2
 8000764:	419d      	sbcs	r5, r3
 8000766:	2900      	cmp	r1, #0
 8000768:	da00      	bge.n	800076c <__divdi3+0x90>
 800076a:	e07a      	b.n	8000862 <__divdi3+0x186>
 800076c:	2100      	movs	r1, #0
 800076e:	2000      	movs	r0, #0
 8000770:	2601      	movs	r6, #1
 8000772:	9000      	str	r0, [sp, #0]
 8000774:	9101      	str	r1, [sp, #4]
 8000776:	4659      	mov	r1, fp
 8000778:	408e      	lsls	r6, r1
 800077a:	9601      	str	r6, [sp, #4]
 800077c:	4661      	mov	r1, ip
 800077e:	2601      	movs	r6, #1
 8000780:	408e      	lsls	r6, r1
 8000782:	4661      	mov	r1, ip
 8000784:	9600      	str	r6, [sp, #0]
 8000786:	2900      	cmp	r1, #0
 8000788:	d050      	beq.n	800082c <__divdi3+0x150>
 800078a:	07d9      	lsls	r1, r3, #31
 800078c:	0856      	lsrs	r6, r2, #1
 800078e:	085f      	lsrs	r7, r3, #1
 8000790:	430e      	orrs	r6, r1
 8000792:	4663      	mov	r3, ip
 8000794:	e00e      	b.n	80007b4 <__divdi3+0xd8>
 8000796:	42af      	cmp	r7, r5
 8000798:	d101      	bne.n	800079e <__divdi3+0xc2>
 800079a:	42a6      	cmp	r6, r4
 800079c:	d80c      	bhi.n	80007b8 <__divdi3+0xdc>
 800079e:	1ba4      	subs	r4, r4, r6
 80007a0:	41bd      	sbcs	r5, r7
 80007a2:	2101      	movs	r1, #1
 80007a4:	1924      	adds	r4, r4, r4
 80007a6:	416d      	adcs	r5, r5
 80007a8:	2200      	movs	r2, #0
 80007aa:	3b01      	subs	r3, #1
 80007ac:	1864      	adds	r4, r4, r1
 80007ae:	4155      	adcs	r5, r2
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d006      	beq.n	80007c2 <__divdi3+0xe6>
 80007b4:	42af      	cmp	r7, r5
 80007b6:	d9ee      	bls.n	8000796 <__divdi3+0xba>
 80007b8:	3b01      	subs	r3, #1
 80007ba:	1924      	adds	r4, r4, r4
 80007bc:	416d      	adcs	r5, r5
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d1f8      	bne.n	80007b4 <__divdi3+0xd8>
 80007c2:	9800      	ldr	r0, [sp, #0]
 80007c4:	9901      	ldr	r1, [sp, #4]
 80007c6:	465b      	mov	r3, fp
 80007c8:	1900      	adds	r0, r0, r4
 80007ca:	4169      	adcs	r1, r5
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	db3d      	blt.n	800084c <__divdi3+0x170>
 80007d0:	002e      	movs	r6, r5
 80007d2:	40de      	lsrs	r6, r3
 80007d4:	4663      	mov	r3, ip
 80007d6:	002c      	movs	r4, r5
 80007d8:	40dc      	lsrs	r4, r3
 80007da:	465b      	mov	r3, fp
 80007dc:	2b00      	cmp	r3, #0
 80007de:	db4b      	blt.n	8000878 <__divdi3+0x19c>
 80007e0:	0034      	movs	r4, r6
 80007e2:	465d      	mov	r5, fp
 80007e4:	40ac      	lsls	r4, r5
 80007e6:	0023      	movs	r3, r4
 80007e8:	4664      	mov	r4, ip
 80007ea:	40a6      	lsls	r6, r4
 80007ec:	0032      	movs	r2, r6
 80007ee:	1a80      	subs	r0, r0, r2
 80007f0:	4199      	sbcs	r1, r3
 80007f2:	e003      	b.n	80007fc <__divdi3+0x120>
 80007f4:	42b2      	cmp	r2, r6
 80007f6:	d996      	bls.n	8000726 <__divdi3+0x4a>
 80007f8:	2000      	movs	r0, #0
 80007fa:	2100      	movs	r1, #0
 80007fc:	464b      	mov	r3, r9
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <__divdi3+0x130>
 8000802:	0003      	movs	r3, r0
 8000804:	000c      	movs	r4, r1
 8000806:	2100      	movs	r1, #0
 8000808:	4258      	negs	r0, r3
 800080a:	41a1      	sbcs	r1, r4
 800080c:	b003      	add	sp, #12
 800080e:	bc3c      	pop	{r2, r3, r4, r5}
 8000810:	4690      	mov	r8, r2
 8000812:	4699      	mov	r9, r3
 8000814:	46a2      	mov	sl, r4
 8000816:	46ab      	mov	fp, r5
 8000818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800081a:	42b1      	cmp	r1, r6
 800081c:	d99e      	bls.n	800075c <__divdi3+0x80>
 800081e:	2100      	movs	r1, #0
 8000820:	2000      	movs	r0, #0
 8000822:	9000      	str	r0, [sp, #0]
 8000824:	9101      	str	r1, [sp, #4]
 8000826:	4661      	mov	r1, ip
 8000828:	2900      	cmp	r1, #0
 800082a:	d1ae      	bne.n	800078a <__divdi3+0xae>
 800082c:	9800      	ldr	r0, [sp, #0]
 800082e:	9901      	ldr	r1, [sp, #4]
 8000830:	e7e4      	b.n	80007fc <__divdi3+0x120>
 8000832:	2320      	movs	r3, #32
 8000834:	4662      	mov	r2, ip
 8000836:	4651      	mov	r1, sl
 8000838:	1a9b      	subs	r3, r3, r2
 800083a:	40d9      	lsrs	r1, r3
 800083c:	4640      	mov	r0, r8
 800083e:	9100      	str	r1, [sp, #0]
 8000840:	4661      	mov	r1, ip
 8000842:	4088      	lsls	r0, r1
 8000844:	0003      	movs	r3, r0
 8000846:	9900      	ldr	r1, [sp, #0]
 8000848:	430b      	orrs	r3, r1
 800084a:	e780      	b.n	800074e <__divdi3+0x72>
 800084c:	4662      	mov	r2, ip
 800084e:	2320      	movs	r3, #32
 8000850:	1a9b      	subs	r3, r3, r2
 8000852:	002a      	movs	r2, r5
 8000854:	409a      	lsls	r2, r3
 8000856:	0026      	movs	r6, r4
 8000858:	0013      	movs	r3, r2
 800085a:	4662      	mov	r2, ip
 800085c:	40d6      	lsrs	r6, r2
 800085e:	431e      	orrs	r6, r3
 8000860:	e7b8      	b.n	80007d4 <__divdi3+0xf8>
 8000862:	4661      	mov	r1, ip
 8000864:	2620      	movs	r6, #32
 8000866:	2701      	movs	r7, #1
 8000868:	1a76      	subs	r6, r6, r1
 800086a:	2000      	movs	r0, #0
 800086c:	2100      	movs	r1, #0
 800086e:	40f7      	lsrs	r7, r6
 8000870:	9000      	str	r0, [sp, #0]
 8000872:	9101      	str	r1, [sp, #4]
 8000874:	9701      	str	r7, [sp, #4]
 8000876:	e781      	b.n	800077c <__divdi3+0xa0>
 8000878:	4667      	mov	r7, ip
 800087a:	2320      	movs	r3, #32
 800087c:	4662      	mov	r2, ip
 800087e:	0035      	movs	r5, r6
 8000880:	40bc      	lsls	r4, r7
 8000882:	1a9b      	subs	r3, r3, r2
 8000884:	40dd      	lsrs	r5, r3
 8000886:	0023      	movs	r3, r4
 8000888:	432b      	orrs	r3, r5
 800088a:	e7ad      	b.n	80007e8 <__divdi3+0x10c>

0800088c <__clzsi2>:
 800088c:	211c      	movs	r1, #28
 800088e:	2301      	movs	r3, #1
 8000890:	041b      	lsls	r3, r3, #16
 8000892:	4298      	cmp	r0, r3
 8000894:	d301      	bcc.n	800089a <__clzsi2+0xe>
 8000896:	0c00      	lsrs	r0, r0, #16
 8000898:	3910      	subs	r1, #16
 800089a:	0a1b      	lsrs	r3, r3, #8
 800089c:	4298      	cmp	r0, r3
 800089e:	d301      	bcc.n	80008a4 <__clzsi2+0x18>
 80008a0:	0a00      	lsrs	r0, r0, #8
 80008a2:	3908      	subs	r1, #8
 80008a4:	091b      	lsrs	r3, r3, #4
 80008a6:	4298      	cmp	r0, r3
 80008a8:	d301      	bcc.n	80008ae <__clzsi2+0x22>
 80008aa:	0900      	lsrs	r0, r0, #4
 80008ac:	3904      	subs	r1, #4
 80008ae:	a202      	add	r2, pc, #8	; (adr r2, 80008b8 <__clzsi2+0x2c>)
 80008b0:	5c10      	ldrb	r0, [r2, r0]
 80008b2:	1840      	adds	r0, r0, r1
 80008b4:	4770      	bx	lr
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	02020304 	.word	0x02020304
 80008bc:	01010101 	.word	0x01010101
	...

080008c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008c8:	b570      	push	{r4, r5, r6, lr}
 80008ca:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008cc:	2214      	movs	r2, #20
 80008ce:	2100      	movs	r1, #0
 80008d0:	a803      	add	r0, sp, #12
 80008d2:	f002 fcab 	bl	800322c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d6:	2004      	movs	r0, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d8:	2401      	movs	r4, #1

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin, GPIO_PIN_RESET);
 80008da:	25a0      	movs	r5, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008dc:	4b17      	ldr	r3, [pc, #92]	; (800093c <MX_GPIO_Init+0x74>)
  HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin, GPIO_PIN_RESET);
 80008de:	05ed      	lsls	r5, r5, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  /*Configure GPIO pins : EN_BAT_MEAS_Pin EN_VCC3V3s_Pin */
  GPIO_InitStruct.Pin = EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2600      	movs	r6, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e4:	4301      	orrs	r1, r0
 80008e6:	62d9      	str	r1, [r3, #44]	; 0x2c
 80008e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin, GPIO_PIN_RESET);
 80008ea:	2190      	movs	r1, #144	; 0x90
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ec:	4002      	ands	r2, r0
 80008ee:	9201      	str	r2, [sp, #4]
 80008f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin, GPIO_PIN_RESET);
 80008f4:	0028      	movs	r0, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4322      	orrs	r2, r4
 80008f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80008fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4023      	ands	r3, r4
 8000900:	9302      	str	r3, [sp, #8]
 8000902:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin, GPIO_PIN_RESET);
 8000904:	f001 f940 	bl	8001b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, WAKE_DS_WISOL_Pin|RST_WISOL_Pin, GPIO_PIN_SET);
 8000908:	0022      	movs	r2, r4
 800090a:	0028      	movs	r0, r5
 800090c:	2160      	movs	r1, #96	; 0x60
 800090e:	f001 f93b 	bl	8001b88 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin;
 8000912:	2390      	movs	r3, #144	; 0x90
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000914:	a903      	add	r1, sp, #12
 8000916:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = EN_BAT_MEAS_Pin|EN_VCC3V3s_Pin;
 8000918:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091a:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800091c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000920:	f001 f886 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : WAKE_DS_WISOL_Pin RST_WISOL_Pin */
  GPIO_InitStruct.Pin = WAKE_DS_WISOL_Pin|RST_WISOL_Pin;
 8000924:	2360      	movs	r3, #96	; 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000926:	a903      	add	r1, sp, #12
 8000928:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = WAKE_DS_WISOL_Pin|RST_WISOL_Pin;
 800092a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092c:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800092e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	f001 f87d 	bl	8001a30 <HAL_GPIO_Init>
}
 8000936:	b008      	add	sp, #32
 8000938:	bd70      	pop	{r4, r5, r6, pc}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	40021000 	.word	0x40021000

08000940 <MX_ADC_Init>:
{
 8000940:	b513      	push	{r0, r1, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8000942:	2208      	movs	r2, #8
 8000944:	2100      	movs	r1, #0
 8000946:	4668      	mov	r0, sp
 8000948:	f002 fc70 	bl	800322c <memset>
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800094c:	2280      	movs	r2, #128	; 0x80
  hadc.Instance = ADC1;
 800094e:	4c18      	ldr	r4, [pc, #96]	; (80009b0 <MX_ADC_Init+0x70>)
 8000950:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <MX_ADC_Init+0x74>)
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000952:	05d2      	lsls	r2, r2, #23
 8000954:	6062      	str	r2, [r4, #4]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000956:	2201      	movs	r2, #1
  hadc.Instance = ADC1;
 8000958:	6023      	str	r3, [r4, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800095a:	2300      	movs	r3, #0
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800095c:	6122      	str	r2, [r4, #16]
  hadc.Init.ContinuousConvMode = DISABLE;
 800095e:	18a2      	adds	r2, r4, r2
 8000960:	77d3      	strb	r3, [r2, #31]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000962:	1ca2      	adds	r2, r4, #2
 8000964:	77d3      	strb	r3, [r2, #31]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000966:	22c2      	movs	r2, #194	; 0xc2
 8000968:	32ff      	adds	r2, #255	; 0xff
 800096a:	6262      	str	r2, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800096c:	0022      	movs	r2, r4
 800096e:	322c      	adds	r2, #44	; 0x2c
 8000970:	7013      	strb	r3, [r2, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000972:	2204      	movs	r2, #4
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000974:	0020      	movs	r0, r4
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000976:	6162      	str	r2, [r4, #20]
  hadc.Init.OversamplingMode = DISABLE;
 8000978:	63e3      	str	r3, [r4, #60]	; 0x3c
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800097a:	60a3      	str	r3, [r4, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800097c:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800097e:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000980:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000982:	6323      	str	r3, [r4, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000984:	61a3      	str	r3, [r4, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000986:	6363      	str	r3, [r4, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000988:	61e3      	str	r3, [r4, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800098a:	f000 fe41 	bl	8001610 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_1;
 800098e:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <MX_ADC_Init+0x78>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000990:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_1;
 8000992:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000994:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000996:	0020      	movs	r0, r4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000998:	015b      	lsls	r3, r3, #5
 800099a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800099c:	f000 ffbc 	bl	8001918 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_3;
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <MX_ADC_Init+0x7c>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009a2:	4669      	mov	r1, sp
 80009a4:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 80009a6:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009a8:	f000 ffb6 	bl	8001918 <HAL_ADC_ConfigChannel>
}
 80009ac:	bd13      	pop	{r0, r1, r4, pc}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	200003fc 	.word	0x200003fc
 80009b4:	40012400 	.word	0x40012400
 80009b8:	04000002 	.word	0x04000002
 80009bc:	0c000008 	.word	0x0c000008

080009c0 <MX_LPUART1_UART_Init>:
  hlpuart1.Instance = LPUART1;
 80009c0:	4809      	ldr	r0, [pc, #36]	; (80009e8 <MX_LPUART1_UART_Init+0x28>)
 80009c2:	4b0a      	ldr	r3, [pc, #40]	; (80009ec <MX_LPUART1_UART_Init+0x2c>)
{
 80009c4:	b510      	push	{r4, lr}
  hlpuart1.Instance = LPUART1;
 80009c6:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 9600;
 80009c8:	2396      	movs	r3, #150	; 0x96
 80009ca:	019b      	lsls	r3, r3, #6
 80009cc:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80009ce:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d0:	2300      	movs	r3, #0
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80009d2:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d4:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80009d6:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80009d8:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009da:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009dc:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009de:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80009e0:	f002 fa90 	bl	8002f04 <HAL_UART_Init>
}
 80009e4:	bd10      	pop	{r4, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	20000350 	.word	0x20000350
 80009ec:	40004800 	.word	0x40004800

080009f0 <stm32l_lowPowerSetup>:
	__HAL_RCC_PWR_CLK_ENABLE(); // Enable Power Control clock
 80009f0:	2380      	movs	r3, #128	; 0x80
{
 80009f2:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009f4:	2601      	movs	r6, #1
	__HAL_RCC_PWR_CLK_ENABLE(); // Enable Power Control clock
 80009f6:	4c1e      	ldr	r4, [pc, #120]	; (8000a70 <stm32l_lowPowerSetup+0x80>)
 80009f8:	055b      	lsls	r3, r3, #21
 80009fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
{
 80009fc:	b088      	sub	sp, #32
	__HAL_RCC_PWR_CLK_ENABLE(); // Enable Power Control clock
 80009fe:	4313      	orrs	r3, r2
 8000a00:	63a3      	str	r3, [r4, #56]	; 0x38
	HAL_PWR_EnableBkUpAccess (); //Enable access to the backup domain (RTC registers, RTC backup data registers).
 8000a02:	f001 f8d3 	bl	8001bac <HAL_PWR_EnableBkUpAccess>
	HAL_PWREx_EnableUltraLowPower(); // Ultra low power mode
 8000a06:	f001 f901 	bl	8001c0c <HAL_PWREx_EnableUltraLowPower>
	HAL_PWREx_EnableFastWakeUp(); // Fast wake-up for ultra low power mode
 8000a0a:	f001 f8f5 	bl	8001bf8 <HAL_PWREx_EnableFastWakeUp>
	GPIO_InitTypeDef GPIO_InitStructure = {0};
 8000a0e:	220c      	movs	r2, #12
 8000a10:	2100      	movs	r1, #0
 8000a12:	a805      	add	r0, sp, #20
 8000a14:	f002 fc0a 	bl	800322c <memset>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a18:	2102      	movs	r1, #2
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1a:	2504      	movs	r5, #4
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a1e:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a20:	4333      	orrs	r3, r6
 8000a22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a26:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a28:	4033      	ands	r3, r6
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a30:	430a      	orrs	r2, r1
 8000a32:	62e2      	str	r2, [r4, #44]	; 0x2c
 8000a34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a36:	400b      	ands	r3, r1
 8000a38:	9301      	str	r3, [sp, #4]
 8000a3a:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a3e:	a903      	add	r1, sp, #12
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a40:	432b      	orrs	r3, r5
 8000a42:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a46:	402b      	ands	r3, r5
 8000a48:	9302      	str	r3, [sp, #8]
 8000a4a:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_13|GPIO_PIN_14;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <stm32l_lowPowerSetup+0x84>)
 8000a4e:	9303      	str	r3, [sp, #12]
	GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 8000a50:	2303      	movs	r3, #3
 8000a52:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a54:	f000 ffec 	bl	8001a30 <HAL_GPIO_Init>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000a58:	4b07      	ldr	r3, [pc, #28]	; (8000a78 <stm32l_lowPowerSetup+0x88>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4315      	orrs	r5, r2
 8000a5e:	601d      	str	r5, [r3, #0]
	HAL_SuspendTick();
 8000a60:	f000 fd20 	bl	80014a4 <HAL_SuspendTick>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000a64:	0031      	movs	r1, r6
 8000a66:	0030      	movs	r0, r6
 8000a68:	f001 f8aa 	bl	8001bc0 <HAL_PWR_EnterSTOPMode>
}
 8000a6c:	b008      	add	sp, #32
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	40021000 	.word	0x40021000
 8000a74:	000060f0 	.word	0x000060f0
 8000a78:	40007000 	.word	0x40007000

08000a7c <UPDATE_FREQUENCY_MESSAGE>:
void UPDATE_FREQUENCY_MESSAGE(void){
 8000a7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	hora_ref[0] = RX_UART_BUFFER[22];
 8000a7e:	4669      	mov	r1, sp
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <UPDATE_FREQUENCY_MESSAGE+0x50>)
	frequency_msg[0] = RX_UART_BUFFER[23];
 8000a82:	a801      	add	r0, sp, #4
	hora_ref[0] = RX_UART_BUFFER[22];
 8000a84:	7d9a      	ldrb	r2, [r3, #22]
 8000a86:	700a      	strb	r2, [r1, #0]
	frequency_msg[0] = RX_UART_BUFFER[23];
 8000a88:	7dda      	ldrb	r2, [r3, #23]
	freq = (int)strtol(frequency_msg, NULL, 16);
 8000a8a:	2100      	movs	r1, #0
	frequency_msg[0] = RX_UART_BUFFER[23];
 8000a8c:	7002      	strb	r2, [r0, #0]
	frequency_msg[1] = RX_UART_BUFFER[25];
 8000a8e:	7e5b      	ldrb	r3, [r3, #25]
	freq = (int)strtol(frequency_msg, NULL, 16);
 8000a90:	2210      	movs	r2, #16
	frequency_msg[1] = RX_UART_BUFFER[25];
 8000a92:	7043      	strb	r3, [r0, #1]
	freq = (int)strtol(frequency_msg, NULL, 16);
 8000a94:	f002 fd26 	bl	80034e4 <strtol>
	HORA = (int)strtol(hora_ref, NULL, 16);
 8000a98:	2210      	movs	r2, #16
	freq = (int)strtol(frequency_msg, NULL, 16);
 8000a9a:	0004      	movs	r4, r0
	HORA = (int)strtol(hora_ref, NULL, 16);
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4668      	mov	r0, sp
 8000aa0:	f002 fd20 	bl	80034e4 <strtol>
	if ((freq > 0) & (freq <= 24)){
 8000aa4:	1e62      	subs	r2, r4, #1
	HORA = (int)strtol(hora_ref, NULL, 16);
 8000aa6:	0003      	movs	r3, r0
	if ((freq > 0) & (freq <= 24)){
 8000aa8:	2a17      	cmp	r2, #23
 8000aaa:	d80c      	bhi.n	8000ac6 <UPDATE_FREQUENCY_MESSAGE+0x4a>
		HOUR_EVERY_MSG = freq;
 8000aac:	4a08      	ldr	r2, [pc, #32]	; (8000ad0 <UPDATE_FREQUENCY_MESSAGE+0x54>)
 8000aae:	4d09      	ldr	r5, [pc, #36]	; (8000ad4 <UPDATE_FREQUENCY_MESSAGE+0x58>)
 8000ab0:	6014      	str	r4, [r2, #0]
		if (ts.tm_hour >= HORA){
 8000ab2:	4a09      	ldr	r2, [pc, #36]	; (8000ad8 <UPDATE_FREQUENCY_MESSAGE+0x5c>)
 8000ab4:	6892      	ldr	r2, [r2, #8]
 8000ab6:	1a10      	subs	r0, r2, r0
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	db05      	blt.n	8000ac8 <UPDATE_FREQUENCY_MESSAGE+0x4c>
			SUM_HOUR = (ts.tm_hour - HORA + 24) % HOUR_EVERY_MSG;
 8000abc:	0021      	movs	r1, r4
 8000abe:	f7ff fcaf 	bl	8000420 <__aeabi_idivmod>
 8000ac2:	b2c9      	uxtb	r1, r1
 8000ac4:	7029      	strb	r1, [r5, #0]
}
 8000ac6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
			SUM_HOUR = (ts.tm_hour - HORA + 24) % HOUR_EVERY_MSG;
 8000ac8:	3018      	adds	r0, #24
 8000aca:	e7f7      	b.n	8000abc <UPDATE_FREQUENCY_MESSAGE+0x40>
 8000acc:	20000308 	.word	0x20000308
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	200003d1 	.word	0x200003d1
 8000ad8:	20000328 	.word	0x20000328

08000adc <UPDATE_UTC>:
void UPDATE_UTC(){
 8000adc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	utc[0] = RX_UART_BUFFER[20];
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <UPDATE_UTC+0x44>)
 8000ae0:	a801      	add	r0, sp, #4
 8000ae2:	7d1a      	ldrb	r2, [r3, #20]
 8000ae4:	4c0f      	ldr	r4, [pc, #60]	; (8000b24 <UPDATE_UTC+0x48>)
 8000ae6:	7002      	strb	r2, [r0, #0]
		if (RX_UART_BUFFER[19] == '0'){
 8000ae8:	7cdb      	ldrb	r3, [r3, #19]
 8000aea:	2b30      	cmp	r3, #48	; 0x30
 8000aec:	d10c      	bne.n	8000b08 <UPDATE_UTC+0x2c>
			ts.tm_hour += (int)strtol(utc, NULL, 16);
 8000aee:	2210      	movs	r2, #16
 8000af0:	2100      	movs	r1, #0
 8000af2:	f002 fcf7 	bl	80034e4 <strtol>
 8000af6:	68a3      	ldr	r3, [r4, #8]
 8000af8:	1818      	adds	r0, r3, r0
 8000afa:	60a0      	str	r0, [r4, #8]
		ts.tm_hour = ts.tm_hour % 24;
 8000afc:	68a0      	ldr	r0, [r4, #8]
 8000afe:	2118      	movs	r1, #24
 8000b00:	f7ff fc8e 	bl	8000420 <__aeabi_idivmod>
 8000b04:	60a1      	str	r1, [r4, #8]
}
 8000b06:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
		}else if (RX_UART_BUFFER[19] == '1'){
 8000b08:	2b31      	cmp	r3, #49	; 0x31
 8000b0a:	d1f7      	bne.n	8000afc <UPDATE_UTC+0x20>
			ts.tm_hour =ts.tm_hour - (int)strtol(utc, NULL, 16) + 24;
 8000b0c:	2210      	movs	r2, #16
 8000b0e:	2100      	movs	r1, #0
 8000b10:	68a5      	ldr	r5, [r4, #8]
 8000b12:	f002 fce7 	bl	80034e4 <strtol>
 8000b16:	1a2d      	subs	r5, r5, r0
 8000b18:	3518      	adds	r5, #24
 8000b1a:	60a5      	str	r5, [r4, #8]
 8000b1c:	e7ee      	b.n	8000afc <UPDATE_UTC+0x20>
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	20000308 	.word	0x20000308
 8000b24:	20000328 	.word	0x20000328

08000b28 <UPDATE_RTC_TIME>:
void UPDATE_RTC_TIME(){
 8000b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    sTime.Hours = ts.tm_hour + (int)(ts.tm_hour/10)*6;
 8000b2a:	4e12      	ldr	r6, [pc, #72]	; (8000b74 <UPDATE_RTC_TIME+0x4c>)
 8000b2c:	210a      	movs	r1, #10
 8000b2e:	68b7      	ldr	r7, [r6, #8]
 8000b30:	2406      	movs	r4, #6
 8000b32:	0038      	movs	r0, r7
 8000b34:	f7ff fb8e 	bl	8000254 <__divsi3>
 8000b38:	4360      	muls	r0, r4
 8000b3a:	4d0f      	ldr	r5, [pc, #60]	; (8000b78 <UPDATE_RTC_TIME+0x50>)
 8000b3c:	19c0      	adds	r0, r0, r7
    sTime.Minutes = ts.tm_min + (int)(ts.tm_min/10)*6;
 8000b3e:	6877      	ldr	r7, [r6, #4]
    sTime.Hours = ts.tm_hour + (int)(ts.tm_hour/10)*6;
 8000b40:	7028      	strb	r0, [r5, #0]
    sTime.Minutes = ts.tm_min + (int)(ts.tm_min/10)*6;
 8000b42:	210a      	movs	r1, #10
 8000b44:	0038      	movs	r0, r7
 8000b46:	f7ff fb85 	bl	8000254 <__divsi3>
 8000b4a:	4360      	muls	r0, r4
    sTime.Seconds = ts.tm_sec + (int)(ts.tm_sec/10)*6;
 8000b4c:	6836      	ldr	r6, [r6, #0]
    sTime.Minutes = ts.tm_min + (int)(ts.tm_min/10)*6;
 8000b4e:	19c0      	adds	r0, r0, r7
 8000b50:	7068      	strb	r0, [r5, #1]
    sTime.Seconds = ts.tm_sec + (int)(ts.tm_sec/10)*6;
 8000b52:	210a      	movs	r1, #10
 8000b54:	0030      	movs	r0, r6
 8000b56:	f7ff fb7d 	bl	8000254 <__divsi3>
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b5a:	2300      	movs	r3, #0
    sTime.Seconds = ts.tm_sec + (int)(ts.tm_sec/10)*6;
 8000b5c:	4344      	muls	r4, r0
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b5e:	0029      	movs	r1, r5
    sTime.Seconds = ts.tm_sec + (int)(ts.tm_sec/10)*6;
 8000b60:	19a4      	adds	r4, r4, r6
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b62:	2201      	movs	r2, #1
 8000b64:	4805      	ldr	r0, [pc, #20]	; (8000b7c <UPDATE_RTC_TIME+0x54>)
    sTime.Seconds = ts.tm_sec + (int)(ts.tm_sec/10)*6;
 8000b66:	70ac      	strb	r4, [r5, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b68:	60eb      	str	r3, [r5, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b6a:	612b      	str	r3, [r5, #16]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b6c:	f001 fd4a 	bl	8002604 <HAL_RTC_SetTime>
}
 8000b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	20000328 	.word	0x20000328
 8000b78:	200002f4 	.word	0x200002f4
 8000b7c:	200003d4 	.word	0x200003d4

08000b80 <CHECK_RECEPTION_OK>:
    FLAG_T UART_OK = TRUE;
 8000b80:	2001      	movs	r0, #1
    for (i=29;i>=7;i-=3){
 8000b82:	231d      	movs	r3, #29
        if ((RX_UART_BUFFER[i] < '0') | (RX_UART_BUFFER[i] > 'F')){
 8000b84:	4907      	ldr	r1, [pc, #28]	; (8000ba4 <CHECK_RECEPTION_OK+0x24>)
 8000b86:	5cca      	ldrb	r2, [r1, r3]
 8000b88:	3a30      	subs	r2, #48	; 0x30
 8000b8a:	2a16      	cmp	r2, #22
 8000b8c:	d900      	bls.n	8000b90 <CHECK_RECEPTION_OK+0x10>
            UART_OK = FALSE;
 8000b8e:	2000      	movs	r0, #0
        if ((RX_UART_BUFFER[i-1] < '0') | (RX_UART_BUFFER[i-1] > 'F')){
 8000b90:	1e5a      	subs	r2, r3, #1
 8000b92:	5c8a      	ldrb	r2, [r1, r2]
 8000b94:	3a30      	subs	r2, #48	; 0x30
 8000b96:	2a16      	cmp	r2, #22
 8000b98:	d900      	bls.n	8000b9c <CHECK_RECEPTION_OK+0x1c>
            UART_OK = FALSE;
 8000b9a:	2000      	movs	r0, #0
    for (i=29;i>=7;i-=3){
 8000b9c:	3b03      	subs	r3, #3
 8000b9e:	2b05      	cmp	r3, #5
 8000ba0:	d1f1      	bne.n	8000b86 <CHECK_RECEPTION_OK+0x6>
}
 8000ba2:	4770      	bx	lr
 8000ba4:	20000308 	.word	0x20000308

08000ba8 <DECODED_TIME>:
void DECODED_TIME(){
 8000ba8:	b510      	push	{r4, lr}
	  timeraw[0] = RX_UART_BUFFER[7];
 8000baa:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <DECODED_TIME+0x50>)
 8000bac:	4813      	ldr	r0, [pc, #76]	; (8000bfc <DECODED_TIME+0x54>)
 8000bae:	79da      	ldrb	r2, [r3, #7]
	  number = (time_t)strtol(timeraw, NULL, 16);
 8000bb0:	2100      	movs	r1, #0
	  timeraw[0] = RX_UART_BUFFER[7];
 8000bb2:	7002      	strb	r2, [r0, #0]
	  timeraw[1] = RX_UART_BUFFER[8];
 8000bb4:	7a1a      	ldrb	r2, [r3, #8]
 8000bb6:	7042      	strb	r2, [r0, #1]
	  timeraw[2] = RX_UART_BUFFER[10];
 8000bb8:	7a9a      	ldrb	r2, [r3, #10]
 8000bba:	7082      	strb	r2, [r0, #2]
	  timeraw[3] = RX_UART_BUFFER[11];
 8000bbc:	7ada      	ldrb	r2, [r3, #11]
 8000bbe:	70c2      	strb	r2, [r0, #3]
	  timeraw[4] = RX_UART_BUFFER[13];
 8000bc0:	7b5a      	ldrb	r2, [r3, #13]
 8000bc2:	7102      	strb	r2, [r0, #4]
	  timeraw[5] = RX_UART_BUFFER[14];
 8000bc4:	7b9a      	ldrb	r2, [r3, #14]
 8000bc6:	7142      	strb	r2, [r0, #5]
	  timeraw[6] = RX_UART_BUFFER[16];
 8000bc8:	7c1a      	ldrb	r2, [r3, #16]
 8000bca:	7182      	strb	r2, [r0, #6]
	  timeraw[7] = RX_UART_BUFFER[17];
 8000bcc:	7c5b      	ldrb	r3, [r3, #17]
	  number = (time_t)strtol(timeraw, NULL, 16);
 8000bce:	2210      	movs	r2, #16
	  timeraw[7] = RX_UART_BUFFER[17];
 8000bd0:	71c3      	strb	r3, [r0, #7]
	  number = (time_t)strtol(timeraw, NULL, 16);
 8000bd2:	f002 fc87 	bl	80034e4 <strtol>
 8000bd6:	4a0a      	ldr	r2, [pc, #40]	; (8000c00 <DECODED_TIME+0x58>)
 8000bd8:	6010      	str	r0, [r2, #0]
 8000bda:	17c0      	asrs	r0, r0, #31
 8000bdc:	6050      	str	r0, [r2, #4]
	  ts = *localtime(&number);
 8000bde:	0010      	movs	r0, r2
 8000be0:	f002 fa08 	bl	8002ff4 <localtime>
 8000be4:	4a07      	ldr	r2, [pc, #28]	; (8000c04 <DECODED_TIME+0x5c>)
 8000be6:	0013      	movs	r3, r2
 8000be8:	c816      	ldmia	r0!, {r1, r2, r4}
 8000bea:	c316      	stmia	r3!, {r1, r2, r4}
 8000bec:	c816      	ldmia	r0!, {r1, r2, r4}
 8000bee:	c316      	stmia	r3!, {r1, r2, r4}
 8000bf0:	c816      	ldmia	r0!, {r1, r2, r4}
 8000bf2:	c316      	stmia	r3!, {r1, r2, r4}
}
 8000bf4:	bd10      	pop	{r4, pc}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	20000308 	.word	0x20000308
 8000bfc:	2000029c 	.word	0x2000029c
 8000c00:	20000260 	.word	0x20000260
 8000c04:	20000328 	.word	0x20000328

08000c08 <HAL_RTC_AlarmAEventCallback>:
  if (SUM_HOUR == HOUR_EVERY_MSG - 1){
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_RTC_AlarmAEventCallback+0x24>)
 8000c0a:	4a09      	ldr	r2, [pc, #36]	; (8000c30 <HAL_RTC_AlarmAEventCallback+0x28>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	7811      	ldrb	r1, [r2, #0]
 8000c10:	3b01      	subs	r3, #1
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d105      	bne.n	8000c22 <HAL_RTC_AlarmAEventCallback+0x1a>
	 time_flag = TRUE;
 8000c16:	2101      	movs	r1, #1
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8000c1a:	7019      	strb	r1, [r3, #0]
	 SUM_HOUR = 0;
 8000c1c:	2300      	movs	r3, #0
	 SUM_HOUR++;
 8000c1e:	7013      	strb	r3, [r2, #0]
}
 8000c20:	4770      	bx	lr
	 SUM_HOUR++;
 8000c22:	7813      	ldrb	r3, [r2, #0]
 8000c24:	3301      	adds	r3, #1
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	e7f9      	b.n	8000c1e <HAL_RTC_AlarmAEventCallback+0x16>
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	200003d1 	.word	0x200003d1
 8000c34:	200003d0 	.word	0x200003d0

08000c38 <COUNTER_CONSUMER>:
	SUM_DEC++;
 8000c38:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <COUNTER_CONSUMER+0x18>)
 8000c3a:	7813      	ldrb	r3, [r2, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	7013      	strb	r3, [r2, #0]
	SUM_COUNTER--;
 8000c42:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <COUNTER_CONSUMER+0x1c>)
 8000c44:	7813      	ldrb	r3, [r2, #0]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	7013      	strb	r3, [r2, #0]
}
 8000c4c:	4770      	bx	lr
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	200002a4 	.word	0x200002a4
 8000c54:	2000034c 	.word	0x2000034c

08000c58 <HAL_GPIO_EXTI_Callback>:
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000c58:	2304      	movs	r3, #4
 8000c5a:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <HAL_GPIO_EXTI_Callback+0x14>)
{
 8000c5c:	b510      	push	{r4, lr}
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000c5e:	6811      	ldr	r1, [r2, #0]
 8000c60:	430b      	orrs	r3, r1
 8000c62:	6013      	str	r3, [r2, #0]
  COUNTER_CONSUMER();
 8000c64:	f7ff ffe8 	bl	8000c38 <COUNTER_CONSUMER>
}
 8000c68:	bd10      	pop	{r4, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	40007000 	.word	0x40007000

08000c70 <TRANSMIT_WSSFM10R2AT>:
void TRANSMIT_WSSFM10R2AT(char * buff, int ArrayLength){
 8000c70:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000c72:	0006      	movs	r6, r0
 8000c74:	000d      	movs	r5, r1
	sprintf(AT_COMANDO,"AT$RC\r\n");
 8000c76:	a801      	add	r0, sp, #4
 8000c78:	4919      	ldr	r1, [pc, #100]	; (8000ce0 <TRANSMIT_WSSFM10R2AT+0x70>)
 8000c7a:	f002 fb99 	bl	80033b0 <strcpy>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT_COMANDO,(uint16_t)strlen(AT_COMANDO),(uint32_t)100);
 8000c7e:	a801      	add	r0, sp, #4
 8000c80:	f7ff fa42 	bl	8000108 <strlen>
 8000c84:	4c17      	ldr	r4, [pc, #92]	; (8000ce4 <TRANSMIT_WSSFM10R2AT+0x74>)
 8000c86:	b282      	uxth	r2, r0
 8000c88:	2364      	movs	r3, #100	; 0x64
 8000c8a:	a901      	add	r1, sp, #4
 8000c8c:	0020      	movs	r0, r4
 8000c8e:	f002 f81b 	bl	8002cc8 <HAL_UART_Transmit>
	HAL_Delay(100);
 8000c92:	2064      	movs	r0, #100	; 0x64
 8000c94:	f000 fbf6 	bl	8001484 <HAL_Delay>
	sprintf(AT_COMANDO,"AT$SF=");
 8000c98:	4913      	ldr	r1, [pc, #76]	; (8000ce8 <TRANSMIT_WSSFM10R2AT+0x78>)
 8000c9a:	a801      	add	r0, sp, #4
 8000c9c:	f002 fb88 	bl	80033b0 <strcpy>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT_COMANDO,(uint16_t)strlen(AT_COMANDO),(uint32_t)100);
 8000ca0:	a801      	add	r0, sp, #4
 8000ca2:	f7ff fa31 	bl	8000108 <strlen>
 8000ca6:	a901      	add	r1, sp, #4
 8000ca8:	b282      	uxth	r2, r0
 8000caa:	2364      	movs	r3, #100	; 0x64
 8000cac:	0020      	movs	r0, r4
 8000cae:	f002 f80b 	bl	8002cc8 <HAL_UART_Transmit>
    HAL_UART_Transmit(&hlpuart1,(uint8_t*)buff,(uint16_t)ArrayLength,(uint32_t)100);
 8000cb2:	b2aa      	uxth	r2, r5
 8000cb4:	2364      	movs	r3, #100	; 0x64
 8000cb6:	0031      	movs	r1, r6
 8000cb8:	0020      	movs	r0, r4
 8000cba:	f002 f805 	bl	8002cc8 <HAL_UART_Transmit>
    sprintf(AT_COMANDO,"\r\n");
 8000cbe:	490b      	ldr	r1, [pc, #44]	; (8000cec <TRANSMIT_WSSFM10R2AT+0x7c>)
 8000cc0:	a801      	add	r0, sp, #4
 8000cc2:	f002 fb75 	bl	80033b0 <strcpy>
    HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT_COMANDO,(uint16_t)strlen(AT_COMANDO),(uint32_t)100);
 8000cc6:	a801      	add	r0, sp, #4
 8000cc8:	f7ff fa1e 	bl	8000108 <strlen>
 8000ccc:	2364      	movs	r3, #100	; 0x64
 8000cce:	b282      	uxth	r2, r0
 8000cd0:	a901      	add	r1, sp, #4
 8000cd2:	0020      	movs	r0, r4
 8000cd4:	f001 fff8 	bl	8002cc8 <HAL_UART_Transmit>
    HAL_Delay(100);
 8000cd8:	2064      	movs	r0, #100	; 0x64
 8000cda:	f000 fbd3 	bl	8001484 <HAL_Delay>
}
 8000cde:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8000ce0:	08004629 	.word	0x08004629
 8000ce4:	20000350 	.word	0x20000350
 8000ce8:	08004631 	.word	0x08004631
 8000cec:	0800463a 	.word	0x0800463a

08000cf0 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK>:
{
 8000cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf2:	b087      	sub	sp, #28
 8000cf4:	000e      	movs	r6, r1
 8000cf6:	0007      	movs	r7, r0
	sprintf(AT,"AT$RC\r\n");
 8000cf8:	4934      	ldr	r1, [pc, #208]	; (8000dcc <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xdc>)
 8000cfa:	4668      	mov	r0, sp
 8000cfc:	f002 fb58 	bl	80033b0 <strcpy>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT,(uint16_t)strlen(AT),(uint32_t)100);
 8000d00:	4668      	mov	r0, sp
 8000d02:	f7ff fa01 	bl	8000108 <strlen>
 8000d06:	4c32      	ldr	r4, [pc, #200]	; (8000dd0 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xe0>)
 8000d08:	b282      	uxth	r2, r0
 8000d0a:	2364      	movs	r3, #100	; 0x64
 8000d0c:	4669      	mov	r1, sp
 8000d0e:	0020      	movs	r0, r4
 8000d10:	f001 ffda 	bl	8002cc8 <HAL_UART_Transmit>
	HAL_UART_Receive(&hlpuart1, RX_UART_BUFFER, 20, 1000);
 8000d14:	23fa      	movs	r3, #250	; 0xfa
 8000d16:	4d2f      	ldr	r5, [pc, #188]	; (8000dd4 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xe4>)
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	2214      	movs	r2, #20
 8000d1c:	0029      	movs	r1, r5
 8000d1e:	0020      	movs	r0, r4
 8000d20:	f002 f83c 	bl	8002d9c <HAL_UART_Receive>
	HAL_Delay(100);
 8000d24:	2064      	movs	r0, #100	; 0x64
 8000d26:	f000 fbad 	bl	8001484 <HAL_Delay>
	sprintf(AT,"AT$SF=");
 8000d2a:	492b      	ldr	r1, [pc, #172]	; (8000dd8 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xe8>)
 8000d2c:	4668      	mov	r0, sp
 8000d2e:	f002 fb3f 	bl	80033b0 <strcpy>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT,(uint16_t)strlen(AT),(uint32_t)100);
 8000d32:	4668      	mov	r0, sp
 8000d34:	f7ff f9e8 	bl	8000108 <strlen>
 8000d38:	2364      	movs	r3, #100	; 0x64
 8000d3a:	b282      	uxth	r2, r0
 8000d3c:	4669      	mov	r1, sp
 8000d3e:	0020      	movs	r0, r4
 8000d40:	f001 ffc2 	bl	8002cc8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)buff,(uint16_t)ArrayLength,(uint32_t)100);
 8000d44:	b2b2      	uxth	r2, r6
 8000d46:	2364      	movs	r3, #100	; 0x64
 8000d48:	0039      	movs	r1, r7
 8000d4a:	0020      	movs	r0, r4
 8000d4c:	f001 ffbc 	bl	8002cc8 <HAL_UART_Transmit>
    sprintf(AT,",1\r\n");
 8000d50:	4922      	ldr	r1, [pc, #136]	; (8000ddc <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xec>)
 8000d52:	4668      	mov	r0, sp
 8000d54:	f002 fb2c 	bl	80033b0 <strcpy>
    HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT,(uint16_t)strlen(AT),(uint32_t)100);
 8000d58:	4668      	mov	r0, sp
 8000d5a:	f7ff f9d5 	bl	8000108 <strlen>
 8000d5e:	2364      	movs	r3, #100	; 0x64
 8000d60:	b282      	uxth	r2, r0
 8000d62:	4669      	mov	r1, sp
 8000d64:	0020      	movs	r0, r4
 8000d66:	f001 ffaf 	bl	8002cc8 <HAL_UART_Transmit>
	HAL_UART_Receive(&hlpuart1, RX_UART_BUFFER, 32, 50000);
 8000d6a:	4b1d      	ldr	r3, [pc, #116]	; (8000de0 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xf0>)
 8000d6c:	2220      	movs	r2, #32
 8000d6e:	0029      	movs	r1, r5
 8000d70:	0020      	movs	r0, r4
 8000d72:	f002 f813 	bl	8002d9c <HAL_UART_Receive>
	HAL_Delay(100);
 8000d76:	2064      	movs	r0, #100	; 0x64
 8000d78:	f000 fb84 	bl	8001484 <HAL_Delay>
    UART_OK = TRUE;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	2100      	movs	r1, #0
    for (i=29;i>=7;i-=3){
 8000d80:	221d      	movs	r2, #29
 8000d82:	001e      	movs	r6, r3
    UART_OK = TRUE;
 8000d84:	4c17      	ldr	r4, [pc, #92]	; (8000de4 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xf4>)
 8000d86:	7023      	strb	r3, [r4, #0]
        if ((RX_UART_BUFFER[i] < '0') | (RX_UART_BUFFER[i] > 'F')){
 8000d88:	5ca8      	ldrb	r0, [r5, r2]
 8000d8a:	3830      	subs	r0, #48	; 0x30
 8000d8c:	2816      	cmp	r0, #22
 8000d8e:	d901      	bls.n	8000d94 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xa4>
 8000d90:	0031      	movs	r1, r6
            UART_OK = FALSE;
 8000d92:	2300      	movs	r3, #0
        if ((RX_UART_BUFFER[i-1] < '0') | (RX_UART_BUFFER[i-1] > 'F')){
 8000d94:	1e50      	subs	r0, r2, #1
 8000d96:	5c28      	ldrb	r0, [r5, r0]
 8000d98:	3830      	subs	r0, #48	; 0x30
 8000d9a:	2816      	cmp	r0, #22
 8000d9c:	d901      	bls.n	8000da2 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xb2>
 8000d9e:	0031      	movs	r1, r6
            UART_OK = FALSE;
 8000da0:	2300      	movs	r3, #0
    for (i=29;i>=7;i-=3){
 8000da2:	3a03      	subs	r2, #3
 8000da4:	2a05      	cmp	r2, #5
 8000da6:	d1ef      	bne.n	8000d88 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0x98>
 8000da8:	2900      	cmp	r1, #0
 8000daa:	d000      	beq.n	8000dae <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xbe>
 8000dac:	7023      	strb	r3, [r4, #0]
	if (CHECK_RECEPTION_OK() == TRUE){
 8000dae:	f7ff fee7 	bl	8000b80 <CHECK_RECEPTION_OK>
 8000db2:	2801      	cmp	r0, #1
 8000db4:	d107      	bne.n	8000dc6 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK+0xd6>
	     DECODED_TIME();
 8000db6:	f7ff fef7 	bl	8000ba8 <DECODED_TIME>
	     UPDATE_UTC();
 8000dba:	f7ff fe8f 	bl	8000adc <UPDATE_UTC>
	     UPDATE_RTC_TIME();
 8000dbe:	f7ff feb3 	bl	8000b28 <UPDATE_RTC_TIME>
	     UPDATE_FREQUENCY_MESSAGE();
 8000dc2:	f7ff fe5b 	bl	8000a7c <UPDATE_FREQUENCY_MESSAGE>
}
 8000dc6:	b007      	add	sp, #28
 8000dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	08004629 	.word	0x08004629
 8000dd0:	20000350 	.word	0x20000350
 8000dd4:	20000308 	.word	0x20000308
 8000dd8:	08004631 	.word	0x08004631
 8000ddc:	08004638 	.word	0x08004638
 8000de0:	0000c350 	.word	0x0000c350
 8000de4:	200003f8 	.word	0x200003f8

08000de8 <CONFIG_CHANNEL_ADC>:
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000de8:	2380      	movs	r3, #128	; 0x80
uint32_t CONFIG_CHANNEL_ADC(uint32_t channel){
 8000dea:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000dec:	4c0e      	ldr	r4, [pc, #56]	; (8000e28 <CONFIG_CHANNEL_ADC+0x40>)
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000dee:	015b      	lsls	r3, r3, #5
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000df0:	4669      	mov	r1, sp
	sConfig.Channel = channel;
 8000df2:	9000      	str	r0, [sp, #0]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000df4:	0020      	movs	r0, r4
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000df6:	9301      	str	r3, [sp, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000df8:	f000 fd8e 	bl	8001918 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc);
 8000dfc:	0020      	movs	r0, r4
 8000dfe:	f000 fcdf 	bl	80017c0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, 100);
 8000e02:	2164      	movs	r1, #100	; 0x64
 8000e04:	0020      	movs	r0, r4
 8000e06:	f000 fd25 	bl	8001854 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc);
 8000e0a:	0020      	movs	r0, r4
 8000e0c:	f000 fd80 	bl	8001910 <HAL_ADC_GetValue>
 8000e10:	0005      	movs	r5, r0
	HAL_ADC_Stop(&hadc);
 8000e12:	0020      	movs	r0, r4
 8000e14:	f000 fd00 	bl	8001818 <HAL_ADC_Stop>
	sConfig.Rank = ADC_RANK_NONE;
 8000e18:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <CONFIG_CHANNEL_ADC+0x44>)
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e1a:	4669      	mov	r1, sp
 8000e1c:	0020      	movs	r0, r4
	sConfig.Rank = ADC_RANK_NONE;
 8000e1e:	9301      	str	r3, [sp, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e20:	f000 fd7a 	bl	8001918 <HAL_ADC_ConfigChannel>
}
 8000e24:	0028      	movs	r0, r5
 8000e26:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8000e28:	200003fc 	.word	0x200003fc
 8000e2c:	00001001 	.word	0x00001001

08000e30 <GET_MEAS_BAT>:
uint32_t GET_MEAS_BAT(void){
 8000e30:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin, GPIO_PIN_SET);
 8000e32:	24a0      	movs	r4, #160	; 0xa0
 8000e34:	05e4      	lsls	r4, r4, #23
 8000e36:	2201      	movs	r2, #1
 8000e38:	2110      	movs	r1, #16
 8000e3a:	0020      	movs	r0, r4
 8000e3c:	f000 fea4 	bl	8001b88 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000e40:	2032      	movs	r0, #50	; 0x32
 8000e42:	f000 fb1f 	bl	8001484 <HAL_Delay>
	bat = CONFIG_CHANNEL_ADC(ADC_CHANNEL_1)*6200/4095;
 8000e46:	4807      	ldr	r0, [pc, #28]	; (8000e64 <GET_MEAS_BAT+0x34>)
 8000e48:	f7ff ffce 	bl	8000de8 <CONFIG_CHANNEL_ADC>
 8000e4c:	0005      	movs	r5, r0
	HAL_GPIO_WritePin(GPIOA, EN_BAT_MEAS_Pin, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	0020      	movs	r0, r4
 8000e52:	2110      	movs	r1, #16
 8000e54:	f000 fe98 	bl	8001b88 <HAL_GPIO_WritePin>
	bat = CONFIG_CHANNEL_ADC(ADC_CHANNEL_1)*6200/4095;
 8000e58:	4803      	ldr	r0, [pc, #12]	; (8000e68 <GET_MEAS_BAT+0x38>)
 8000e5a:	4904      	ldr	r1, [pc, #16]	; (8000e6c <GET_MEAS_BAT+0x3c>)
 8000e5c:	4368      	muls	r0, r5
 8000e5e:	f7ff f96f 	bl	8000140 <__udivsi3>
}
 8000e62:	bd70      	pop	{r4, r5, r6, pc}
 8000e64:	04000002 	.word	0x04000002
 8000e68:	00001838 	.word	0x00001838
 8000e6c:	00000fff 	.word	0x00000fff

08000e70 <WAKE_WSSFM10R2AT>:
{
 8000e70:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(WAKE_DS_WISOL_GPIO_Port, WAKE_DS_WISOL_Pin, GPIO_PIN_RESET);
 8000e72:	24a0      	movs	r4, #160	; 0xa0
 8000e74:	05e4      	lsls	r4, r4, #23
 8000e76:	2200      	movs	r2, #0
 8000e78:	2120      	movs	r1, #32
 8000e7a:	0020      	movs	r0, r4
 8000e7c:	f000 fe84 	bl	8001b88 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e80:	2064      	movs	r0, #100	; 0x64
 8000e82:	f000 faff 	bl	8001484 <HAL_Delay>
	HAL_GPIO_WritePin(WAKE_DS_WISOL_GPIO_Port, WAKE_DS_WISOL_Pin, GPIO_PIN_SET);
 8000e86:	2201      	movs	r2, #1
 8000e88:	2120      	movs	r1, #32
 8000e8a:	0020      	movs	r0, r4
 8000e8c:	f000 fe7c 	bl	8001b88 <HAL_GPIO_WritePin>
	HAL_Delay(500);  // Wait for the wisol to be prepared
 8000e90:	20fa      	movs	r0, #250	; 0xfa
 8000e92:	0040      	lsls	r0, r0, #1
 8000e94:	f000 faf6 	bl	8001484 <HAL_Delay>
}
 8000e98:	bd10      	pop	{r4, pc}
	...

08000e9c <DEEP_SLEEP_WSSFM10R2AT>:
{
 8000e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	sprintf(AT,"AT$P=2\r\n");
 8000e9e:	4909      	ldr	r1, [pc, #36]	; (8000ec4 <DEEP_SLEEP_WSSFM10R2AT+0x28>)
 8000ea0:	a801      	add	r0, sp, #4
 8000ea2:	f002 fa85 	bl	80033b0 <strcpy>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)AT,(uint16_t)strlen(AT),(uint32_t)100);
 8000ea6:	a801      	add	r0, sp, #4
 8000ea8:	f7ff f92e 	bl	8000108 <strlen>
 8000eac:	2364      	movs	r3, #100	; 0x64
 8000eae:	b282      	uxth	r2, r0
 8000eb0:	a901      	add	r1, sp, #4
 8000eb2:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <DEEP_SLEEP_WSSFM10R2AT+0x2c>)
 8000eb4:	f001 ff08 	bl	8002cc8 <HAL_UART_Transmit>
	HAL_Delay(100);
 8000eb8:	2064      	movs	r0, #100	; 0x64
 8000eba:	f000 fae3 	bl	8001484 <HAL_Delay>
}
 8000ebe:	b005      	add	sp, #20
 8000ec0:	bd00      	pop	{pc}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	08004620 	.word	0x08004620
 8000ec8:	20000350 	.word	0x20000350

08000ecc <DATA_ASSIGMENT>:
{
 8000ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ece:	001f      	movs	r7, r3
 8000ed0:	000e      	movs	r6, r1
 8000ed2:	0005      	movs	r5, r0
	memset(conversion_buff,'\0',5);
 8000ed4:	2100      	movs	r1, #0
{
 8000ed6:	0014      	movs	r4, r2
	memset(conversion_buff,'\0',5);
 8000ed8:	4668      	mov	r0, sp
 8000eda:	2205      	movs	r2, #5
 8000edc:	f002 f9a6 	bl	800322c <memset>
	itoa(s,conversion_buff,t);//Convert int S to String in HEX
 8000ee0:	003a      	movs	r2, r7
 8000ee2:	4669      	mov	r1, sp
 8000ee4:	0030      	movs	r0, r6
 8000ee6:	f002 f881 	bl	8002fec <itoa>
	uint8_t dig_count=0;//Digit Counter
 8000eea:	2300      	movs	r3, #0
	while(conversion_buff[dig_count] != '\0') ++dig_count;//Converted data digit counter function
 8000eec:	466a      	mov	r2, sp
 8000eee:	5cd2      	ldrb	r2, [r2, r3]
 8000ef0:	2a00      	cmp	r2, #0
 8000ef2:	d108      	bne.n	8000f06 <DATA_ASSIGMENT+0x3a>
	for (i = (loc-dig_count)+1; j < dig_count; ++i)//Data arrangement in output buffer
 8000ef4:	3401      	adds	r4, #1
 8000ef6:	1ae4      	subs	r4, r4, r3
 8000ef8:	b2e4      	uxtb	r4, r4
 8000efa:	b2d0      	uxtb	r0, r2
 8000efc:	1821      	adds	r1, r4, r0
 8000efe:	b2c9      	uxtb	r1, r1
 8000f00:	4283      	cmp	r3, r0
 8000f02:	d803      	bhi.n	8000f0c <DATA_ASSIGMENT+0x40>
}
 8000f04:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	while(conversion_buff[dig_count] != '\0') ++dig_count;//Converted data digit counter function
 8000f06:	3301      	adds	r3, #1
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	e7ef      	b.n	8000eec <DATA_ASSIGMENT+0x20>
		 buff[i] = conversion_buff[j];
 8000f0c:	4668      	mov	r0, sp
 8000f0e:	5c80      	ldrb	r0, [r0, r2]
 8000f10:	3201      	adds	r2, #1
 8000f12:	5468      	strb	r0, [r5, r1]
 8000f14:	e7f1      	b.n	8000efa <DATA_ASSIGMENT+0x2e>
	...

08000f18 <BUILD_DATA_TO_SEND>:
{
 8000f18:	b510      	push	{r4, lr}
	memset(buff,'0',10); //Clear memory variable
 8000f1a:	220a      	movs	r2, #10
 8000f1c:	2130      	movs	r1, #48	; 0x30
{
 8000f1e:	0004      	movs	r4, r0
	memset(buff,'0',10); //Clear memory variable
 8000f20:	f002 f984 	bl	800322c <memset>
	DATA_ASSIGMENT(buff,GET_MEAS_BAT(),VOLT_LOCA,16);
 8000f24:	f7ff ff84 	bl	8000e30 <GET_MEAS_BAT>
 8000f28:	2310      	movs	r3, #16
 8000f2a:	b281      	uxth	r1, r0
 8000f2c:	2209      	movs	r2, #9
 8000f2e:	0020      	movs	r0, r4
 8000f30:	f7ff ffcc 	bl	8000ecc <DATA_ASSIGMENT>
	DATA_ASSIGMENT(buff,SUM_DEC,DATA_LOCA,16);
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <BUILD_DATA_TO_SEND+0x38>)
 8000f36:	0020      	movs	r0, r4
 8000f38:	7819      	ldrb	r1, [r3, #0]
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	f7ff ffc5 	bl	8000ecc <DATA_ASSIGMENT>
	DATA_ASSIGMENT(buff,version,VERSION_LOCA,16);
 8000f42:	2201      	movs	r2, #1
 8000f44:	2310      	movs	r3, #16
 8000f46:	0011      	movs	r1, r2
 8000f48:	0020      	movs	r0, r4
 8000f4a:	f7ff ffbf 	bl	8000ecc <DATA_ASSIGMENT>
}
 8000f4e:	bd10      	pop	{r4, pc}
 8000f50:	200002a4 	.word	0x200002a4

08000f54 <CASES_CHOICE>:
{
 8000f54:	b570      	push	{r4, r5, r6, lr}
	if ((SUM_COUNTER == 0) || (SUM_COUNTER > SUM_THRD) || (time_flag == TRUE)) instruction = 1;
 8000f56:	4c1c      	ldr	r4, [pc, #112]	; (8000fc8 <CASES_CHOICE+0x74>)
{
 8000f58:	0005      	movs	r5, r0
	if ((SUM_COUNTER == 0) || (SUM_COUNTER > SUM_THRD) || (time_flag == TRUE)) instruction = 1;
 8000f5a:	7823      	ldrb	r3, [r4, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d006      	beq.n	8000f6e <CASES_CHOICE+0x1a>
 8000f60:	7823      	ldrb	r3, [r4, #0]
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	d803      	bhi.n	8000f6e <CASES_CHOICE+0x1a>
 8000f66:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <CASES_CHOICE+0x78>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d124      	bne.n	8000fb8 <CASES_CHOICE+0x64>
			MX_GPIO_Init();
 8000f6e:	f7ff fcab 	bl	80008c8 <MX_GPIO_Init>
			MX_ADC_Init();
 8000f72:	f7ff fce5 	bl	8000940 <MX_ADC_Init>
			MX_LPUART1_UART_Init();
 8000f76:	f7ff fd23 	bl	80009c0 <MX_LPUART1_UART_Init>
			HAL_Delay(30);
 8000f7a:	201e      	movs	r0, #30
 8000f7c:	f000 fa82 	bl	8001484 <HAL_Delay>
			if ((SUM_COUNTER==0) || (SUM_COUNTER > SUM_THRD)){
 8000f80:	7823      	ldrb	r3, [r4, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d002      	beq.n	8000f8c <CASES_CHOICE+0x38>
 8000f86:	7823      	ldrb	r3, [r4, #0]
 8000f88:	2b0a      	cmp	r3, #10
 8000f8a:	d916      	bls.n	8000fba <CASES_CHOICE+0x66>
			   SUM_COUNTER = SUM_THRD;
 8000f8c:	230a      	movs	r3, #10
 8000f8e:	7023      	strb	r3, [r4, #0]
			BUILD_DATA_TO_SEND(buff);
 8000f90:	0028      	movs	r0, r5
 8000f92:	f7ff ffc1 	bl	8000f18 <BUILD_DATA_TO_SEND>
			SUM_DEC=0;
 8000f96:	2200      	movs	r2, #0
 8000f98:	4b0d      	ldr	r3, [pc, #52]	; (8000fd0 <CASES_CHOICE+0x7c>)
 8000f9a:	701a      	strb	r2, [r3, #0]
			WAKE_WSSFM10R2AT();
 8000f9c:	f7ff ff68 	bl	8000e70 <WAKE_WSSFM10R2AT>
			if (RTC_UPDATE_STATUS == FALSE){
 8000fa0:	4c0c      	ldr	r4, [pc, #48]	; (8000fd4 <CASES_CHOICE+0x80>)
				TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK(buff,10);
 8000fa2:	210a      	movs	r1, #10
			if (RTC_UPDATE_STATUS == FALSE){
 8000fa4:	7823      	ldrb	r3, [r4, #0]
				TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK(buff,10);
 8000fa6:	0028      	movs	r0, r5
			if (RTC_UPDATE_STATUS == FALSE){
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10a      	bne.n	8000fc2 <CASES_CHOICE+0x6e>
				TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK(buff,10);
 8000fac:	f7ff fea0 	bl	8000cf0 <TRANSMIT_WSSFM10R2AT_WITH_DOWNLINK>
				RTC_UPDATE_STATUS = TRUE;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	7023      	strb	r3, [r4, #0]
			DEEP_SLEEP_WSSFM10R2AT();
 8000fb4:	f7ff ff72 	bl	8000e9c <DEEP_SLEEP_WSSFM10R2AT>
}
 8000fb8:	bd70      	pop	{r4, r5, r6, pc}
			   time_flag = FALSE;
 8000fba:	2200      	movs	r2, #0
 8000fbc:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <CASES_CHOICE+0x78>)
 8000fbe:	701a      	strb	r2, [r3, #0]
 8000fc0:	e7e6      	b.n	8000f90 <CASES_CHOICE+0x3c>
				TRANSMIT_WSSFM10R2AT(buff,10);
 8000fc2:	f7ff fe55 	bl	8000c70 <TRANSMIT_WSSFM10R2AT>
 8000fc6:	e7f5      	b.n	8000fb4 <CASES_CHOICE+0x60>
 8000fc8:	2000034c 	.word	0x2000034c
 8000fcc:	200003d0 	.word	0x200003d0
 8000fd0:	200002a4 	.word	0x200002a4
 8000fd4:	200002a5 	.word	0x200002a5

08000fd8 <SystemClock_Config>:
{
 8000fd8:	b530      	push	{r4, r5, lr}
 8000fda:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fdc:	2234      	movs	r2, #52	; 0x34
 8000fde:	2100      	movs	r1, #0
 8000fe0:	a80b      	add	r0, sp, #44	; 0x2c
 8000fe2:	f002 f923 	bl	800322c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe6:	2214      	movs	r2, #20
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4668      	mov	r0, sp
 8000fec:	f002 f91e 	bl	800322c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ff0:	2218      	movs	r2, #24
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	a805      	add	r0, sp, #20
 8000ff6:	f002 f919 	bl	800322c <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	4918      	ldr	r1, [pc, #96]	; (8001060 <SystemClock_Config+0x88>)
 8000ffe:	4c19      	ldr	r4, [pc, #100]	; (8001064 <SystemClock_Config+0x8c>)
 8001000:	680a      	ldr	r2, [r1, #0]
 8001002:	011b      	lsls	r3, r3, #4
 8001004:	4022      	ands	r2, r4
 8001006:	4313      	orrs	r3, r2
 8001008:	600b      	str	r3, [r1, #0]
  HAL_PWR_EnableBkUpAccess();
 800100a:	f000 fdcf 	bl	8001bac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800100e:	4a16      	ldr	r2, [pc, #88]	; (8001068 <SystemClock_Config+0x90>)
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001010:	2501      	movs	r5, #1
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001012:	6d13      	ldr	r3, [r2, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001014:	a80b      	add	r0, sp, #44	; 0x2c
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001016:	4023      	ands	r3, r4
 8001018:	6513      	str	r3, [r2, #80]	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800101a:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800101c:	2400      	movs	r4, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800101e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001020:	33fa      	adds	r3, #250	; 0xfa
 8001022:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001024:	3bf0      	subs	r3, #240	; 0xf0
 8001026:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001028:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800102a:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102c:	f000 fe38 	bl	8001ca0 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001030:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001032:	0021      	movs	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001034:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001036:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001038:	3371      	adds	r3, #113	; 0x71
 800103a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800103c:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800103e:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001040:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001042:	f001 f87f 	bl	8002144 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1
 8001046:	232c      	movs	r3, #44	; 0x2c
 8001048:	9305      	str	r3, [sp, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800104a:	2380      	movs	r3, #128	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800104c:	a805      	add	r0, sp, #20
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800104e:	025b      	lsls	r3, r3, #9
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001050:	9408      	str	r4, [sp, #32]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001052:	9409      	str	r4, [sp, #36]	; 0x24
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001054:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001056:	f001 f94d 	bl	80022f4 <HAL_RCCEx_PeriphCLKConfig>
}
 800105a:	b019      	add	sp, #100	; 0x64
 800105c:	bd30      	pop	{r4, r5, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	40007000 	.word	0x40007000
 8001064:	ffffe7ff 	.word	0xffffe7ff
 8001068:	40021000 	.word	0x40021000

0800106c <stm32l_lowPowerResume>:
void stm32l_lowPowerResume(void){
 800106c:	b510      	push	{r4, lr}
	HAL_ResumeTick();
 800106e:	f000 fa21 	bl	80014b4 <HAL_ResumeTick>
	SystemClock_Config();
 8001072:	f7ff ffb1 	bl	8000fd8 <SystemClock_Config>
}
 8001076:	bd10      	pop	{r4, pc}

08001078 <main>:
{
 8001078:	b5f0      	push	{r4, r5, r6, r7, lr}
  SUM_DEC=0;
 800107a:	2400      	movs	r4, #0
 800107c:	4b41      	ldr	r3, [pc, #260]	; (8001184 <main+0x10c>)
{
 800107e:	b091      	sub	sp, #68	; 0x44
  SUM_DEC=0;
 8001080:	701c      	strb	r4, [r3, #0]
  SUM_HOUR=0;
 8001082:	4b41      	ldr	r3, [pc, #260]	; (8001188 <main+0x110>)
  RTC_TimeTypeDef sTime = {0};
 8001084:	af01      	add	r7, sp, #4
  RTC_AlarmTypeDef sAlarm = {0};
 8001086:	ad06      	add	r5, sp, #24
  SUM_HOUR=0;
 8001088:	701c      	strb	r4, [r3, #0]
  HAL_Init();
 800108a:	f000 f9d9 	bl	8001440 <HAL_Init>
  SystemClock_Config();
 800108e:	f7ff ffa3 	bl	8000fd8 <SystemClock_Config>
  MX_GPIO_Init();
 8001092:	f7ff fc19 	bl	80008c8 <MX_GPIO_Init>
  MX_ADC_Init();
 8001096:	f7ff fc53 	bl	8000940 <MX_ADC_Init>
  MX_LPUART1_UART_Init();
 800109a:	f7ff fc91 	bl	80009c0 <MX_LPUART1_UART_Init>
  RTC_TimeTypeDef sTime = {0};
 800109e:	2214      	movs	r2, #20
 80010a0:	0021      	movs	r1, r4
 80010a2:	0038      	movs	r0, r7
 80010a4:	f002 f8c2 	bl	800322c <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 80010a8:	2228      	movs	r2, #40	; 0x28
 80010aa:	0021      	movs	r1, r4
 80010ac:	0028      	movs	r0, r5
  RTC_DateTypeDef sDate = {0};
 80010ae:	9400      	str	r4, [sp, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80010b0:	f002 f8bc 	bl	800322c <memset>
  hrtc.Instance = RTC;
 80010b4:	4e35      	ldr	r6, [pc, #212]	; (800118c <main+0x114>)
 80010b6:	4b36      	ldr	r3, [pc, #216]	; (8001190 <main+0x118>)
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010b8:	0030      	movs	r0, r6
  hrtc.Instance = RTC;
 80010ba:	6033      	str	r3, [r6, #0]
  hrtc.Init.AsynchPrediv = 127;
 80010bc:	237f      	movs	r3, #127	; 0x7f
 80010be:	60b3      	str	r3, [r6, #8]
  hrtc.Init.SynchPrediv = 255;
 80010c0:	3380      	adds	r3, #128	; 0x80
 80010c2:	60f3      	str	r3, [r6, #12]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010c4:	6074      	str	r4, [r6, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010c6:	6134      	str	r4, [r6, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80010c8:	6174      	str	r4, [r6, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010ca:	61b4      	str	r4, [r6, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010cc:	61f4      	str	r4, [r6, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010ce:	f001 fa31 	bl	8002534 <HAL_RTC_Init>
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010d2:	0039      	movs	r1, r7
  sTime.Hours = 0x0;
 80010d4:	803c      	strh	r4, [r7, #0]
  sTime.Minutes = 0x0;
 80010d6:	70bc      	strb	r4, [r7, #2]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010d8:	2201      	movs	r2, #1
 80010da:	0030      	movs	r0, r6
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80010dc:	60fc      	str	r4, [r7, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80010de:	613c      	str	r4, [r7, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010e0:	f001 fa90 	bl	8002604 <HAL_RTC_SetTime>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010e4:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <main+0x11c>)
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80010e6:	2201      	movs	r2, #1
 80010e8:	4669      	mov	r1, sp
 80010ea:	0030      	movs	r0, r6
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010ec:	9300      	str	r3, [sp, #0]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80010ee:	f001 fb09 	bl	8002704 <HAL_RTC_SetDate>
  sAlarm.AlarmMask = RTC_ALARMMASK_HOURS|RTC_ALARMMASK_DATEWEEKDAY;
 80010f2:	4b29      	ldr	r3, [pc, #164]	; (8001198 <main+0x120>)
  sAlarm.AlarmDateWeekDay = 0x1;
 80010f4:	2701      	movs	r7, #1
  sAlarm.AlarmMask = RTC_ALARMMASK_HOURS|RTC_ALARMMASK_DATEWEEKDAY;
 80010f6:	616b      	str	r3, [r5, #20]
  sAlarm.AlarmDateWeekDay = 0x1;
 80010f8:	2319      	movs	r3, #25
 80010fa:	446b      	add	r3, sp
  sAlarm.AlarmTime.Hours = 0x0;
 80010fc:	802c      	strh	r4, [r5, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80010fe:	70ac      	strb	r4, [r5, #2]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001100:	77df      	strb	r7, [r3, #31]
  sAlarm.Alarm = RTC_ALARM_A;
 8001102:	2380      	movs	r3, #128	; 0x80
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001104:	003a      	movs	r2, r7
  sAlarm.Alarm = RTC_ALARM_A;
 8001106:	005b      	lsls	r3, r3, #1
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001108:	0029      	movs	r1, r5
 800110a:	0030      	movs	r0, r6
  sAlarm.Alarm = RTC_ALARM_A;
 800110c:	626b      	str	r3, [r5, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800110e:	606c      	str	r4, [r5, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001110:	60ec      	str	r4, [r5, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001112:	612c      	str	r4, [r5, #16]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001114:	61ac      	str	r4, [r5, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001116:	61ec      	str	r4, [r5, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001118:	f001 fb60 	bl	80027dc <HAL_RTC_SetAlarm_IT>
  SUM_COUNTER=0;
 800111c:	4b1f      	ldr	r3, [pc, #124]	; (800119c <main+0x124>)

static void EXT_Interrup_Init(void){
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	2208      	movs	r2, #8
  SUM_COUNTER=0;
 8001120:	701c      	strb	r4, [r3, #0]
  RTC_UPDATE_STATUS = FALSE;
 8001122:	4b1f      	ldr	r3, [pc, #124]	; (80011a0 <main+0x128>)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001124:	0021      	movs	r1, r4
 8001126:	a809      	add	r0, sp, #36	; 0x24
  RTC_UPDATE_STATUS = FALSE;
 8001128:	701c      	strb	r4, [r3, #0]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112a:	f002 f87f 	bl	800322c <memset>
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
    GPIO_InitStruct.Pull = GPIO_PULLUP;

    __HAL_RCC_GPIOA_CLK_ENABLE();

    HAL_GPIO_Init(HALL_SENS_IRQ_GPIO_Port, &GPIO_InitStruct);
 800112e:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001130:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <main+0x12c>)
    GPIO_InitStruct.Pin = HALL_SENS_IRQ_Pin;
 8001132:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001134:	606b      	str	r3, [r5, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b1c      	ldr	r3, [pc, #112]	; (80011a8 <main+0x130>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001138:	60af      	str	r7, [r5, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(HALL_SENS_IRQ_GPIO_Port, &GPIO_InitStruct);
 800113c:	0029      	movs	r1, r5
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	433a      	orrs	r2, r7
 8001140:	62da      	str	r2, [r3, #44]	; 0x2c
 8001142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(HALL_SENS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001144:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	403b      	ands	r3, r7
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(HALL_SENS_IRQ_GPIO_Port, &GPIO_InitStruct);
 800114c:	f000 fc70 	bl	8001a30 <HAL_GPIO_Init>

    __HAL_GPIO_EXTI_CLEAR_FLAG(GPIO_PIN_0);
 8001150:	4b16      	ldr	r3, [pc, #88]	; (80011ac <main+0x134>)
    HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001152:	0022      	movs	r2, r4
    __HAL_GPIO_EXTI_CLEAR_FLAG(GPIO_PIN_0);
 8001154:	615f      	str	r7, [r3, #20]
    HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001156:	0021      	movs	r1, r4
 8001158:	2005      	movs	r0, #5
 800115a:	f000 fc1b 	bl	8001994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800115e:	2005      	movs	r0, #5
 8001160:	f000 fc42 	bl	80019e8 <HAL_NVIC_EnableIRQ>
  HAL_Delay(2000);
 8001164:	20fa      	movs	r0, #250	; 0xfa
 8001166:	00c0      	lsls	r0, r0, #3
 8001168:	f000 f98c 	bl	8001484 <HAL_Delay>
      CASES_CHOICE(data_buff);
 800116c:	0028      	movs	r0, r5
 800116e:	f7ff fef1 	bl	8000f54 <CASES_CHOICE>
	  HAL_Delay(50);
 8001172:	2032      	movs	r0, #50	; 0x32
 8001174:	f000 f986 	bl	8001484 <HAL_Delay>
	  stm32l_lowPowerSetup();
 8001178:	f7ff fc3a 	bl	80009f0 <stm32l_lowPowerSetup>
	  stm32l_lowPowerResume();
 800117c:	f7ff ff76 	bl	800106c <stm32l_lowPowerResume>
 8001180:	e7f4      	b.n	800116c <main+0xf4>
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	200002a4 	.word	0x200002a4
 8001188:	200003d1 	.word	0x200003d1
 800118c:	200003d4 	.word	0x200003d4
 8001190:	40002800 	.word	0x40002800
 8001194:	00010101 	.word	0x00010101
 8001198:	80800000 	.word	0x80800000
 800119c:	2000034c 	.word	0x2000034c
 80011a0:	200002a5 	.word	0x200002a5
 80011a4:	10110000 	.word	0x10110000
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40010400 	.word	0x40010400

080011b0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b0:	2201      	movs	r2, #1
 80011b2:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_MspInit+0x18>)
 80011b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011b6:	430a      	orrs	r2, r1
 80011b8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ba:	2280      	movs	r2, #128	; 0x80
 80011bc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80011be:	0552      	lsls	r2, r2, #21
 80011c0:	430a      	orrs	r2, r1
 80011c2:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c4:	4770      	bx	lr
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	40021000 	.word	0x40021000

080011cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011cc:	b510      	push	{r4, lr}
 80011ce:	0004      	movs	r4, r0
 80011d0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	2214      	movs	r2, #20
 80011d4:	2100      	movs	r1, #0
 80011d6:	a801      	add	r0, sp, #4
 80011d8:	f002 f828 	bl	800322c <memset>
  if(hadc->Instance==ADC1)
 80011dc:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <HAL_ADC_MspInit+0x4c>)
 80011de:	6822      	ldr	r2, [r4, #0]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d116      	bne.n	8001212 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011e4:	2280      	movs	r2, #128	; 0x80
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <HAL_ADC_MspInit+0x50>)
 80011e8:	0092      	lsls	r2, r2, #2
 80011ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA3     ------> ADC_IN3 
    */
    GPIO_InitStruct.Pin = BAT_MEAS_AN_Pin|HALL_SENS_AN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ec:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011ee:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f0:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011f2:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f6:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f8:	430a      	orrs	r2, r1
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80011fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011fe:	400b      	ands	r3, r1
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = BAT_MEAS_AN_Pin|HALL_SENS_AN_Pin;
 8001204:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = BAT_MEAS_AN_Pin|HALL_SENS_AN_Pin;
 8001208:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800120a:	3b07      	subs	r3, #7
 800120c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	f000 fc0f 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001212:	b006      	add	sp, #24
 8001214:	bd10      	pop	{r4, pc}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	40012400 	.word	0x40012400
 800121c:	40021000 	.word	0x40021000

08001220 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001222:	0004      	movs	r4, r0
 8001224:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	2214      	movs	r2, #20
 8001228:	2100      	movs	r1, #0
 800122a:	a803      	add	r0, sp, #12
 800122c:	f001 fffe 	bl	800322c <memset>
  if(huart->Instance==LPUART1)
 8001230:	4b18      	ldr	r3, [pc, #96]	; (8001294 <HAL_UART_MspInit+0x74>)
 8001232:	6822      	ldr	r2, [r4, #0]
 8001234:	429a      	cmp	r2, r3
 8001236:	d12b      	bne.n	8001290 <HAL_UART_MspInit+0x70>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001238:	2280      	movs	r2, #128	; 0x80
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800123a:	2404      	movs	r4, #4
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <HAL_UART_MspInit+0x78>)
 800123e:	02d2      	lsls	r2, r2, #11
 8001240:	6b99      	ldr	r1, [r3, #56]	; 0x38
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PA2     ------> LPUART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001242:	2702      	movs	r7, #2
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001244:	430a      	orrs	r2, r1
 8001246:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124a:	2603      	movs	r6, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124c:	4322      	orrs	r2, r4
 800124e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8001252:	2506      	movs	r5, #6
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001254:	4022      	ands	r2, r4
 8001256:	9201      	str	r2, [sp, #4]
 8001258:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	2201      	movs	r2, #1
 800125c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125e:	480f      	ldr	r0, [pc, #60]	; (800129c <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	4311      	orrs	r1, r2
 8001262:	62d9      	str	r1, [r3, #44]	; 0x2c
 8001264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001266:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001268:	4013      	ands	r3, r2
 800126a:	9302      	str	r3, [sp, #8]
 800126c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800126e:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001272:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8001274:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001276:	f000 fbdb 	bl	8001a30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127e:	a903      	add	r1, sp, #12
 8001280:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001282:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001288:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 800128a:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f000 fbd0 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001290:	b009      	add	sp, #36	; 0x24
 8001292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001294:	40004800 	.word	0x40004800
 8001298:	40021000 	.word	0x40021000
 800129c:	50000800 	.word	0x50000800

080012a0 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <HAL_RTC_MspInit+0x28>)
 80012a2:	6802      	ldr	r2, [r0, #0]
{
 80012a4:	b510      	push	{r4, lr}
  if(hrtc->Instance==RTC)
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d10d      	bne.n	80012c6 <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80012aa:	2380      	movs	r3, #128	; 0x80
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <HAL_RTC_MspInit+0x2c>)
 80012ae:	02db      	lsls	r3, r3, #11
 80012b0:	6d11      	ldr	r1, [r2, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80012b2:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 80012b4:	430b      	orrs	r3, r1
 80012b6:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80012b8:	2200      	movs	r2, #0
 80012ba:	0011      	movs	r1, r2
 80012bc:	f000 fb6a 	bl	8001994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80012c0:	2002      	movs	r0, #2
 80012c2:	f000 fb91 	bl	80019e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80012c6:	bd10      	pop	{r4, pc}
 80012c8:	40002800 	.word	0x40002800
 80012cc:	40021000 	.word	0x40021000

080012d0 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012d0:	4770      	bx	lr

080012d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d2:	e7fe      	b.n	80012d2 <HardFault_Handler>

080012d4 <SVC_Handler>:
 80012d4:	4770      	bx	lr

080012d6 <PendSV_Handler>:
 80012d6:	4770      	bx	lr

080012d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012da:	f000 f8c5 	bl	8001468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012de:	bd10      	pop	{r4, pc}

080012e0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80012e0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80012e2:	4802      	ldr	r0, [pc, #8]	; (80012ec <RTC_IRQHandler+0xc>)
 80012e4:	f001 f8c0 	bl	8002468 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80012e8:	bd10      	pop	{r4, pc}
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	200003d4 	.word	0x200003d4

080012f0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80012f0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
//   if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_0)){
//	  COUNTER_CONSUMER();
//  }
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f000 fc4e 	bl	8001b94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80012f8:	bd10      	pop	{r4, pc}
	...

080012fc <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <_sbrk+0x2c>)
{
 80012fe:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8001300:	6819      	ldr	r1, [r3, #0]
{
 8001302:	0002      	movs	r2, r0
	if (heap_end == 0)
 8001304:	2900      	cmp	r1, #0
 8001306:	d101      	bne.n	800130c <_sbrk+0x10>
		heap_end = &end;
 8001308:	4908      	ldr	r1, [pc, #32]	; (800132c <_sbrk+0x30>)
 800130a:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800130c:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 800130e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001310:	1882      	adds	r2, r0, r2
 8001312:	428a      	cmp	r2, r1
 8001314:	d906      	bls.n	8001324 <_sbrk+0x28>
	{
		errno = ENOMEM;
 8001316:	f001 fe27 	bl	8002f68 <__errno>
 800131a:	230c      	movs	r3, #12
 800131c:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800131e:	2001      	movs	r0, #1
 8001320:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8001322:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8001324:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8001326:	e7fc      	b.n	8001322 <_sbrk+0x26>
 8001328:	2000026c 	.word	0x2000026c
 800132c:	20000460 	.word	0x20000460

08001330 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001330:	2280      	movs	r2, #128	; 0x80
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <SystemInit+0x44>)
 8001334:	0052      	lsls	r2, r2, #1
 8001336:	6819      	ldr	r1, [r3, #0]
 8001338:	430a      	orrs	r2, r1
 800133a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800133c:	68da      	ldr	r2, [r3, #12]
 800133e:	490e      	ldr	r1, [pc, #56]	; (8001378 <SystemInit+0x48>)
 8001340:	400a      	ands	r2, r1
 8001342:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	490d      	ldr	r1, [pc, #52]	; (800137c <SystemInit+0x4c>)
 8001348:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800134a:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800134c:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	438a      	bics	r2, r1
 8001352:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	490a      	ldr	r1, [pc, #40]	; (8001380 <SystemInit+0x50>)
 8001358:	400a      	ands	r2, r1
 800135a:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	4909      	ldr	r1, [pc, #36]	; (8001384 <SystemInit+0x54>)
 8001360:	400a      	ands	r2, r1
 8001362:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001368:	2280      	movs	r2, #128	; 0x80
 800136a:	4b07      	ldr	r3, [pc, #28]	; (8001388 <SystemInit+0x58>)
 800136c:	0512      	lsls	r2, r2, #20
 800136e:	609a      	str	r2, [r3, #8]
#endif
}
 8001370:	4770      	bx	lr
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	40021000 	.word	0x40021000
 8001378:	88ff400c 	.word	0x88ff400c
 800137c:	fef6fff6 	.word	0xfef6fff6
 8001380:	fffbffff 	.word	0xfffbffff
 8001384:	ff02ffff 	.word	0xff02ffff
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800138c:	4813      	ldr	r0, [pc, #76]	; (80013dc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800138e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001390:	4813      	ldr	r0, [pc, #76]	; (80013e0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001392:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001394:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001396:	4a13      	ldr	r2, [pc, #76]	; (80013e4 <LoopForever+0xa>)
    CMP R1, R2
 8001398:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800139a:	d105      	bne.n	80013a8 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800139c:	4812      	ldr	r0, [pc, #72]	; (80013e8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800139e:	4913      	ldr	r1, [pc, #76]	; (80013ec <LoopForever+0x12>)
    STR R1, [R0]
 80013a0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80013a2:	4813      	ldr	r0, [pc, #76]	; (80013f0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80013a4:	4913      	ldr	r1, [pc, #76]	; (80013f4 <LoopForever+0x1a>)
    STR R1, [R0]
 80013a6:	6001      	str	r1, [r0, #0]

080013a8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80013a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80013aa:	e003      	b.n	80013b4 <LoopCopyDataInit>

080013ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <LoopForever+0x1e>)
  ldr  r3, [r3, r1]
 80013ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80013b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80013b2:	3104      	adds	r1, #4

080013b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80013b4:	4811      	ldr	r0, [pc, #68]	; (80013fc <LoopForever+0x22>)
  ldr  r3, =_edata
 80013b6:	4b12      	ldr	r3, [pc, #72]	; (8001400 <LoopForever+0x26>)
  adds  r2, r0, r1
 80013b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80013ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80013bc:	d3f6      	bcc.n	80013ac <CopyDataInit>
  ldr  r2, =_sbss
 80013be:	4a11      	ldr	r2, [pc, #68]	; (8001404 <LoopForever+0x2a>)
  b  LoopFillZerobss
 80013c0:	e002      	b.n	80013c8 <LoopFillZerobss>

080013c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80013c2:	2300      	movs	r3, #0
  str  r3, [r2]
 80013c4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c6:	3204      	adds	r2, #4

080013c8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80013c8:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <LoopForever+0x2e>)
  cmp  r2, r3
 80013ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80013cc:	d3f9      	bcc.n	80013c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80013ce:	f7ff ffaf 	bl	8001330 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013d2:	f001 fdcf 	bl	8002f74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013d6:	f7ff fe4f 	bl	8001078 <main>

080013da <LoopForever>:

LoopForever:
    b LoopForever
 80013da:	e7fe      	b.n	80013da <LoopForever>
   ldr   r0, =_estack
 80013dc:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 80013e0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80013e4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80013e8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80013ec:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80013f0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80013f4:	00000000 	.word	0x00000000
  ldr  r3, =_sidata
 80013f8:	080048c8 	.word	0x080048c8
  ldr  r0, =_sdata
 80013fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001400:	2000023c 	.word	0x2000023c
  ldr  r2, =_sbss
 8001404:	20000240 	.word	0x20000240
  ldr  r3, = _ebss
 8001408:	20000460 	.word	0x20000460

0800140c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800140c:	e7fe      	b.n	800140c <ADC1_IRQHandler>
	...

08001410 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001410:	21fa      	movs	r1, #250	; 0xfa
 8001412:	4b0a      	ldr	r3, [pc, #40]	; (800143c <HAL_InitTick+0x2c>)
{
 8001414:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001416:	0089      	lsls	r1, r1, #2
{
 8001418:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f7fe fe90 	bl	8000140 <__udivsi3>
 8001420:	f000 faec 	bl	80019fc <HAL_SYSTICK_Config>
 8001424:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8001426:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001428:	2c00      	cmp	r4, #0
 800142a:	d105      	bne.n	8001438 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 800142c:	3802      	subs	r0, #2
 800142e:	0022      	movs	r2, r4
 8001430:	0029      	movs	r1, r5
 8001432:	f000 faaf 	bl	8001994 <HAL_NVIC_SetPriority>
 8001436:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8001438:	bd70      	pop	{r4, r5, r6, pc}
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	20000008 	.word	0x20000008

08001440 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001440:	2340      	movs	r3, #64	; 0x40
 8001442:	4a08      	ldr	r2, [pc, #32]	; (8001464 <HAL_Init+0x24>)
{
 8001444:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001446:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001448:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800144a:	430b      	orrs	r3, r1
 800144c:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800144e:	f7ff ffdf 	bl	8001410 <HAL_InitTick>
 8001452:	1e04      	subs	r4, r0, #0
 8001454:	d103      	bne.n	800145e <HAL_Init+0x1e>
    HAL_MspInit();
 8001456:	f7ff feab 	bl	80011b0 <HAL_MspInit>
}
 800145a:	0020      	movs	r0, r4
 800145c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800145e:	2401      	movs	r4, #1
 8001460:	e7fb      	b.n	800145a <HAL_Init+0x1a>
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	40022000 	.word	0x40022000

08001468 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001468:	4a02      	ldr	r2, [pc, #8]	; (8001474 <HAL_IncTick+0xc>)
 800146a:	6813      	ldr	r3, [r2, #0]
 800146c:	3301      	adds	r3, #1
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	4770      	bx	lr
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	20000458 	.word	0x20000458

08001478 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001478:	4b01      	ldr	r3, [pc, #4]	; (8001480 <HAL_GetTick+0x8>)
 800147a:	6818      	ldr	r0, [r3, #0]
}
 800147c:	4770      	bx	lr
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	20000458 	.word	0x20000458

08001484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001484:	b570      	push	{r4, r5, r6, lr}
 8001486:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001488:	f7ff fff6 	bl	8001478 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 800148c:	1c63      	adds	r3, r4, #1
 800148e:	1e5a      	subs	r2, r3, #1
 8001490:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 8001492:	0005      	movs	r5, r0
    wait++;
 8001494:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001496:	f7ff ffef 	bl	8001478 <HAL_GetTick>
 800149a:	1b40      	subs	r0, r0, r5
 800149c:	42a0      	cmp	r0, r4
 800149e:	d3fa      	bcc.n	8001496 <HAL_Delay+0x12>
  {
  }
}
 80014a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080014a4 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80014a4:	2102      	movs	r1, #2
 80014a6:	4a02      	ldr	r2, [pc, #8]	; (80014b0 <HAL_SuspendTick+0xc>)
 80014a8:	6813      	ldr	r3, [r2, #0]
 80014aa:	438b      	bics	r3, r1
 80014ac:	6013      	str	r3, [r2, #0]
}
 80014ae:	4770      	bx	lr
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80014b4:	2302      	movs	r3, #2
 80014b6:	4a02      	ldr	r2, [pc, #8]	; (80014c0 <HAL_ResumeTick+0xc>)
 80014b8:	6811      	ldr	r1, [r2, #0]
 80014ba:	430b      	orrs	r3, r1
 80014bc:	6013      	str	r3, [r2, #0]
}
 80014be:	4770      	bx	lr
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014c4:	2103      	movs	r1, #3
 80014c6:	6803      	ldr	r3, [r0, #0]
{
 80014c8:	b570      	push	{r4, r5, r6, lr}
 80014ca:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014cc:	6898      	ldr	r0, [r3, #8]
 80014ce:	4008      	ands	r0, r1
 80014d0:	2801      	cmp	r0, #1
 80014d2:	d001      	beq.n	80014d8 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80014d4:	2000      	movs	r0, #0
}
 80014d6:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	4202      	tst	r2, r0
 80014dc:	d0fa      	beq.n	80014d4 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80014de:	2205      	movs	r2, #5
 80014e0:	689d      	ldr	r5, [r3, #8]
 80014e2:	4015      	ands	r5, r2
 80014e4:	2d01      	cmp	r5, #1
 80014e6:	d119      	bne.n	800151c <ADC_Disable+0x58>
      __HAL_ADC_DISABLE(hadc);
 80014e8:	6898      	ldr	r0, [r3, #8]
 80014ea:	3a03      	subs	r2, #3
 80014ec:	4302      	orrs	r2, r0
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80014f2:	f7ff ffc1 	bl	8001478 <HAL_GetTick>
 80014f6:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80014f8:	6823      	ldr	r3, [r4, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	422b      	tst	r3, r5
 80014fe:	d0e9      	beq.n	80014d4 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001500:	f7ff ffba 	bl	8001478 <HAL_GetTick>
 8001504:	1b80      	subs	r0, r0, r6
 8001506:	280a      	cmp	r0, #10
 8001508:	d9f6      	bls.n	80014f8 <ADC_Disable+0x34>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800150a:	2310      	movs	r3, #16
 800150c:	6d62      	ldr	r2, [r4, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800150e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001510:	4313      	orrs	r3, r2
 8001512:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001514:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001516:	431d      	orrs	r5, r3
 8001518:	65a5      	str	r5, [r4, #88]	; 0x58
 800151a:	e7dc      	b.n	80014d6 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800151c:	2310      	movs	r3, #16
 800151e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001520:	4313      	orrs	r3, r2
 8001522:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001524:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001526:	4303      	orrs	r3, r0
 8001528:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 800152a:	e7d4      	b.n	80014d6 <ADC_Disable+0x12>

0800152c <ADC_Enable>:
{
 800152c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800152e:	2103      	movs	r1, #3
 8001530:	6803      	ldr	r3, [r0, #0]
{
 8001532:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001534:	689a      	ldr	r2, [r3, #8]
 8001536:	400a      	ands	r2, r1
 8001538:	2a01      	cmp	r2, #1
 800153a:	d104      	bne.n	8001546 <ADC_Enable+0x1a>
 800153c:	6819      	ldr	r1, [r3, #0]
 800153e:	4211      	tst	r1, r2
 8001540:	d001      	beq.n	8001546 <ADC_Enable+0x1a>
  return HAL_OK;
 8001542:	2000      	movs	r0, #0
}
 8001544:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001546:	6899      	ldr	r1, [r3, #8]
 8001548:	4a19      	ldr	r2, [pc, #100]	; (80015b0 <ADC_Enable+0x84>)
 800154a:	4211      	tst	r1, r2
 800154c:	d008      	beq.n	8001560 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800154e:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001550:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001552:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001554:	4313      	orrs	r3, r2
 8001556:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001558:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800155a:	4303      	orrs	r3, r0
 800155c:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 800155e:	e7f1      	b.n	8001544 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8001560:	2201      	movs	r2, #1
 8001562:	6899      	ldr	r1, [r3, #8]
 8001564:	430a      	orrs	r2, r1
 8001566:	609a      	str	r2, [r3, #8]
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <ADC_Enable+0x88>)
 800156a:	4913      	ldr	r1, [pc, #76]	; (80015b8 <ADC_Enable+0x8c>)
 800156c:	6818      	ldr	r0, [r3, #0]
 800156e:	f7fe fde7 	bl	8000140 <__udivsi3>
 8001572:	9001      	str	r0, [sp, #4]

  while(waitLoopIndex != 0U)
 8001574:	9b01      	ldr	r3, [sp, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d115      	bne.n	80015a6 <ADC_Enable+0x7a>
    tickstart = HAL_GetTick();
 800157a:	f7ff ff7d 	bl	8001478 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800157e:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8001580:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	422b      	tst	r3, r5
 8001588:	d1db      	bne.n	8001542 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800158a:	f7ff ff75 	bl	8001478 <HAL_GetTick>
 800158e:	1b80      	subs	r0, r0, r6
 8001590:	280a      	cmp	r0, #10
 8001592:	d9f6      	bls.n	8001582 <ADC_Enable+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001594:	2310      	movs	r3, #16
 8001596:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 8001598:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800159a:	4313      	orrs	r3, r2
 800159c:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800159e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80015a0:	432b      	orrs	r3, r5
 80015a2:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 80015a4:	e7ce      	b.n	8001544 <ADC_Enable+0x18>
  {
    waitLoopIndex--;
 80015a6:	9b01      	ldr	r3, [sp, #4]
 80015a8:	3b01      	subs	r3, #1
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	e7e2      	b.n	8001574 <ADC_Enable+0x48>
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	80000017 	.word	0x80000017
 80015b4:	20000008 	.word	0x20000008
 80015b8:	000f4240 	.word	0x000f4240

080015bc <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80015bc:	2204      	movs	r2, #4
 80015be:	6803      	ldr	r3, [r0, #0]
{
 80015c0:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80015c2:	6899      	ldr	r1, [r3, #8]
{
 80015c4:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80015c6:	4211      	tst	r1, r2
 80015c8:	d101      	bne.n	80015ce <ADC_ConversionStop+0x12>
  return HAL_OK;
 80015ca:	2000      	movs	r0, #0
}
 80015cc:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80015ce:	6899      	ldr	r1, [r3, #8]
 80015d0:	4211      	tst	r1, r2
 80015d2:	d006      	beq.n	80015e2 <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80015d4:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80015d6:	0792      	lsls	r2, r2, #30
 80015d8:	d403      	bmi.n	80015e2 <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80015da:	2210      	movs	r2, #16
 80015dc:	6899      	ldr	r1, [r3, #8]
 80015de:	430a      	orrs	r2, r1
 80015e0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80015e2:	f7ff ff49 	bl	8001478 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80015e6:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 80015e8:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80015ea:	6823      	ldr	r3, [r4, #0]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	422b      	tst	r3, r5
 80015f0:	d0eb      	beq.n	80015ca <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80015f2:	f7ff ff41 	bl	8001478 <HAL_GetTick>
 80015f6:	1b80      	subs	r0, r0, r6
 80015f8:	280a      	cmp	r0, #10
 80015fa:	d9f6      	bls.n	80015ea <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015fc:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015fe:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001600:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001602:	4313      	orrs	r3, r2
 8001604:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001606:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001608:	4303      	orrs	r3, r0
 800160a:	65a3      	str	r3, [r4, #88]	; 0x58
 800160c:	e7de      	b.n	80015cc <ADC_ConversionStop+0x10>
	...

08001610 <HAL_ADC_Init>:
{
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001614:	2001      	movs	r0, #1
  if(hadc == NULL)
 8001616:	2c00      	cmp	r4, #0
 8001618:	d019      	beq.n	800164e <HAL_ADC_Init+0x3e>
  if(hadc->State == HAL_ADC_STATE_RESET)
 800161a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800161c:	2b00      	cmp	r3, #0
 800161e:	d106      	bne.n	800162e <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8001620:	0022      	movs	r2, r4
 8001622:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8001624:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8001626:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8001628:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800162a:	f7ff fdcf 	bl	80011cc <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800162e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001630:	06db      	lsls	r3, r3, #27
 8001632:	d404      	bmi.n	800163e <HAL_ADC_Init+0x2e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8001634:	2204      	movs	r2, #4
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	6898      	ldr	r0, [r3, #8]
 800163a:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800163c:	d008      	beq.n	8001650 <HAL_ADC_Init+0x40>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800163e:	2310      	movs	r3, #16
 8001640:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001642:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001644:	4313      	orrs	r3, r2
 8001646:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8001648:	2300      	movs	r3, #0
 800164a:	3450      	adds	r4, #80	; 0x50
 800164c:	7023      	strb	r3, [r4, #0]
}
 800164e:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 8001650:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001652:	4955      	ldr	r1, [pc, #340]	; (80017a8 <HAL_ADC_Init+0x198>)
 8001654:	4011      	ands	r1, r2
 8001656:	2202      	movs	r2, #2
 8001658:	430a      	orrs	r2, r1
 800165a:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 800165c:	2203      	movs	r2, #3
 800165e:	6899      	ldr	r1, [r3, #8]
 8001660:	4011      	ands	r1, r2
 8001662:	4a52      	ldr	r2, [pc, #328]	; (80017ac <HAL_ADC_Init+0x19c>)
 8001664:	2901      	cmp	r1, #1
 8001666:	d102      	bne.n	800166e <HAL_ADC_Init+0x5e>
 8001668:	681d      	ldr	r5, [r3, #0]
 800166a:	420d      	tst	r5, r1
 800166c:	d119      	bne.n	80016a2 <HAL_ADC_Init+0x92>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800166e:	2680      	movs	r6, #128	; 0x80
 8001670:	6861      	ldr	r1, [r4, #4]
 8001672:	05f6      	lsls	r6, r6, #23
 8001674:	004d      	lsls	r5, r1, #1
 8001676:	086d      	lsrs	r5, r5, #1
 8001678:	42b5      	cmp	r5, r6
 800167a:	d003      	beq.n	8001684 <HAL_ADC_Init+0x74>
 800167c:	2580      	movs	r5, #128	; 0x80
 800167e:	062d      	lsls	r5, r5, #24
 8001680:	42a9      	cmp	r1, r5
 8001682:	d176      	bne.n	8001772 <HAL_ADC_Init+0x162>
 8001684:	691d      	ldr	r5, [r3, #16]
 8001686:	00ad      	lsls	r5, r5, #2
 8001688:	08ad      	lsrs	r5, r5, #2
 800168a:	611d      	str	r5, [r3, #16]
 800168c:	691d      	ldr	r5, [r3, #16]
 800168e:	4329      	orrs	r1, r5
 8001690:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001692:	2518      	movs	r5, #24
 8001694:	68d9      	ldr	r1, [r3, #12]
 8001696:	43a9      	bics	r1, r5
 8001698:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800169a:	68d9      	ldr	r1, [r3, #12]
 800169c:	68a5      	ldr	r5, [r4, #8]
 800169e:	4329      	orrs	r1, r5
 80016a0:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80016a2:	6811      	ldr	r1, [r2, #0]
 80016a4:	4d42      	ldr	r5, [pc, #264]	; (80017b0 <HAL_ADC_Init+0x1a0>)
 80016a6:	4029      	ands	r1, r5
 80016a8:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80016aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80016ac:	6815      	ldr	r5, [r2, #0]
 80016ae:	0649      	lsls	r1, r1, #25
 80016b0:	4329      	orrs	r1, r5
 80016b2:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80016b4:	2280      	movs	r2, #128	; 0x80
 80016b6:	6899      	ldr	r1, [r3, #8]
 80016b8:	0552      	lsls	r2, r2, #21
 80016ba:	4211      	tst	r1, r2
 80016bc:	d102      	bne.n	80016c4 <HAL_ADC_Init+0xb4>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80016be:	6899      	ldr	r1, [r3, #8]
 80016c0:	430a      	orrs	r2, r1
 80016c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80016c4:	68da      	ldr	r2, [r3, #12]
 80016c6:	493b      	ldr	r1, [pc, #236]	; (80017b4 <HAL_ADC_Init+0x1a4>)
 80016c8:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80016ca:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80016cc:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016ce:	68dd      	ldr	r5, [r3, #12]
 80016d0:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80016d2:	2902      	cmp	r1, #2
 80016d4:	d100      	bne.n	80016d8 <HAL_ADC_Init+0xc8>
 80016d6:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016d8:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016da:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016dc:	4332      	orrs	r2, r6
 80016de:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80016e0:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016e2:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80016e4:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016e6:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80016e8:	69e5      	ldr	r5, [r4, #28]
 80016ea:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016ec:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016ee:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016f0:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80016f2:	0025      	movs	r5, r4
 80016f4:	352c      	adds	r5, #44	; 0x2c
 80016f6:	782d      	ldrb	r5, [r5, #0]
 80016f8:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80016fa:	432a      	orrs	r2, r5
 80016fc:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016fe:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001700:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001702:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001704:	30ff      	adds	r0, #255	; 0xff
 8001706:	4282      	cmp	r2, r0
 8001708:	d004      	beq.n	8001714 <HAL_ADC_Init+0x104>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800170a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800170c:	68d8      	ldr	r0, [r3, #12]
 800170e:	432a      	orrs	r2, r5
 8001710:	4302      	orrs	r2, r0
 8001712:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001714:	1ca2      	adds	r2, r4, #2
 8001716:	7fd2      	ldrb	r2, [r2, #31]
 8001718:	2a01      	cmp	r2, #1
 800171a:	d106      	bne.n	800172a <HAL_ADC_Init+0x11a>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800171c:	2900      	cmp	r1, #0
 800171e:	d134      	bne.n	800178a <HAL_ADC_Init+0x17a>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001720:	2280      	movs	r2, #128	; 0x80
 8001722:	68d9      	ldr	r1, [r3, #12]
 8001724:	0252      	lsls	r2, r2, #9
 8001726:	430a      	orrs	r2, r1
 8001728:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 800172a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800172c:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 800172e:	2901      	cmp	r1, #1
 8001730:	d133      	bne.n	800179a <HAL_ADC_Init+0x18a>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001732:	4821      	ldr	r0, [pc, #132]	; (80017b8 <HAL_ADC_Init+0x1a8>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001734:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001736:	4002      	ands	r2, r0
 8001738:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800173a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800173c:	6918      	ldr	r0, [r3, #16]
 800173e:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8001740:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001742:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001744:	4302      	orrs	r2, r0
 8001746:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001748:	691a      	ldr	r2, [r3, #16]
 800174a:	4311      	orrs	r1, r2
 800174c:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800174e:	2107      	movs	r1, #7
 8001750:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8001752:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001754:	438a      	bics	r2, r1
 8001756:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001758:	695a      	ldr	r2, [r3, #20]
 800175a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800175c:	430a      	orrs	r2, r1
 800175e:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8001760:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8001762:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8001764:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001766:	4393      	bics	r3, r2
 8001768:	001a      	movs	r2, r3
 800176a:	2301      	movs	r3, #1
 800176c:	4313      	orrs	r3, r2
 800176e:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8001770:	e76d      	b.n	800164e <HAL_ADC_Init+0x3e>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001772:	691d      	ldr	r5, [r3, #16]
 8001774:	4e11      	ldr	r6, [pc, #68]	; (80017bc <HAL_ADC_Init+0x1ac>)
 8001776:	00ad      	lsls	r5, r5, #2
 8001778:	08ad      	lsrs	r5, r5, #2
 800177a:	611d      	str	r5, [r3, #16]
 800177c:	6815      	ldr	r5, [r2, #0]
 800177e:	4035      	ands	r5, r6
 8001780:	6015      	str	r5, [r2, #0]
 8001782:	6815      	ldr	r5, [r2, #0]
 8001784:	4329      	orrs	r1, r5
 8001786:	6011      	str	r1, [r2, #0]
 8001788:	e783      	b.n	8001692 <HAL_ADC_Init+0x82>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800178a:	2120      	movs	r1, #32
 800178c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800178e:	4301      	orrs	r1, r0
 8001790:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001792:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001794:	430a      	orrs	r2, r1
 8001796:	65a2      	str	r2, [r4, #88]	; 0x58
 8001798:	e7c7      	b.n	800172a <HAL_ADC_Init+0x11a>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800179a:	2101      	movs	r1, #1
 800179c:	420a      	tst	r2, r1
 800179e:	d0d6      	beq.n	800174e <HAL_ADC_Init+0x13e>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80017a0:	691a      	ldr	r2, [r3, #16]
 80017a2:	438a      	bics	r2, r1
 80017a4:	611a      	str	r2, [r3, #16]
 80017a6:	e7d2      	b.n	800174e <HAL_ADC_Init+0x13e>
 80017a8:	fffffefd 	.word	0xfffffefd
 80017ac:	40012708 	.word	0x40012708
 80017b0:	fdffffff 	.word	0xfdffffff
 80017b4:	fffe0219 	.word	0xfffe0219
 80017b8:	fffffc03 	.word	0xfffffc03
 80017bc:	ffc3ffff 	.word	0xffc3ffff

080017c0 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017c0:	6803      	ldr	r3, [r0, #0]
{
 80017c2:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017c4:	689b      	ldr	r3, [r3, #8]
{
 80017c6:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 80017c8:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017ca:	075b      	lsls	r3, r3, #29
 80017cc:	d41a      	bmi.n	8001804 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 80017ce:	0025      	movs	r5, r4
 80017d0:	3550      	adds	r5, #80	; 0x50
 80017d2:	782b      	ldrb	r3, [r5, #0]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d015      	beq.n	8001804 <HAL_ADC_Start+0x44>
 80017d8:	2301      	movs	r3, #1
 80017da:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80017dc:	69e3      	ldr	r3, [r4, #28]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d111      	bne.n	8001806 <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 80017e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80017e4:	4a0b      	ldr	r2, [pc, #44]	; (8001814 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 80017e6:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 80017e8:	401a      	ands	r2, r3
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017f0:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 80017f2:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017f4:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 80017f6:	65a0      	str	r0, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 80017f8:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017fa:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80017fc:	6899      	ldr	r1, [r3, #8]
 80017fe:	3a18      	subs	r2, #24
 8001800:	430a      	orrs	r2, r1
 8001802:	609a      	str	r2, [r3, #8]
}
 8001804:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8001806:	0020      	movs	r0, r4
 8001808:	f7ff fe90 	bl	800152c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800180c:	2800      	cmp	r0, #0
 800180e:	d0e8      	beq.n	80017e2 <HAL_ADC_Start+0x22>
 8001810:	e7f8      	b.n	8001804 <HAL_ADC_Start+0x44>
 8001812:	46c0      	nop			; (mov r8, r8)
 8001814:	fffff0fe 	.word	0xfffff0fe

08001818 <HAL_ADC_Stop>:
{
 8001818:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 800181a:	0006      	movs	r6, r0
 800181c:	3650      	adds	r6, #80	; 0x50
 800181e:	7833      	ldrb	r3, [r6, #0]
{
 8001820:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001822:	2002      	movs	r0, #2
 8001824:	2b01      	cmp	r3, #1
 8001826:	d012      	beq.n	800184e <HAL_ADC_Stop+0x36>
 8001828:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 800182a:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 800182c:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 800182e:	f7ff fec5 	bl	80015bc <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001832:	2800      	cmp	r0, #0
 8001834:	d109      	bne.n	800184a <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8001836:	0020      	movs	r0, r4
 8001838:	f7ff fe44 	bl	80014c4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800183c:	2800      	cmp	r0, #0
 800183e:	d104      	bne.n	800184a <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8001840:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001842:	4a03      	ldr	r2, [pc, #12]	; (8001850 <HAL_ADC_Stop+0x38>)
 8001844:	4013      	ands	r3, r2
 8001846:	431d      	orrs	r5, r3
 8001848:	6565      	str	r5, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800184a:	2300      	movs	r3, #0
 800184c:	7033      	strb	r3, [r6, #0]
}
 800184e:	bd70      	pop	{r4, r5, r6, pc}
 8001850:	fffffefe 	.word	0xfffffefe

08001854 <HAL_ADC_PollForConversion>:
{
 8001854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001856:	6945      	ldr	r5, [r0, #20]
{
 8001858:	0004      	movs	r4, r0
 800185a:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800185c:	2d08      	cmp	r5, #8
 800185e:	d00d      	beq.n	800187c <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001860:	6803      	ldr	r3, [r0, #0]
 8001862:	2001      	movs	r0, #1
 8001864:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001866:	250c      	movs	r5, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001868:	4203      	tst	r3, r0
 800186a:	d007      	beq.n	800187c <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800186c:	2320      	movs	r3, #32
 800186e:	6d62      	ldr	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hadc);
 8001870:	3450      	adds	r4, #80	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001872:	4313      	orrs	r3, r2
 8001874:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 8001876:	2300      	movs	r3, #0
 8001878:	7023      	strb	r3, [r4, #0]
}
 800187a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 800187c:	f7ff fdfc 	bl	8001478 <HAL_GetTick>
 8001880:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001882:	6823      	ldr	r3, [r4, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	4215      	tst	r5, r2
 8001888:	d024      	beq.n	80018d4 <HAL_ADC_PollForConversion+0x80>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800188a:	2280      	movs	r2, #128	; 0x80
 800188c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800188e:	0092      	lsls	r2, r2, #2
 8001890:	430a      	orrs	r2, r1
 8001892:	6562      	str	r2, [r4, #84]	; 0x54
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001894:	22c0      	movs	r2, #192	; 0xc0
 8001896:	68d9      	ldr	r1, [r3, #12]
 8001898:	0112      	lsls	r2, r2, #4
 800189a:	4211      	tst	r1, r2
 800189c:	d113      	bne.n	80018c6 <HAL_ADC_PollForConversion+0x72>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800189e:	1c62      	adds	r2, r4, #1
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018a0:	7fd2      	ldrb	r2, [r2, #31]
 80018a2:	2a00      	cmp	r2, #0
 80018a4:	d10f      	bne.n	80018c6 <HAL_ADC_PollForConversion+0x72>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	0712      	lsls	r2, r2, #28
 80018aa:	d50c      	bpl.n	80018c6 <HAL_ADC_PollForConversion+0x72>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018ac:	689a      	ldr	r2, [r3, #8]
 80018ae:	0752      	lsls	r2, r2, #29
 80018b0:	d423      	bmi.n	80018fa <HAL_ADC_PollForConversion+0xa6>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80018b2:	210c      	movs	r1, #12
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	438a      	bics	r2, r1
 80018b8:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 80018ba:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80018bc:	4913      	ldr	r1, [pc, #76]	; (800190c <HAL_ADC_PollForConversion+0xb8>)
 80018be:	4011      	ands	r1, r2
 80018c0:	2201      	movs	r2, #1
 80018c2:	430a      	orrs	r2, r1
 80018c4:	6562      	str	r2, [r4, #84]	; 0x54
  return HAL_OK;
 80018c6:	2000      	movs	r0, #0
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80018c8:	69a2      	ldr	r2, [r4, #24]
 80018ca:	4282      	cmp	r2, r0
 80018cc:	d1d5      	bne.n	800187a <HAL_ADC_PollForConversion+0x26>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80018ce:	220c      	movs	r2, #12
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	e7d2      	b.n	800187a <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 80018d4:	1c72      	adds	r2, r6, #1
 80018d6:	d0d5      	beq.n	8001884 <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80018d8:	2e00      	cmp	r6, #0
 80018da:	d108      	bne.n	80018ee <HAL_ADC_PollForConversion+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018dc:	2304      	movs	r3, #4
 80018de:	6d62      	ldr	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 80018e0:	3450      	adds	r4, #80	; 0x50
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018e2:	4313      	orrs	r3, r2
 80018e4:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 80018e6:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 80018e8:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 80018ea:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80018ec:	e7c5      	b.n	800187a <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80018ee:	f7ff fdc3 	bl	8001478 <HAL_GetTick>
 80018f2:	1bc0      	subs	r0, r0, r7
 80018f4:	42b0      	cmp	r0, r6
 80018f6:	d9c4      	bls.n	8001882 <HAL_ADC_PollForConversion+0x2e>
 80018f8:	e7f0      	b.n	80018dc <HAL_ADC_PollForConversion+0x88>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018fa:	2220      	movs	r2, #32
 80018fc:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80018fe:	430a      	orrs	r2, r1
 8001900:	6562      	str	r2, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001902:	2201      	movs	r2, #1
 8001904:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001906:	430a      	orrs	r2, r1
 8001908:	65a2      	str	r2, [r4, #88]	; 0x58
 800190a:	e7dc      	b.n	80018c6 <HAL_ADC_PollForConversion+0x72>
 800190c:	fffffefe 	.word	0xfffffefe

08001910 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001910:	6803      	ldr	r3, [r0, #0]
 8001912:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8001914:	4770      	bx	lr
	...

08001918 <HAL_ADC_ConfigChannel>:
{
 8001918:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 800191a:	0004      	movs	r4, r0
 800191c:	3450      	adds	r4, #80	; 0x50
 800191e:	7823      	ldrb	r3, [r4, #0]
{
 8001920:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 8001922:	2002      	movs	r0, #2
 8001924:	2b01      	cmp	r3, #1
 8001926:	d00c      	beq.n	8001942 <HAL_ADC_ConfigChannel+0x2a>
 8001928:	2301      	movs	r3, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800192a:	682a      	ldr	r2, [r5, #0]
  __HAL_LOCK(hadc);
 800192c:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800192e:	6890      	ldr	r0, [r2, #8]
 8001930:	0740      	lsls	r0, r0, #29
 8001932:	d507      	bpl.n	8001944 <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001934:	2220      	movs	r2, #32
 8001936:	6d69      	ldr	r1, [r5, #84]	; 0x54
    return HAL_ERROR;
 8001938:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800193a:	430a      	orrs	r2, r1
 800193c:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 800193e:	2200      	movs	r2, #0
 8001940:	7022      	strb	r2, [r4, #0]
}
 8001942:	bd30      	pop	{r4, r5, pc}
 8001944:	2580      	movs	r5, #128	; 0x80
 8001946:	6808      	ldr	r0, [r1, #0]
 8001948:	02ad      	lsls	r5, r5, #10
 800194a:	0343      	lsls	r3, r0, #13
  if (sConfig->Rank != ADC_RANK_NONE)
 800194c:	6849      	ldr	r1, [r1, #4]
 800194e:	4028      	ands	r0, r5
 8001950:	4d0d      	ldr	r5, [pc, #52]	; (8001988 <HAL_ADC_ConfigChannel+0x70>)
 8001952:	0b5b      	lsrs	r3, r3, #13
 8001954:	42a9      	cmp	r1, r5
 8001956:	d00d      	beq.n	8001974 <HAL_ADC_ConfigChannel+0x5c>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001958:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800195a:	430b      	orrs	r3, r1
 800195c:	6293      	str	r3, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800195e:	2800      	cmp	r0, #0
 8001960:	d005      	beq.n	800196e <HAL_ADC_ConfigChannel+0x56>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	4a09      	ldr	r2, [pc, #36]	; (800198c <HAL_ADC_ConfigChannel+0x74>)
 8001966:	03db      	lsls	r3, r3, #15
 8001968:	6811      	ldr	r1, [r2, #0]
 800196a:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800196c:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 800196e:	2000      	movs	r0, #0
 8001970:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8001972:	e7e6      	b.n	8001942 <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001974:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001976:	4399      	bics	r1, r3
 8001978:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800197a:	2800      	cmp	r0, #0
 800197c:	d0f7      	beq.n	800196e <HAL_ADC_ConfigChannel+0x56>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800197e:	4a03      	ldr	r2, [pc, #12]	; (800198c <HAL_ADC_ConfigChannel+0x74>)
 8001980:	4903      	ldr	r1, [pc, #12]	; (8001990 <HAL_ADC_ConfigChannel+0x78>)
 8001982:	6813      	ldr	r3, [r2, #0]
 8001984:	400b      	ands	r3, r1
 8001986:	e7f1      	b.n	800196c <HAL_ADC_ConfigChannel+0x54>
 8001988:	00001001 	.word	0x00001001
 800198c:	40012708 	.word	0x40012708
 8001990:	ffbfffff 	.word	0xffbfffff

08001994 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001994:	b530      	push	{r4, r5, lr}
 8001996:	25ff      	movs	r5, #255	; 0xff
 8001998:	2403      	movs	r4, #3
 800199a:	002a      	movs	r2, r5
 800199c:	b2c3      	uxtb	r3, r0
 800199e:	401c      	ands	r4, r3
 80019a0:	00e4      	lsls	r4, r4, #3
 80019a2:	40a2      	lsls	r2, r4
 80019a4:	0189      	lsls	r1, r1, #6
 80019a6:	4029      	ands	r1, r5
 80019a8:	43d2      	mvns	r2, r2
 80019aa:	40a1      	lsls	r1, r4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80019ac:	2800      	cmp	r0, #0
 80019ae:	da0b      	bge.n	80019c8 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019b0:	200f      	movs	r0, #15
 80019b2:	4003      	ands	r3, r0
 80019b4:	3b08      	subs	r3, #8
 80019b6:	480a      	ldr	r0, [pc, #40]	; (80019e0 <HAL_NVIC_SetPriority+0x4c>)
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	181b      	adds	r3, r3, r0
 80019be:	69d8      	ldr	r0, [r3, #28]
 80019c0:	4002      	ands	r2, r0
 80019c2:	4311      	orrs	r1, r2
 80019c4:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80019c6:	bd30      	pop	{r4, r5, pc}
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_NVIC_SetPriority+0x50>)
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019ca:	0880      	lsrs	r0, r0, #2
 80019cc:	0080      	lsls	r0, r0, #2
 80019ce:	18c0      	adds	r0, r0, r3
 80019d0:	23c0      	movs	r3, #192	; 0xc0
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	58c4      	ldr	r4, [r0, r3]
 80019d6:	4022      	ands	r2, r4
 80019d8:	4311      	orrs	r1, r2
 80019da:	50c1      	str	r1, [r0, r3]
 80019dc:	e7f3      	b.n	80019c6 <HAL_NVIC_SetPriority+0x32>
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	e000ed00 	.word	0xe000ed00
 80019e4:	e000e100 	.word	0xe000e100

080019e8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80019e8:	231f      	movs	r3, #31
 80019ea:	4018      	ands	r0, r3
 80019ec:	3b1e      	subs	r3, #30
 80019ee:	4083      	lsls	r3, r0
 80019f0:	4a01      	ldr	r2, [pc, #4]	; (80019f8 <HAL_NVIC_EnableIRQ+0x10>)
 80019f2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80019f4:	4770      	bx	lr
 80019f6:	46c0      	nop			; (mov r8, r8)
 80019f8:	e000e100 	.word	0xe000e100

080019fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019fc:	4a09      	ldr	r2, [pc, #36]	; (8001a24 <HAL_SYSTICK_Config+0x28>)
 80019fe:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a00:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d80d      	bhi.n	8001a22 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a06:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a08:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a0a:	4808      	ldr	r0, [pc, #32]	; (8001a2c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a0e:	6a03      	ldr	r3, [r0, #32]
 8001a10:	0609      	lsls	r1, r1, #24
 8001a12:	021b      	lsls	r3, r3, #8
 8001a14:	0a1b      	lsrs	r3, r3, #8
 8001a16:	430b      	orrs	r3, r1
 8001a18:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a1c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a20:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001a22:	4770      	bx	lr
 8001a24:	00ffffff 	.word	0x00ffffff
 8001a28:	e000e010 	.word	0xe000e010
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a30:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001a32:	4a4f      	ldr	r2, [pc, #316]	; (8001b70 <HAL_GPIO_Init+0x140>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a34:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001a36:	1882      	adds	r2, r0, r2
 8001a38:	1e54      	subs	r4, r2, #1
 8001a3a:	41a2      	sbcs	r2, r4
{
 8001a3c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a3e:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 8001a40:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001a42:	3205      	adds	r2, #5
 8001a44:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a46:	9a03      	ldr	r2, [sp, #12]
 8001a48:	40da      	lsrs	r2, r3
 8001a4a:	d101      	bne.n	8001a50 <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8001a4c:	b007      	add	sp, #28
 8001a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a50:	2501      	movs	r5, #1
 8001a52:	409d      	lsls	r5, r3
 8001a54:	9a03      	ldr	r2, [sp, #12]
 8001a56:	402a      	ands	r2, r5
 8001a58:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 8001a5a:	d100      	bne.n	8001a5e <HAL_GPIO_Init+0x2e>
 8001a5c:	e086      	b.n	8001b6c <HAL_GPIO_Init+0x13c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001a5e:	684a      	ldr	r2, [r1, #4]
 8001a60:	9201      	str	r2, [sp, #4]
 8001a62:	2210      	movs	r2, #16
 8001a64:	9e01      	ldr	r6, [sp, #4]
 8001a66:	4396      	bics	r6, r2
 8001a68:	2e02      	cmp	r6, #2
 8001a6a:	d10f      	bne.n	8001a8c <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8001a6c:	08da      	lsrs	r2, r3, #3
 8001a6e:	0092      	lsls	r2, r2, #2
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001a70:	2407      	movs	r4, #7
 8001a72:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3U];
 8001a74:	6a17      	ldr	r7, [r2, #32]
 8001a76:	9204      	str	r2, [sp, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001a78:	220f      	movs	r2, #15
 8001a7a:	401c      	ands	r4, r3
 8001a7c:	00a4      	lsls	r4, r4, #2
 8001a7e:	40a2      	lsls	r2, r4
 8001a80:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001a82:	690a      	ldr	r2, [r1, #16]
 8001a84:	40a2      	lsls	r2, r4
 8001a86:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
 8001a88:	9a04      	ldr	r2, [sp, #16]
 8001a8a:	6217      	str	r7, [r2, #32]
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	005f      	lsls	r7, r3, #1
 8001a90:	40ba      	lsls	r2, r7
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a92:	3e01      	subs	r6, #1
 8001a94:	43d2      	mvns	r2, r2
 8001a96:	2e01      	cmp	r6, #1
 8001a98:	d80e      	bhi.n	8001ab8 <HAL_GPIO_Init+0x88>
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a9a:	68cc      	ldr	r4, [r1, #12]
        temp = GPIOx->OSPEEDR;
 8001a9c:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a9e:	40bc      	lsls	r4, r7
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001aa0:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aa2:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001aa4:	6084      	str	r4, [r0, #8]
        temp= GPIOx->OTYPER;
 8001aa6:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aa8:	43ac      	bics	r4, r5
 8001aaa:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001aac:	9c01      	ldr	r4, [sp, #4]
 8001aae:	06e4      	lsls	r4, r4, #27
 8001ab0:	0fe4      	lsrs	r4, r4, #31
 8001ab2:	409c      	lsls	r4, r3
 8001ab4:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001ab6:	6044      	str	r4, [r0, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ab8:	2403      	movs	r4, #3
 8001aba:	9d01      	ldr	r5, [sp, #4]
      temp = GPIOx->MODER;
 8001abc:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001abe:	4025      	ands	r5, r4
 8001ac0:	40bd      	lsls	r5, r7
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ac2:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ac4:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 8001ac6:	6005      	str	r5, [r0, #0]
      temp = GPIOx->PUPDR;
 8001ac8:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001aca:	402a      	ands	r2, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001acc:	688d      	ldr	r5, [r1, #8]
 8001ace:	40bd      	lsls	r5, r7
 8001ad0:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8001ad2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001ad4:	9a01      	ldr	r2, [sp, #4]
 8001ad6:	00d2      	lsls	r2, r2, #3
 8001ad8:	d548      	bpl.n	8001b6c <HAL_GPIO_Init+0x13c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ada:	2701      	movs	r7, #1
 8001adc:	4d25      	ldr	r5, [pc, #148]	; (8001b74 <HAL_GPIO_Init+0x144>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001ade:	401c      	ands	r4, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001ae2:	00a4      	lsls	r4, r4, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae4:	433a      	orrs	r2, r7
 8001ae6:	636a      	str	r2, [r5, #52]	; 0x34
 8001ae8:	4a23      	ldr	r2, [pc, #140]	; (8001b78 <HAL_GPIO_Init+0x148>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8001aea:	089d      	lsrs	r5, r3, #2
 8001aec:	00ad      	lsls	r5, r5, #2
 8001aee:	18ad      	adds	r5, r5, r2
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001af0:	220f      	movs	r2, #15
 8001af2:	40a2      	lsls	r2, r4
        temp = SYSCFG->EXTICR[position >> 2U];
 8001af4:	68ae      	ldr	r6, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001af6:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001af8:	22a0      	movs	r2, #160	; 0xa0
 8001afa:	05d2      	lsls	r2, r2, #23
 8001afc:	4694      	mov	ip, r2
 8001afe:	2200      	movs	r2, #0
 8001b00:	4560      	cmp	r0, ip
 8001b02:	d009      	beq.n	8001b18 <HAL_GPIO_Init+0xe8>
 8001b04:	4a1d      	ldr	r2, [pc, #116]	; (8001b7c <HAL_GPIO_Init+0x14c>)
 8001b06:	4694      	mov	ip, r2
 8001b08:	003a      	movs	r2, r7
 8001b0a:	4560      	cmp	r0, ip
 8001b0c:	d004      	beq.n	8001b18 <HAL_GPIO_Init+0xe8>
 8001b0e:	4f1c      	ldr	r7, [pc, #112]	; (8001b80 <HAL_GPIO_Init+0x150>)
 8001b10:	1892      	adds	r2, r2, r2
 8001b12:	42b8      	cmp	r0, r7
 8001b14:	d000      	beq.n	8001b18 <HAL_GPIO_Init+0xe8>
 8001b16:	9a05      	ldr	r2, [sp, #20]
 8001b18:	40a2      	lsls	r2, r4
 8001b1a:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b1c:	60aa      	str	r2, [r5, #8]
        temp = EXTI->IMR;
 8001b1e:	4a19      	ldr	r2, [pc, #100]	; (8001b84 <HAL_GPIO_Init+0x154>)
        temp &= ~((uint32_t)iocurrent);
 8001b20:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8001b22:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8001b24:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b26:	9f01      	ldr	r7, [sp, #4]
        temp &= ~((uint32_t)iocurrent);
 8001b28:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8001b2a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b2c:	03ff      	lsls	r7, r7, #15
 8001b2e:	d401      	bmi.n	8001b34 <HAL_GPIO_Init+0x104>
        temp &= ~((uint32_t)iocurrent);
 8001b30:	0035      	movs	r5, r6
 8001b32:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8001b34:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001b36:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8001b38:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b3a:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8001b3c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b3e:	03bf      	lsls	r7, r7, #14
 8001b40:	d401      	bmi.n	8001b46 <HAL_GPIO_Init+0x116>
        temp &= ~((uint32_t)iocurrent);
 8001b42:	0035      	movs	r5, r6
 8001b44:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8001b46:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001b48:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8001b4a:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b4c:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8001b4e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b50:	02ff      	lsls	r7, r7, #11
 8001b52:	d401      	bmi.n	8001b58 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 8001b54:	0035      	movs	r5, r6
 8001b56:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8001b58:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001b5a:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8001b5c:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b5e:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8001b60:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b62:	02bf      	lsls	r7, r7, #10
 8001b64:	d401      	bmi.n	8001b6a <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 8001b66:	4025      	ands	r5, r4
 8001b68:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8001b6a:	60d6      	str	r6, [r2, #12]
    position++;
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	e76a      	b.n	8001a46 <HAL_GPIO_Init+0x16>
 8001b70:	afffe400 	.word	0xafffe400
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40010000 	.word	0x40010000
 8001b7c:	50000400 	.word	0x50000400
 8001b80:	50000800 	.word	0x50000800
 8001b84:	40010400 	.word	0x40010400

08001b88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001b88:	2a00      	cmp	r2, #0
 8001b8a:	d001      	beq.n	8001b90 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b8c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001b8e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8001b90:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001b92:	e7fc      	b.n	8001b8e <HAL_GPIO_WritePin+0x6>

08001b94 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8001b96:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001b98:	695a      	ldr	r2, [r3, #20]
 8001b9a:	4210      	tst	r0, r2
 8001b9c:	d002      	beq.n	8001ba4 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b9e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ba0:	f7ff f85a 	bl	8000c58 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ba4:	bd10      	pop	{r4, pc}
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	40010400 	.word	0x40010400

08001bac <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	4a03      	ldr	r2, [pc, #12]	; (8001bbc <HAL_PWR_EnableBkUpAccess+0x10>)
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	6811      	ldr	r1, [r2, #0]
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	4770      	bx	lr
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	40007000 	.word	0x40007000

08001bc0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001bc0:	b510      	push	{r4, lr}

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001bc2:	2403      	movs	r4, #3
  tmpreg = PWR->CR;
 8001bc4:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <HAL_PWR_EnterSTOPMode+0x30>)
 8001bc6:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001bc8:	43a3      	bics	r3, r4

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8001bca:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8001bcc:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001bce:	2204      	movs	r2, #4
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <HAL_PWR_EnterSTOPMode+0x34>)
 8001bd2:	6918      	ldr	r0, [r3, #16]
 8001bd4:	4302      	orrs	r2, r0
 8001bd6:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001bd8:	2901      	cmp	r1, #1
 8001bda:	d105      	bne.n	8001be8 <HAL_PWR_EnterSTOPMode+0x28>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8001bdc:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001bde:	2104      	movs	r1, #4
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	438a      	bics	r2, r1
 8001be4:	611a      	str	r2, [r3, #16]

}
 8001be6:	bd10      	pop	{r4, pc}
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 8001be8:	bf40      	sev
  __ASM volatile ("wfe");
 8001bea:	bf20      	wfe
 8001bec:	bf20      	wfe
 8001bee:	e7f6      	b.n	8001bde <HAL_PWR_EnterSTOPMode+0x1e>
 8001bf0:	40007000 	.word	0x40007000
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <HAL_PWREx_EnableFastWakeUp>:
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 8001bf8:	2380      	movs	r3, #128	; 0x80
 8001bfa:	4a03      	ldr	r2, [pc, #12]	; (8001c08 <HAL_PWREx_EnableFastWakeUp+0x10>)
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	6811      	ldr	r1, [r2, #0]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6013      	str	r3, [r2, #0]
}
 8001c04:	4770      	bx	lr
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	40007000 	.word	0x40007000

08001c0c <HAL_PWREx_EnableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	4a03      	ldr	r2, [pc, #12]	; (8001c1c <HAL_PWREx_EnableUltraLowPower+0x10>)
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	6811      	ldr	r1, [r2, #0]
 8001c14:	430b      	orrs	r3, r1
 8001c16:	6013      	str	r3, [r2, #0]
}
 8001c18:	4770      	bx	lr
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	40007000 	.word	0x40007000

08001c20 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c20:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8001c22:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001c24:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8001c26:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	2a08      	cmp	r2, #8
 8001c2c:	d029      	beq.n	8001c82 <HAL_RCC_GetSysClockFreq+0x62>
 8001c2e:	2a0c      	cmp	r2, #12
 8001c30:	d009      	beq.n	8001c46 <HAL_RCC_GetSysClockFreq+0x26>
 8001c32:	2a04      	cmp	r2, #4
 8001c34:	d11d      	bne.n	8001c72 <HAL_RCC_GetSysClockFreq+0x52>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c36:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8001c38:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x6c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c3a:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8001c3c:	17c0      	asrs	r0, r0, #31
 8001c3e:	4018      	ands	r0, r3
 8001c40:	4b13      	ldr	r3, [pc, #76]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x70>)
 8001c42:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8001c44:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c46:	028a      	lsls	r2, r1, #10
 8001c48:	4812      	ldr	r0, [pc, #72]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x74>)
 8001c4a:	0f12      	lsrs	r2, r2, #28
 8001c4c:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c4e:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c50:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c52:	0f89      	lsrs	r1, r1, #30
 8001c54:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c56:	03c0      	lsls	r0, r0, #15
 8001c58:	d504      	bpl.n	8001c64 <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = (HSE_VALUE * pllm) / plld;
 8001c5a:	480f      	ldr	r0, [pc, #60]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x78>)
         pllvco = (HSI_VALUE * pllm) / plld;
 8001c5c:	4350      	muls	r0, r2
 8001c5e:	f7fe fa6f 	bl	8000140 <__udivsi3>
 8001c62:	e7ef      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	06db      	lsls	r3, r3, #27
 8001c68:	d501      	bpl.n	8001c6e <HAL_RCC_GetSysClockFreq+0x4e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001c6a:	480c      	ldr	r0, [pc, #48]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x7c>)
 8001c6c:	e7f6      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0x3c>
         pllvco = (HSI_VALUE * pllm) / plld;
 8001c6e:	4808      	ldr	r0, [pc, #32]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x70>)
 8001c70:	e7f4      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001c72:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001c74:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001c76:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001c78:	041b      	lsls	r3, r3, #16
 8001c7a:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	4098      	lsls	r0, r3
 8001c80:	e7e0      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0x24>
      sysclockfreq = HSE_VALUE;
 8001c82:	4805      	ldr	r0, [pc, #20]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x78>)
 8001c84:	e7de      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0x24>
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	ff48e500 	.word	0xff48e500
 8001c90:	00f42400 	.word	0x00f42400
 8001c94:	08004655 	.word	0x08004655
 8001c98:	007a1200 	.word	0x007a1200
 8001c9c:	003d0900 	.word	0x003d0900

08001ca0 <HAL_RCC_OscConfig>:
{
 8001ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ca2:	0005      	movs	r5, r0
 8001ca4:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8001ca6:	2800      	cmp	r0, #0
 8001ca8:	d102      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001caa:	2001      	movs	r0, #1
}
 8001cac:	b007      	add	sp, #28
 8001cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cb0:	230c      	movs	r3, #12
 8001cb2:	4cc0      	ldr	r4, [pc, #768]	; (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001cb4:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cb6:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cb8:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cba:	2380      	movs	r3, #128	; 0x80
 8001cbc:	025b      	lsls	r3, r3, #9
 8001cbe:	401a      	ands	r2, r3
 8001cc0:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc2:	6802      	ldr	r2, [r0, #0]
 8001cc4:	07d2      	lsls	r2, r2, #31
 8001cc6:	d43d      	bmi.n	8001d44 <HAL_RCC_OscConfig+0xa4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc8:	682b      	ldr	r3, [r5, #0]
 8001cca:	079b      	lsls	r3, r3, #30
 8001ccc:	d500      	bpl.n	8001cd0 <HAL_RCC_OscConfig+0x30>
 8001cce:	e083      	b.n	8001dd8 <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001cd0:	682b      	ldr	r3, [r5, #0]
 8001cd2:	06db      	lsls	r3, r3, #27
 8001cd4:	d528      	bpl.n	8001d28 <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001cd6:	2e00      	cmp	r6, #0
 8001cd8:	d000      	beq.n	8001cdc <HAL_RCC_OscConfig+0x3c>
 8001cda:	e0dd      	b.n	8001e98 <HAL_RCC_OscConfig+0x1f8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cdc:	6823      	ldr	r3, [r4, #0]
 8001cde:	059b      	lsls	r3, r3, #22
 8001ce0:	d502      	bpl.n	8001ce8 <HAL_RCC_OscConfig+0x48>
 8001ce2:	69ab      	ldr	r3, [r5, #24]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0e0      	beq.n	8001caa <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ce8:	6862      	ldr	r2, [r4, #4]
 8001cea:	49b3      	ldr	r1, [pc, #716]	; (8001fb8 <HAL_RCC_OscConfig+0x318>)
 8001cec:	6a2b      	ldr	r3, [r5, #32]
 8001cee:	400a      	ands	r2, r1
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cf4:	6861      	ldr	r1, [r4, #4]
 8001cf6:	69ea      	ldr	r2, [r5, #28]
 8001cf8:	0209      	lsls	r1, r1, #8
 8001cfa:	0a09      	lsrs	r1, r1, #8
 8001cfc:	0612      	lsls	r2, r2, #24
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d02:	2280      	movs	r2, #128	; 0x80
 8001d04:	0b5b      	lsrs	r3, r3, #13
 8001d06:	3301      	adds	r3, #1
 8001d08:	0212      	lsls	r2, r2, #8
 8001d0a:	409a      	lsls	r2, r3
 8001d0c:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001d0e:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001d10:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001d12:	060a      	lsls	r2, r1, #24
 8001d14:	49a9      	ldr	r1, [pc, #676]	; (8001fbc <HAL_RCC_OscConfig+0x31c>)
 8001d16:	0f12      	lsrs	r2, r2, #28
 8001d18:	5c8a      	ldrb	r2, [r1, r2]
 8001d1a:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d1c:	4aa8      	ldr	r2, [pc, #672]	; (8001fc0 <HAL_RCC_OscConfig+0x320>)
 8001d1e:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001d20:	f7ff fb76 	bl	8001410 <HAL_InitTick>
        if(status != HAL_OK)
 8001d24:	2800      	cmp	r0, #0
 8001d26:	d1c1      	bne.n	8001cac <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d28:	682b      	ldr	r3, [r5, #0]
 8001d2a:	071b      	lsls	r3, r3, #28
 8001d2c:	d500      	bpl.n	8001d30 <HAL_RCC_OscConfig+0x90>
 8001d2e:	e0ea      	b.n	8001f06 <HAL_RCC_OscConfig+0x266>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d30:	682b      	ldr	r3, [r5, #0]
 8001d32:	075b      	lsls	r3, r3, #29
 8001d34:	d500      	bpl.n	8001d38 <HAL_RCC_OscConfig+0x98>
 8001d36:	e10c      	b.n	8001f52 <HAL_RCC_OscConfig+0x2b2>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d38:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d000      	beq.n	8001d40 <HAL_RCC_OscConfig+0xa0>
 8001d3e:	e191      	b.n	8002064 <HAL_RCC_OscConfig+0x3c4>
  return HAL_OK;
 8001d40:	2000      	movs	r0, #0
 8001d42:	e7b3      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d44:	2e08      	cmp	r6, #8
 8001d46:	d004      	beq.n	8001d52 <HAL_RCC_OscConfig+0xb2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d48:	2e0c      	cmp	r6, #12
 8001d4a:	d109      	bne.n	8001d60 <HAL_RCC_OscConfig+0xc0>
 8001d4c:	9a01      	ldr	r2, [sp, #4]
 8001d4e:	2a00      	cmp	r2, #0
 8001d50:	d006      	beq.n	8001d60 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d52:	6823      	ldr	r3, [r4, #0]
 8001d54:	039b      	lsls	r3, r3, #14
 8001d56:	d5b7      	bpl.n	8001cc8 <HAL_RCC_OscConfig+0x28>
 8001d58:	686b      	ldr	r3, [r5, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1b4      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x28>
 8001d5e:	e7a4      	b.n	8001caa <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d60:	686a      	ldr	r2, [r5, #4]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d111      	bne.n	8001d8a <HAL_RCC_OscConfig+0xea>
 8001d66:	6822      	ldr	r2, [r4, #0]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d6c:	f7ff fb84 	bl	8001478 <HAL_GetTick>
 8001d70:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	0292      	lsls	r2, r2, #10
 8001d78:	4213      	tst	r3, r2
 8001d7a:	d1a5      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d7c:	f7ff fb7c 	bl	8001478 <HAL_GetTick>
 8001d80:	1bc0      	subs	r0, r0, r7
 8001d82:	2864      	cmp	r0, #100	; 0x64
 8001d84:	d9f5      	bls.n	8001d72 <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8001d86:	2003      	movs	r0, #3
 8001d88:	e790      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d8a:	21a0      	movs	r1, #160	; 0xa0
 8001d8c:	02c9      	lsls	r1, r1, #11
 8001d8e:	428a      	cmp	r2, r1
 8001d90:	d105      	bne.n	8001d9e <HAL_RCC_OscConfig+0xfe>
 8001d92:	2280      	movs	r2, #128	; 0x80
 8001d94:	6821      	ldr	r1, [r4, #0]
 8001d96:	02d2      	lsls	r2, r2, #11
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	6022      	str	r2, [r4, #0]
 8001d9c:	e7e3      	b.n	8001d66 <HAL_RCC_OscConfig+0xc6>
 8001d9e:	6821      	ldr	r1, [r4, #0]
 8001da0:	4888      	ldr	r0, [pc, #544]	; (8001fc4 <HAL_RCC_OscConfig+0x324>)
 8001da2:	4001      	ands	r1, r0
 8001da4:	6021      	str	r1, [r4, #0]
 8001da6:	6821      	ldr	r1, [r4, #0]
 8001da8:	400b      	ands	r3, r1
 8001daa:	9305      	str	r3, [sp, #20]
 8001dac:	9b05      	ldr	r3, [sp, #20]
 8001dae:	4986      	ldr	r1, [pc, #536]	; (8001fc8 <HAL_RCC_OscConfig+0x328>)
 8001db0:	6823      	ldr	r3, [r4, #0]
 8001db2:	400b      	ands	r3, r1
 8001db4:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001db6:	2a00      	cmp	r2, #0
 8001db8:	d1d8      	bne.n	8001d6c <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 8001dba:	f7ff fb5d 	bl	8001478 <HAL_GetTick>
 8001dbe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001dc0:	2280      	movs	r2, #128	; 0x80
 8001dc2:	6823      	ldr	r3, [r4, #0]
 8001dc4:	0292      	lsls	r2, r2, #10
 8001dc6:	4213      	tst	r3, r2
 8001dc8:	d100      	bne.n	8001dcc <HAL_RCC_OscConfig+0x12c>
 8001dca:	e77d      	b.n	8001cc8 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dcc:	f7ff fb54 	bl	8001478 <HAL_GetTick>
 8001dd0:	1bc0      	subs	r0, r0, r7
 8001dd2:	2864      	cmp	r0, #100	; 0x64
 8001dd4:	d9f4      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x120>
 8001dd6:	e7d6      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001dd8:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8001dda:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001ddc:	4213      	tst	r3, r2
 8001dde:	d003      	beq.n	8001de8 <HAL_RCC_OscConfig+0x148>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001de0:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001de2:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001de4:	4311      	orrs	r1, r2
 8001de6:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de8:	2e04      	cmp	r6, #4
 8001dea:	d004      	beq.n	8001df6 <HAL_RCC_OscConfig+0x156>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001dec:	2e0c      	cmp	r6, #12
 8001dee:	d125      	bne.n	8001e3c <HAL_RCC_OscConfig+0x19c>
 8001df0:	9a01      	ldr	r2, [sp, #4]
 8001df2:	2a00      	cmp	r2, #0
 8001df4:	d122      	bne.n	8001e3c <HAL_RCC_OscConfig+0x19c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001df6:	6822      	ldr	r2, [r4, #0]
 8001df8:	0752      	lsls	r2, r2, #29
 8001dfa:	d502      	bpl.n	8001e02 <HAL_RCC_OscConfig+0x162>
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d100      	bne.n	8001e02 <HAL_RCC_OscConfig+0x162>
 8001e00:	e753      	b.n	8001caa <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e02:	6861      	ldr	r1, [r4, #4]
 8001e04:	692a      	ldr	r2, [r5, #16]
 8001e06:	4871      	ldr	r0, [pc, #452]	; (8001fcc <HAL_RCC_OscConfig+0x32c>)
 8001e08:	0212      	lsls	r2, r2, #8
 8001e0a:	4001      	ands	r1, r0
 8001e0c:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e0e:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e10:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e12:	6822      	ldr	r2, [r4, #0]
 8001e14:	438a      	bics	r2, r1
 8001e16:	4313      	orrs	r3, r2
 8001e18:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e1a:	f7ff ff01 	bl	8001c20 <HAL_RCC_GetSysClockFreq>
 8001e1e:	68e3      	ldr	r3, [r4, #12]
 8001e20:	4a66      	ldr	r2, [pc, #408]	; (8001fbc <HAL_RCC_OscConfig+0x31c>)
 8001e22:	061b      	lsls	r3, r3, #24
 8001e24:	0f1b      	lsrs	r3, r3, #28
 8001e26:	5cd3      	ldrb	r3, [r2, r3]
 8001e28:	40d8      	lsrs	r0, r3
 8001e2a:	4b65      	ldr	r3, [pc, #404]	; (8001fc0 <HAL_RCC_OscConfig+0x320>)
 8001e2c:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001e2e:	2000      	movs	r0, #0
 8001e30:	f7ff faee 	bl	8001410 <HAL_InitTick>
      if(status != HAL_OK)
 8001e34:	2800      	cmp	r0, #0
 8001e36:	d100      	bne.n	8001e3a <HAL_RCC_OscConfig+0x19a>
 8001e38:	e74a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x30>
 8001e3a:	e737      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d019      	beq.n	8001e74 <HAL_RCC_OscConfig+0x1d4>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e40:	2109      	movs	r1, #9
 8001e42:	6822      	ldr	r2, [r4, #0]
 8001e44:	438a      	bics	r2, r1
 8001e46:	4313      	orrs	r3, r2
 8001e48:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e4a:	f7ff fb15 	bl	8001478 <HAL_GetTick>
 8001e4e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e50:	2204      	movs	r2, #4
 8001e52:	6823      	ldr	r3, [r4, #0]
 8001e54:	4213      	tst	r3, r2
 8001e56:	d007      	beq.n	8001e68 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e58:	6862      	ldr	r2, [r4, #4]
 8001e5a:	692b      	ldr	r3, [r5, #16]
 8001e5c:	495b      	ldr	r1, [pc, #364]	; (8001fcc <HAL_RCC_OscConfig+0x32c>)
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	400a      	ands	r2, r1
 8001e62:	4313      	orrs	r3, r2
 8001e64:	6063      	str	r3, [r4, #4]
 8001e66:	e733      	b.n	8001cd0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e68:	f7ff fb06 	bl	8001478 <HAL_GetTick>
 8001e6c:	1bc0      	subs	r0, r0, r7
 8001e6e:	2802      	cmp	r0, #2
 8001e70:	d9ee      	bls.n	8001e50 <HAL_RCC_OscConfig+0x1b0>
 8001e72:	e788      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
        __HAL_RCC_HSI_DISABLE();
 8001e74:	2201      	movs	r2, #1
 8001e76:	6823      	ldr	r3, [r4, #0]
 8001e78:	4393      	bics	r3, r2
 8001e7a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e7c:	f7ff fafc 	bl	8001478 <HAL_GetTick>
 8001e80:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e82:	2204      	movs	r2, #4
 8001e84:	6823      	ldr	r3, [r4, #0]
 8001e86:	4213      	tst	r3, r2
 8001e88:	d100      	bne.n	8001e8c <HAL_RCC_OscConfig+0x1ec>
 8001e8a:	e721      	b.n	8001cd0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e8c:	f7ff faf4 	bl	8001478 <HAL_GetTick>
 8001e90:	1bc0      	subs	r0, r0, r7
 8001e92:	2802      	cmp	r0, #2
 8001e94:	d9f5      	bls.n	8001e82 <HAL_RCC_OscConfig+0x1e2>
 8001e96:	e776      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e98:	69ab      	ldr	r3, [r5, #24]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d020      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_MSI_ENABLE();
 8001e9e:	2380      	movs	r3, #128	; 0x80
 8001ea0:	6822      	ldr	r2, [r4, #0]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ea8:	f7ff fae6 	bl	8001478 <HAL_GetTick>
 8001eac:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	0092      	lsls	r2, r2, #2
 8001eb4:	4213      	tst	r3, r2
 8001eb6:	d00d      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x234>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001eb8:	6863      	ldr	r3, [r4, #4]
 8001eba:	4a3f      	ldr	r2, [pc, #252]	; (8001fb8 <HAL_RCC_OscConfig+0x318>)
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	6a2a      	ldr	r2, [r5, #32]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ec4:	6862      	ldr	r2, [r4, #4]
 8001ec6:	69eb      	ldr	r3, [r5, #28]
 8001ec8:	0212      	lsls	r2, r2, #8
 8001eca:	061b      	lsls	r3, r3, #24
 8001ecc:	0a12      	lsrs	r2, r2, #8
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	6063      	str	r3, [r4, #4]
 8001ed2:	e729      	b.n	8001d28 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ed4:	f7ff fad0 	bl	8001478 <HAL_GetTick>
 8001ed8:	1bc0      	subs	r0, r0, r7
 8001eda:	2802      	cmp	r0, #2
 8001edc:	d9e7      	bls.n	8001eae <HAL_RCC_OscConfig+0x20e>
 8001ede:	e752      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
        __HAL_RCC_MSI_DISABLE();
 8001ee0:	6823      	ldr	r3, [r4, #0]
 8001ee2:	4a3b      	ldr	r2, [pc, #236]	; (8001fd0 <HAL_RCC_OscConfig+0x330>)
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ee8:	f7ff fac6 	bl	8001478 <HAL_GetTick>
 8001eec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001eee:	2280      	movs	r2, #128	; 0x80
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	0092      	lsls	r2, r2, #2
 8001ef4:	4213      	tst	r3, r2
 8001ef6:	d100      	bne.n	8001efa <HAL_RCC_OscConfig+0x25a>
 8001ef8:	e716      	b.n	8001d28 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001efa:	f7ff fabd 	bl	8001478 <HAL_GetTick>
 8001efe:	1bc0      	subs	r0, r0, r7
 8001f00:	2802      	cmp	r0, #2
 8001f02:	d9f4      	bls.n	8001eee <HAL_RCC_OscConfig+0x24e>
 8001f04:	e73f      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f06:	696a      	ldr	r2, [r5, #20]
 8001f08:	2301      	movs	r3, #1
 8001f0a:	2a00      	cmp	r2, #0
 8001f0c:	d010      	beq.n	8001f30 <HAL_RCC_OscConfig+0x290>
      __HAL_RCC_LSI_ENABLE();
 8001f0e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001f10:	4313      	orrs	r3, r2
 8001f12:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001f14:	f7ff fab0 	bl	8001478 <HAL_GetTick>
 8001f18:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001f1e:	4213      	tst	r3, r2
 8001f20:	d000      	beq.n	8001f24 <HAL_RCC_OscConfig+0x284>
 8001f22:	e705      	b.n	8001d30 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f24:	f7ff faa8 	bl	8001478 <HAL_GetTick>
 8001f28:	1bc0      	subs	r0, r0, r7
 8001f2a:	2802      	cmp	r0, #2
 8001f2c:	d9f5      	bls.n	8001f1a <HAL_RCC_OscConfig+0x27a>
 8001f2e:	e72a      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
      __HAL_RCC_LSI_DISABLE();
 8001f30:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001f32:	439a      	bics	r2, r3
 8001f34:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001f36:	f7ff fa9f 	bl	8001478 <HAL_GetTick>
 8001f3a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f3c:	2202      	movs	r2, #2
 8001f3e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001f40:	4213      	tst	r3, r2
 8001f42:	d100      	bne.n	8001f46 <HAL_RCC_OscConfig+0x2a6>
 8001f44:	e6f4      	b.n	8001d30 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f46:	f7ff fa97 	bl	8001478 <HAL_GetTick>
 8001f4a:	1bc0      	subs	r0, r0, r7
 8001f4c:	2802      	cmp	r0, #2
 8001f4e:	d9f5      	bls.n	8001f3c <HAL_RCC_OscConfig+0x29c>
 8001f50:	e719      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f52:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001f54:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001f58:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001f5a:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f5c:	421a      	tst	r2, r3
 8001f5e:	d104      	bne.n	8001f6a <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f60:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001f62:	4313      	orrs	r3, r2
 8001f64:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001f66:	2301      	movs	r3, #1
 8001f68:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	4f19      	ldr	r7, [pc, #100]	; (8001fd4 <HAL_RCC_OscConfig+0x334>)
 8001f6e:	0052      	lsls	r2, r2, #1
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4213      	tst	r3, r2
 8001f74:	d008      	beq.n	8001f88 <HAL_RCC_OscConfig+0x2e8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f76:	2280      	movs	r2, #128	; 0x80
 8001f78:	68ab      	ldr	r3, [r5, #8]
 8001f7a:	0052      	lsls	r2, r2, #1
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d12b      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x338>
 8001f80:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001f82:	4313      	orrs	r3, r2
 8001f84:	6523      	str	r3, [r4, #80]	; 0x50
 8001f86:	e04c      	b.n	8002022 <HAL_RCC_OscConfig+0x382>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f88:	2280      	movs	r2, #128	; 0x80
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	0052      	lsls	r2, r2, #1
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001f92:	f7ff fa71 	bl	8001478 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 8001f9a:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	9303      	str	r3, [sp, #12]
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	9a03      	ldr	r2, [sp, #12]
 8001fa2:	4213      	tst	r3, r2
 8001fa4:	d1e7      	bne.n	8001f76 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fa6:	f7ff fa67 	bl	8001478 <HAL_GetTick>
 8001faa:	9b02      	ldr	r3, [sp, #8]
 8001fac:	1ac0      	subs	r0, r0, r3
 8001fae:	2864      	cmp	r0, #100	; 0x64
 8001fb0:	d9f5      	bls.n	8001f9e <HAL_RCC_OscConfig+0x2fe>
 8001fb2:	e6e8      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	ffff1fff 	.word	0xffff1fff
 8001fbc:	0800463d 	.word	0x0800463d
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	fffeffff 	.word	0xfffeffff
 8001fc8:	fffbffff 	.word	0xfffbffff
 8001fcc:	ffffe0ff 	.word	0xffffe0ff
 8001fd0:	fffffeff 	.word	0xfffffeff
 8001fd4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d116      	bne.n	800200a <HAL_RCC_OscConfig+0x36a>
 8001fdc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001fde:	4a53      	ldr	r2, [pc, #332]	; (800212c <HAL_RCC_OscConfig+0x48c>)
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	6523      	str	r3, [r4, #80]	; 0x50
 8001fe4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001fe6:	4a52      	ldr	r2, [pc, #328]	; (8002130 <HAL_RCC_OscConfig+0x490>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001fec:	f7ff fa44 	bl	8001478 <HAL_GetTick>
 8001ff0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ff2:	2280      	movs	r2, #128	; 0x80
 8001ff4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001ff6:	0092      	lsls	r2, r2, #2
 8001ff8:	4213      	tst	r3, r2
 8001ffa:	d02a      	beq.n	8002052 <HAL_RCC_OscConfig+0x3b2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ffc:	f7ff fa3c 	bl	8001478 <HAL_GetTick>
 8002000:	4b4c      	ldr	r3, [pc, #304]	; (8002134 <HAL_RCC_OscConfig+0x494>)
 8002002:	1bc0      	subs	r0, r0, r7
 8002004:	4298      	cmp	r0, r3
 8002006:	d9f4      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x352>
 8002008:	e6bd      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800200a:	21a0      	movs	r1, #160	; 0xa0
 800200c:	00c9      	lsls	r1, r1, #3
 800200e:	428b      	cmp	r3, r1
 8002010:	d10b      	bne.n	800202a <HAL_RCC_OscConfig+0x38a>
 8002012:	2380      	movs	r3, #128	; 0x80
 8002014:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	430b      	orrs	r3, r1
 800201a:	6523      	str	r3, [r4, #80]	; 0x50
 800201c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800201e:	431a      	orrs	r2, r3
 8002020:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002022:	f7ff fa29 	bl	8001478 <HAL_GetTick>
 8002026:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002028:	e00e      	b.n	8002048 <HAL_RCC_OscConfig+0x3a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800202a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800202c:	4a3f      	ldr	r2, [pc, #252]	; (800212c <HAL_RCC_OscConfig+0x48c>)
 800202e:	4013      	ands	r3, r2
 8002030:	6523      	str	r3, [r4, #80]	; 0x50
 8002032:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002034:	4a3e      	ldr	r2, [pc, #248]	; (8002130 <HAL_RCC_OscConfig+0x490>)
 8002036:	4013      	ands	r3, r2
 8002038:	e7a4      	b.n	8001f84 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800203a:	f7ff fa1d 	bl	8001478 <HAL_GetTick>
 800203e:	4b3d      	ldr	r3, [pc, #244]	; (8002134 <HAL_RCC_OscConfig+0x494>)
 8002040:	1bc0      	subs	r0, r0, r7
 8002042:	4298      	cmp	r0, r3
 8002044:	d900      	bls.n	8002048 <HAL_RCC_OscConfig+0x3a8>
 8002046:	e69e      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002048:	2280      	movs	r2, #128	; 0x80
 800204a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800204c:	0092      	lsls	r2, r2, #2
 800204e:	4213      	tst	r3, r2
 8002050:	d0f3      	beq.n	800203a <HAL_RCC_OscConfig+0x39a>
    if(pwrclkchanged == SET)
 8002052:	9b01      	ldr	r3, [sp, #4]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d000      	beq.n	800205a <HAL_RCC_OscConfig+0x3ba>
 8002058:	e66e      	b.n	8001d38 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 800205a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800205c:	4a36      	ldr	r2, [pc, #216]	; (8002138 <HAL_RCC_OscConfig+0x498>)
 800205e:	4013      	ands	r3, r2
 8002060:	63a3      	str	r3, [r4, #56]	; 0x38
 8002062:	e669      	b.n	8001d38 <HAL_RCC_OscConfig+0x98>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002064:	2e0c      	cmp	r6, #12
 8002066:	d043      	beq.n	80020f0 <HAL_RCC_OscConfig+0x450>
 8002068:	4a34      	ldr	r2, [pc, #208]	; (800213c <HAL_RCC_OscConfig+0x49c>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800206a:	2b02      	cmp	r3, #2
 800206c:	d12e      	bne.n	80020cc <HAL_RCC_OscConfig+0x42c>
        __HAL_RCC_PLL_DISABLE();
 800206e:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002070:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002072:	4013      	ands	r3, r2
 8002074:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002076:	f7ff f9ff 	bl	8001478 <HAL_GetTick>
 800207a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800207c:	04b6      	lsls	r6, r6, #18
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	4233      	tst	r3, r6
 8002082:	d11d      	bne.n	80020c0 <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002084:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8002086:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002088:	68e2      	ldr	r2, [r4, #12]
 800208a:	430b      	orrs	r3, r1
 800208c:	492c      	ldr	r1, [pc, #176]	; (8002140 <HAL_RCC_OscConfig+0x4a0>)
 800208e:	400a      	ands	r2, r1
 8002090:	4313      	orrs	r3, r2
 8002092:	6b2a      	ldr	r2, [r5, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002094:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002096:	4313      	orrs	r3, r2
 8002098:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	6822      	ldr	r2, [r4, #0]
 800209e:	045b      	lsls	r3, r3, #17
 80020a0:	4313      	orrs	r3, r2
 80020a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020a4:	f7ff f9e8 	bl	8001478 <HAL_GetTick>
 80020a8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80020aa:	04ad      	lsls	r5, r5, #18
 80020ac:	6823      	ldr	r3, [r4, #0]
 80020ae:	422b      	tst	r3, r5
 80020b0:	d000      	beq.n	80020b4 <HAL_RCC_OscConfig+0x414>
 80020b2:	e645      	b.n	8001d40 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020b4:	f7ff f9e0 	bl	8001478 <HAL_GetTick>
 80020b8:	1b80      	subs	r0, r0, r6
 80020ba:	2802      	cmp	r0, #2
 80020bc:	d9f6      	bls.n	80020ac <HAL_RCC_OscConfig+0x40c>
 80020be:	e662      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c0:	f7ff f9da 	bl	8001478 <HAL_GetTick>
 80020c4:	1bc0      	subs	r0, r0, r7
 80020c6:	2802      	cmp	r0, #2
 80020c8:	d9d9      	bls.n	800207e <HAL_RCC_OscConfig+0x3de>
 80020ca:	e65c      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
        __HAL_RCC_PLL_DISABLE();
 80020cc:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80020ce:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80020d0:	4013      	ands	r3, r2
 80020d2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020d4:	f7ff f9d0 	bl	8001478 <HAL_GetTick>
 80020d8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80020da:	04ad      	lsls	r5, r5, #18
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	422b      	tst	r3, r5
 80020e0:	d100      	bne.n	80020e4 <HAL_RCC_OscConfig+0x444>
 80020e2:	e62d      	b.n	8001d40 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e4:	f7ff f9c8 	bl	8001478 <HAL_GetTick>
 80020e8:	1b80      	subs	r0, r0, r6
 80020ea:	2802      	cmp	r0, #2
 80020ec:	d9f6      	bls.n	80020dc <HAL_RCC_OscConfig+0x43c>
 80020ee:	e64a      	b.n	8001d86 <HAL_RCC_OscConfig+0xe6>
        return HAL_ERROR;
 80020f0:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d100      	bne.n	80020f8 <HAL_RCC_OscConfig+0x458>
 80020f6:	e5d9      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f8:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80020fa:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fc:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80020fe:	0252      	lsls	r2, r2, #9
 8002100:	401a      	ands	r2, r3
        return HAL_ERROR;
 8002102:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002104:	428a      	cmp	r2, r1
 8002106:	d000      	beq.n	800210a <HAL_RCC_OscConfig+0x46a>
 8002108:	e5d0      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800210a:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800210e:	0392      	lsls	r2, r2, #14
 8002110:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002112:	428a      	cmp	r2, r1
 8002114:	d000      	beq.n	8002118 <HAL_RCC_OscConfig+0x478>
 8002116:	e5c9      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002118:	20c0      	movs	r0, #192	; 0xc0
 800211a:	0400      	lsls	r0, r0, #16
 800211c:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800211e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002120:	1a18      	subs	r0, r3, r0
 8002122:	1e43      	subs	r3, r0, #1
 8002124:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8002126:	b2c0      	uxtb	r0, r0
 8002128:	e5c0      	b.n	8001cac <HAL_RCC_OscConfig+0xc>
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	fffffeff 	.word	0xfffffeff
 8002130:	fffffbff 	.word	0xfffffbff
 8002134:	00001388 	.word	0x00001388
 8002138:	efffffff 	.word	0xefffffff
 800213c:	feffffff 	.word	0xfeffffff
 8002140:	ff02ffff 	.word	0xff02ffff

08002144 <HAL_RCC_ClockConfig>:
{
 8002144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002146:	1e06      	subs	r6, r0, #0
 8002148:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 800214a:	d101      	bne.n	8002150 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 800214c:	2001      	movs	r0, #1
}
 800214e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002150:	2201      	movs	r2, #1
 8002152:	4c51      	ldr	r4, [pc, #324]	; (8002298 <HAL_RCC_ClockConfig+0x154>)
 8002154:	9901      	ldr	r1, [sp, #4]
 8002156:	6823      	ldr	r3, [r4, #0]
 8002158:	4013      	ands	r3, r2
 800215a:	428b      	cmp	r3, r1
 800215c:	d327      	bcc.n	80021ae <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800215e:	6832      	ldr	r2, [r6, #0]
 8002160:	0793      	lsls	r3, r2, #30
 8002162:	d42f      	bmi.n	80021c4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002164:	07d3      	lsls	r3, r2, #31
 8002166:	d435      	bmi.n	80021d4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002168:	2301      	movs	r3, #1
 800216a:	6822      	ldr	r2, [r4, #0]
 800216c:	9901      	ldr	r1, [sp, #4]
 800216e:	401a      	ands	r2, r3
 8002170:	428a      	cmp	r2, r1
 8002172:	d900      	bls.n	8002176 <HAL_RCC_ClockConfig+0x32>
 8002174:	e081      	b.n	800227a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002176:	6832      	ldr	r2, [r6, #0]
 8002178:	4c48      	ldr	r4, [pc, #288]	; (800229c <HAL_RCC_ClockConfig+0x158>)
 800217a:	0753      	lsls	r3, r2, #29
 800217c:	d500      	bpl.n	8002180 <HAL_RCC_ClockConfig+0x3c>
 800217e:	e084      	b.n	800228a <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002180:	0713      	lsls	r3, r2, #28
 8002182:	d506      	bpl.n	8002192 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002184:	68e2      	ldr	r2, [r4, #12]
 8002186:	6933      	ldr	r3, [r6, #16]
 8002188:	4945      	ldr	r1, [pc, #276]	; (80022a0 <HAL_RCC_ClockConfig+0x15c>)
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	400a      	ands	r2, r1
 800218e:	4313      	orrs	r3, r2
 8002190:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002192:	f7ff fd45 	bl	8001c20 <HAL_RCC_GetSysClockFreq>
 8002196:	68e3      	ldr	r3, [r4, #12]
 8002198:	4a42      	ldr	r2, [pc, #264]	; (80022a4 <HAL_RCC_ClockConfig+0x160>)
 800219a:	061b      	lsls	r3, r3, #24
 800219c:	0f1b      	lsrs	r3, r3, #28
 800219e:	5cd3      	ldrb	r3, [r2, r3]
 80021a0:	40d8      	lsrs	r0, r3
 80021a2:	4b41      	ldr	r3, [pc, #260]	; (80022a8 <HAL_RCC_ClockConfig+0x164>)
 80021a4:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80021a6:	2000      	movs	r0, #0
 80021a8:	f7ff f932 	bl	8001410 <HAL_InitTick>
 80021ac:	e7cf      	b.n	800214e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ae:	6823      	ldr	r3, [r4, #0]
 80021b0:	9901      	ldr	r1, [sp, #4]
 80021b2:	4393      	bics	r3, r2
 80021b4:	430b      	orrs	r3, r1
 80021b6:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	4013      	ands	r3, r2
 80021bc:	9a01      	ldr	r2, [sp, #4]
 80021be:	4293      	cmp	r3, r2
 80021c0:	d1c4      	bne.n	800214c <HAL_RCC_ClockConfig+0x8>
 80021c2:	e7cc      	b.n	800215e <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021c4:	20f0      	movs	r0, #240	; 0xf0
 80021c6:	4935      	ldr	r1, [pc, #212]	; (800229c <HAL_RCC_ClockConfig+0x158>)
 80021c8:	68cb      	ldr	r3, [r1, #12]
 80021ca:	4383      	bics	r3, r0
 80021cc:	68b0      	ldr	r0, [r6, #8]
 80021ce:	4303      	orrs	r3, r0
 80021d0:	60cb      	str	r3, [r1, #12]
 80021d2:	e7c7      	b.n	8002164 <HAL_RCC_ClockConfig+0x20>
 80021d4:	4d31      	ldr	r5, [pc, #196]	; (800229c <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d6:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021d8:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021da:	2a02      	cmp	r2, #2
 80021dc:	d119      	bne.n	8002212 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021de:	039b      	lsls	r3, r3, #14
 80021e0:	d5b4      	bpl.n	800214c <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021e2:	2103      	movs	r1, #3
 80021e4:	68eb      	ldr	r3, [r5, #12]
 80021e6:	438b      	bics	r3, r1
 80021e8:	4313      	orrs	r3, r2
 80021ea:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80021ec:	f7ff f944 	bl	8001478 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021f0:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80021f2:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d119      	bne.n	800222c <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021f8:	220c      	movs	r2, #12
 80021fa:	68eb      	ldr	r3, [r5, #12]
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b08      	cmp	r3, #8
 8002200:	d0b2      	beq.n	8002168 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002202:	f7ff f939 	bl	8001478 <HAL_GetTick>
 8002206:	4b29      	ldr	r3, [pc, #164]	; (80022ac <HAL_RCC_ClockConfig+0x168>)
 8002208:	1bc0      	subs	r0, r0, r7
 800220a:	4298      	cmp	r0, r3
 800220c:	d9f4      	bls.n	80021f8 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 800220e:	2003      	movs	r0, #3
 8002210:	e79d      	b.n	800214e <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002212:	2a03      	cmp	r2, #3
 8002214:	d102      	bne.n	800221c <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002216:	019b      	lsls	r3, r3, #6
 8002218:	d4e3      	bmi.n	80021e2 <HAL_RCC_ClockConfig+0x9e>
 800221a:	e797      	b.n	800214c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800221c:	2a01      	cmp	r2, #1
 800221e:	d102      	bne.n	8002226 <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002220:	075b      	lsls	r3, r3, #29
 8002222:	d4de      	bmi.n	80021e2 <HAL_RCC_ClockConfig+0x9e>
 8002224:	e792      	b.n	800214c <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002226:	059b      	lsls	r3, r3, #22
 8002228:	d4db      	bmi.n	80021e2 <HAL_RCC_ClockConfig+0x9e>
 800222a:	e78f      	b.n	800214c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800222c:	2b03      	cmp	r3, #3
 800222e:	d10b      	bne.n	8002248 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002230:	220c      	movs	r2, #12
 8002232:	68eb      	ldr	r3, [r5, #12]
 8002234:	4013      	ands	r3, r2
 8002236:	4293      	cmp	r3, r2
 8002238:	d096      	beq.n	8002168 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223a:	f7ff f91d 	bl	8001478 <HAL_GetTick>
 800223e:	4b1b      	ldr	r3, [pc, #108]	; (80022ac <HAL_RCC_ClockConfig+0x168>)
 8002240:	1bc0      	subs	r0, r0, r7
 8002242:	4298      	cmp	r0, r3
 8002244:	d9f4      	bls.n	8002230 <HAL_RCC_ClockConfig+0xec>
 8002246:	e7e2      	b.n	800220e <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002248:	2b01      	cmp	r3, #1
 800224a:	d010      	beq.n	800226e <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800224c:	220c      	movs	r2, #12
 800224e:	68eb      	ldr	r3, [r5, #12]
 8002250:	4213      	tst	r3, r2
 8002252:	d089      	beq.n	8002168 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002254:	f7ff f910 	bl	8001478 <HAL_GetTick>
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <HAL_RCC_ClockConfig+0x168>)
 800225a:	1bc0      	subs	r0, r0, r7
 800225c:	4298      	cmp	r0, r3
 800225e:	d9f5      	bls.n	800224c <HAL_RCC_ClockConfig+0x108>
 8002260:	e7d5      	b.n	800220e <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002262:	f7ff f909 	bl	8001478 <HAL_GetTick>
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_RCC_ClockConfig+0x168>)
 8002268:	1bc0      	subs	r0, r0, r7
 800226a:	4298      	cmp	r0, r3
 800226c:	d8cf      	bhi.n	800220e <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800226e:	220c      	movs	r2, #12
 8002270:	68eb      	ldr	r3, [r5, #12]
 8002272:	4013      	ands	r3, r2
 8002274:	2b04      	cmp	r3, #4
 8002276:	d1f4      	bne.n	8002262 <HAL_RCC_ClockConfig+0x11e>
 8002278:	e776      	b.n	8002168 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227a:	6822      	ldr	r2, [r4, #0]
 800227c:	439a      	bics	r2, r3
 800227e:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002280:	6822      	ldr	r2, [r4, #0]
 8002282:	421a      	tst	r2, r3
 8002284:	d100      	bne.n	8002288 <HAL_RCC_ClockConfig+0x144>
 8002286:	e776      	b.n	8002176 <HAL_RCC_ClockConfig+0x32>
 8002288:	e760      	b.n	800214c <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800228a:	68e3      	ldr	r3, [r4, #12]
 800228c:	4908      	ldr	r1, [pc, #32]	; (80022b0 <HAL_RCC_ClockConfig+0x16c>)
 800228e:	400b      	ands	r3, r1
 8002290:	68f1      	ldr	r1, [r6, #12]
 8002292:	430b      	orrs	r3, r1
 8002294:	60e3      	str	r3, [r4, #12]
 8002296:	e773      	b.n	8002180 <HAL_RCC_ClockConfig+0x3c>
 8002298:	40022000 	.word	0x40022000
 800229c:	40021000 	.word	0x40021000
 80022a0:	ffffc7ff 	.word	0xffffc7ff
 80022a4:	0800463d 	.word	0x0800463d
 80022a8:	20000008 	.word	0x20000008
 80022ac:	00001388 	.word	0x00001388
 80022b0:	fffff8ff 	.word	0xfffff8ff

080022b4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022b4:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80022b6:	4a05      	ldr	r2, [pc, #20]	; (80022cc <HAL_RCC_GetPCLK1Freq+0x18>)
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	055b      	lsls	r3, r3, #21
 80022bc:	0f5b      	lsrs	r3, r3, #29
 80022be:	5cd3      	ldrb	r3, [r2, r3]
 80022c0:	4a03      	ldr	r2, [pc, #12]	; (80022d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80022c2:	6810      	ldr	r0, [r2, #0]
 80022c4:	40d8      	lsrs	r0, r3
}
 80022c6:	4770      	bx	lr
 80022c8:	40021000 	.word	0x40021000
 80022cc:	0800464d 	.word	0x0800464d
 80022d0:	20000008 	.word	0x20000008

080022d4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80022d6:	4a05      	ldr	r2, [pc, #20]	; (80022ec <HAL_RCC_GetPCLK2Freq+0x18>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	049b      	lsls	r3, r3, #18
 80022dc:	0f5b      	lsrs	r3, r3, #29
 80022de:	5cd3      	ldrb	r3, [r2, r3]
 80022e0:	4a03      	ldr	r2, [pc, #12]	; (80022f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80022e2:	6810      	ldr	r0, [r2, #0]
 80022e4:	40d8      	lsrs	r0, r3
}
 80022e6:	4770      	bx	lr
 80022e8:	40021000 	.word	0x40021000
 80022ec:	0800464d 	.word	0x0800464d
 80022f0:	20000008 	.word	0x20000008

080022f4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022f4:	6803      	ldr	r3, [r0, #0]
{
 80022f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80022f8:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022fa:	069b      	lsls	r3, r3, #26
 80022fc:	d53b      	bpl.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x82>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022fe:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002300:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002302:	4c4f      	ldr	r4, [pc, #316]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002304:	055b      	lsls	r3, r3, #21
 8002306:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8002308:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800230a:	421a      	tst	r2, r3
 800230c:	d104      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002310:	4313      	orrs	r3, r2
 8002312:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8002314:	2301      	movs	r3, #1
 8002316:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002318:	2780      	movs	r7, #128	; 0x80
 800231a:	4e4a      	ldr	r6, [pc, #296]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800231c:	007f      	lsls	r7, r7, #1
 800231e:	6833      	ldr	r3, [r6, #0]
 8002320:	423b      	tst	r3, r7
 8002322:	d04f      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002324:	6868      	ldr	r0, [r5, #4]
 8002326:	23c0      	movs	r3, #192	; 0xc0
 8002328:	26c0      	movs	r6, #192	; 0xc0
 800232a:	0001      	movs	r1, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800232c:	6822      	ldr	r2, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800232e:	03b6      	lsls	r6, r6, #14
 8002330:	029b      	lsls	r3, r3, #10
 8002332:	4030      	ands	r0, r6
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002334:	4032      	ands	r2, r6
 8002336:	4019      	ands	r1, r3
 8002338:	001e      	movs	r6, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800233a:	4290      	cmp	r0, r2
 800233c:	d153      	bne.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800233e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002340:	4033      	ands	r3, r6

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002342:	d157      	bne.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002344:	6869      	ldr	r1, [r5, #4]
 8002346:	23c0      	movs	r3, #192	; 0xc0
 8002348:	000a      	movs	r2, r1
 800234a:	029b      	lsls	r3, r3, #10
 800234c:	401a      	ands	r2, r3
 800234e:	429a      	cmp	r2, r3
 8002350:	d107      	bne.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002352:	6823      	ldr	r3, [r4, #0]
 8002354:	483c      	ldr	r0, [pc, #240]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002356:	4003      	ands	r3, r0
 8002358:	20c0      	movs	r0, #192	; 0xc0
 800235a:	0380      	lsls	r0, r0, #14
 800235c:	4001      	ands	r1, r0
 800235e:	430b      	orrs	r3, r1
 8002360:	6023      	str	r3, [r4, #0]
 8002362:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002364:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002366:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002368:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 800236a:	2b01      	cmp	r3, #1
 800236c:	d103      	bne.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002370:	4a36      	ldr	r2, [pc, #216]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002372:	4013      	ands	r3, r2
 8002374:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002376:	682a      	ldr	r2, [r5, #0]
 8002378:	0793      	lsls	r3, r2, #30
 800237a:	d506      	bpl.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800237c:	200c      	movs	r0, #12
 800237e:	4930      	ldr	r1, [pc, #192]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002380:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8002382:	4383      	bics	r3, r0
 8002384:	68a8      	ldr	r0, [r5, #8]
 8002386:	4303      	orrs	r3, r0
 8002388:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800238a:	0753      	lsls	r3, r2, #29
 800238c:	d506      	bpl.n	800239c <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800238e:	492c      	ldr	r1, [pc, #176]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002390:	482f      	ldr	r0, [pc, #188]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002392:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8002394:	4003      	ands	r3, r0
 8002396:	68e8      	ldr	r0, [r5, #12]
 8002398:	4303      	orrs	r3, r0
 800239a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800239c:	0713      	lsls	r3, r2, #28
 800239e:	d506      	bpl.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0xba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023a0:	4927      	ldr	r1, [pc, #156]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023a2:	482c      	ldr	r0, [pc, #176]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023a4:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80023a6:	4003      	ands	r3, r0
 80023a8:	6928      	ldr	r0, [r5, #16]
 80023aa:	4303      	orrs	r3, r0
 80023ac:	64cb      	str	r3, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80023ae:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023b0:	0613      	lsls	r3, r2, #24
 80023b2:	d517      	bpl.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80023b4:	4a22      	ldr	r2, [pc, #136]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80023b6:	4928      	ldr	r1, [pc, #160]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023b8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80023ba:	400b      	ands	r3, r1
 80023bc:	6969      	ldr	r1, [r5, #20]
 80023be:	430b      	orrs	r3, r1
 80023c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023c2:	e00f      	b.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023c4:	6833      	ldr	r3, [r6, #0]
 80023c6:	433b      	orrs	r3, r7
 80023c8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80023ca:	f7ff f855 	bl	8001478 <HAL_GetTick>
 80023ce:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d0:	6833      	ldr	r3, [r6, #0]
 80023d2:	423b      	tst	r3, r7
 80023d4:	d1a6      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023d6:	f7ff f84f 	bl	8001478 <HAL_GetTick>
 80023da:	9b01      	ldr	r3, [sp, #4]
 80023dc:	1ac0      	subs	r0, r0, r3
 80023de:	2864      	cmp	r0, #100	; 0x64
 80023e0:	d9f6      	bls.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
          return HAL_TIMEOUT;
 80023e2:	2003      	movs	r0, #3
}
 80023e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80023e6:	4299      	cmp	r1, r3
 80023e8:	d1a9      	bne.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x4a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80023ea:	6823      	ldr	r3, [r4, #0]
          return HAL_ERROR;
 80023ec:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80023ee:	039b      	lsls	r3, r3, #14
 80023f0:	d5a5      	bpl.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80023f2:	e7f7      	b.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80023f4:	428b      	cmp	r3, r1
 80023f6:	d0a5      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x50>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80023f8:	682b      	ldr	r3, [r5, #0]
 80023fa:	069b      	lsls	r3, r3, #26
 80023fc:	d5a2      	bpl.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_BACKUPRESET_FORCE();
 80023fe:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002400:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8002402:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002404:	0312      	lsls	r2, r2, #12
 8002406:	4302      	orrs	r2, r0
 8002408:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800240a:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800240c:	4b13      	ldr	r3, [pc, #76]	; (800245c <HAL_RCCEx_PeriphCLKConfig+0x168>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 800240e:	4814      	ldr	r0, [pc, #80]	; (8002460 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002410:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002412:	4002      	ands	r2, r0
 8002414:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8002416:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002418:	05cb      	lsls	r3, r1, #23
 800241a:	d400      	bmi.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800241c:	e792      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x50>
        tickstart = HAL_GetTick();
 800241e:	f7ff f82b 	bl	8001478 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002422:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002424:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002426:	00bf      	lsls	r7, r7, #2
 8002428:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800242a:	423b      	tst	r3, r7
 800242c:	d000      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800242e:	e789      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x50>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002430:	f7ff f822 	bl	8001478 <HAL_GetTick>
 8002434:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8002436:	1b80      	subs	r0, r0, r6
 8002438:	4298      	cmp	r0, r3
 800243a:	d9f5      	bls.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x134>
 800243c:	e7d1      	b.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0xee>
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	40021000 	.word	0x40021000
 8002444:	40007000 	.word	0x40007000
 8002448:	ffcfffff 	.word	0xffcfffff
 800244c:	efffffff 	.word	0xefffffff
 8002450:	fffff3ff 	.word	0xfffff3ff
 8002454:	ffffcfff 	.word	0xffffcfff
 8002458:	fff3ffff 	.word	0xfff3ffff
 800245c:	fffcffff 	.word	0xfffcffff
 8002460:	fff7ffff 	.word	0xfff7ffff
 8002464:	00001388 	.word	0x00001388

08002468 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002468:	6803      	ldr	r3, [r0, #0]
{
 800246a:	b510      	push	{r4, lr}
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800246c:	689a      	ldr	r2, [r3, #8]
{
 800246e:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002470:	04d2      	lsls	r2, r2, #19
 8002472:	d50a      	bpl.n	800248a <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	05db      	lsls	r3, r3, #23
 8002478:	d507      	bpl.n	800248a <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800247a:	f7fe fbc5 	bl	8000c08 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800247e:	6821      	ldr	r1, [r4, #0]
 8002480:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <HAL_RTC_AlarmIRQHandler+0x54>)
 8002482:	68ca      	ldr	r2, [r1, #12]
 8002484:	b2d2      	uxtb	r2, r2
 8002486:	4313      	orrs	r3, r2
 8002488:	60cb      	str	r3, [r1, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	0492      	lsls	r2, r2, #18
 8002490:	d50b      	bpl.n	80024aa <HAL_RTC_AlarmIRQHandler+0x42>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	059b      	lsls	r3, r3, #22
 8002496:	d508      	bpl.n	80024aa <HAL_RTC_AlarmIRQHandler+0x42>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002498:	0020      	movs	r0, r4
 800249a:	f000 fa67 	bl	800296c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800249e:	6821      	ldr	r1, [r4, #0]
 80024a0:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <HAL_RTC_AlarmIRQHandler+0x58>)
 80024a2:	68ca      	ldr	r2, [r1, #12]
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60cb      	str	r3, [r1, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80024aa:	2280      	movs	r2, #128	; 0x80
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <HAL_RTC_AlarmIRQHandler+0x5c>)
 80024ae:	0292      	lsls	r2, r2, #10
 80024b0:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80024b2:	2301      	movs	r3, #1
 80024b4:	3402      	adds	r4, #2
 80024b6:	77e3      	strb	r3, [r4, #31]
}
 80024b8:	bd10      	pop	{r4, pc}
 80024ba:	46c0      	nop			; (mov r8, r8)
 80024bc:	fffffe7f 	.word	0xfffffe7f
 80024c0:	fffffd7f 	.word	0xfffffd7f
 80024c4:	40010400 	.word	0x40010400

080024c8 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80024c8:	21a0      	movs	r1, #160	; 0xa0
 80024ca:	6802      	ldr	r2, [r0, #0]
{
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80024ce:	68d3      	ldr	r3, [r2, #12]
{
 80024d0:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80024d2:	438b      	bics	r3, r1
 80024d4:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80024d6:	f7fe ffcf 	bl	8001478 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024da:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 80024dc:	0006      	movs	r6, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80024de:	2520      	movs	r5, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024e0:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80024e2:	6823      	ldr	r3, [r4, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	422b      	tst	r3, r5
 80024e8:	d001      	beq.n	80024ee <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80024ea:	2000      	movs	r0, #0
}
 80024ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024ee:	f7fe ffc3 	bl	8001478 <HAL_GetTick>
 80024f2:	1b80      	subs	r0, r0, r6
 80024f4:	42b8      	cmp	r0, r7
 80024f6:	d9f4      	bls.n	80024e2 <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 80024f8:	2003      	movs	r0, #3
 80024fa:	e7f7      	b.n	80024ec <HAL_RTC_WaitForSynchro+0x24>

080024fc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80024fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80024fe:	2440      	movs	r4, #64	; 0x40
 8002500:	6803      	ldr	r3, [r0, #0]
{
 8002502:	0005      	movs	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	4222      	tst	r2, r4
 8002508:	d001      	beq.n	800250e <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800250a:	2000      	movs	r0, #0
}
 800250c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800250e:	2201      	movs	r2, #1
 8002510:	4252      	negs	r2, r2
 8002512:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002514:	f7fe ffb0 	bl	8001478 <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002518:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 800251a:	0006      	movs	r6, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800251c:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800251e:	682b      	ldr	r3, [r5, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4223      	tst	r3, r4
 8002524:	d1f1      	bne.n	800250a <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002526:	f7fe ffa7 	bl	8001478 <HAL_GetTick>
 800252a:	1b80      	subs	r0, r0, r6
 800252c:	42b8      	cmp	r0, r7
 800252e:	d9f6      	bls.n	800251e <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8002530:	2003      	movs	r0, #3
 8002532:	e7eb      	b.n	800250c <RTC_EnterInitMode+0x10>

08002534 <HAL_RTC_Init>:
{
 8002534:	b570      	push	{r4, r5, r6, lr}
 8002536:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002538:	2501      	movs	r5, #1
  if (hrtc == NULL)
 800253a:	2800      	cmp	r0, #0
 800253c:	d01a      	beq.n	8002574 <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800253e:	1c86      	adds	r6, r0, #2
 8002540:	7ff3      	ldrb	r3, [r6, #31]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d103      	bne.n	8002550 <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 8002548:	1942      	adds	r2, r0, r5
 800254a:	77d3      	strb	r3, [r2, #31]
    HAL_RTC_MspInit(hrtc);
 800254c:	f7fe fea8 	bl	80012a0 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002550:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002552:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002554:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002556:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002558:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800255a:	625a      	str	r2, [r3, #36]	; 0x24
 800255c:	3a77      	subs	r2, #119	; 0x77
 800255e:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002560:	f7ff ffcc 	bl	80024fc <RTC_EnterInitMode>
 8002564:	6823      	ldr	r3, [r4, #0]
 8002566:	1e05      	subs	r5, r0, #0
 8002568:	d006      	beq.n	8002578 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800256a:	22ff      	movs	r2, #255	; 0xff
 800256c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800256e:	2304      	movs	r3, #4
 8002570:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 8002572:	2501      	movs	r5, #1
}
 8002574:	0028      	movs	r0, r5
 8002576:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	491b      	ldr	r1, [pc, #108]	; (80025e8 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800257c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800257e:	400a      	ands	r2, r1
 8002580:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002582:	6862      	ldr	r2, [r4, #4]
 8002584:	6899      	ldr	r1, [r3, #8]
 8002586:	4302      	orrs	r2, r0
 8002588:	69a0      	ldr	r0, [r4, #24]
 800258a:	4302      	orrs	r2, r0
 800258c:	430a      	orrs	r2, r1
 800258e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002590:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002592:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002594:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002596:	68a2      	ldr	r2, [r4, #8]
 8002598:	6919      	ldr	r1, [r3, #16]
 800259a:	0412      	lsls	r2, r2, #16
 800259c:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800259e:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80025a0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80025a2:	68da      	ldr	r2, [r3, #12]
 80025a4:	438a      	bics	r2, r1
 80025a6:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80025a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025aa:	397d      	subs	r1, #125	; 0x7d
 80025ac:	438a      	bics	r2, r1
 80025ae:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80025b0:	69e2      	ldr	r2, [r4, #28]
 80025b2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80025b4:	4302      	orrs	r2, r0
 80025b6:	430a      	orrs	r2, r1
 80025b8:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	069b      	lsls	r3, r3, #26
 80025be:	d40c      	bmi.n	80025da <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80025c0:	0020      	movs	r0, r4
 80025c2:	f7ff ff81 	bl	80024c8 <HAL_RTC_WaitForSynchro>
 80025c6:	2800      	cmp	r0, #0
 80025c8:	d007      	beq.n	80025da <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ca:	22ff      	movs	r2, #255	; 0xff
 80025cc:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 80025ce:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025d0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80025d2:	2304      	movs	r3, #4
 80025d4:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 80025d6:	77e5      	strb	r5, [r4, #31]
 80025d8:	e7cb      	b.n	8002572 <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025da:	22ff      	movs	r2, #255	; 0xff
 80025dc:	6823      	ldr	r3, [r4, #0]
 80025de:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80025e0:	2301      	movs	r3, #1
 80025e2:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 80025e4:	e7c6      	b.n	8002574 <HAL_RTC_Init+0x40>
 80025e6:	46c0      	nop			; (mov r8, r8)
 80025e8:	ff8fffbf 	.word	0xff8fffbf

080025ec <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80025ec:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 80025ee:	2809      	cmp	r0, #9
 80025f0:	d803      	bhi.n	80025fa <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Param -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	4318      	orrs	r0, r3
 80025f6:	b2c0      	uxtb	r0, r0
}
 80025f8:	4770      	bx	lr
    Param -= 10U;
 80025fa:	380a      	subs	r0, #10
    bcdhigh++;
 80025fc:	3301      	adds	r3, #1
    Param -= 10U;
 80025fe:	b2c0      	uxtb	r0, r0
 8002600:	e7f5      	b.n	80025ee <RTC_ByteToBcd2+0x2>
	...

08002604 <HAL_RTC_SetTime>:
{
 8002604:	2302      	movs	r3, #2
 8002606:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8002608:	1c47      	adds	r7, r0, #1
{
 800260a:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 800260c:	7ff9      	ldrb	r1, [r7, #31]
{
 800260e:	b085      	sub	sp, #20
 8002610:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 8002612:	001e      	movs	r6, r3
 8002614:	2901      	cmp	r1, #1
 8002616:	d037      	beq.n	8002688 <HAL_RTC_SetTime+0x84>
 8002618:	2101      	movs	r1, #1
 800261a:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800261c:	18c1      	adds	r1, r0, r3
 800261e:	77cb      	strb	r3, [r1, #31]
 8002620:	9101      	str	r1, [sp, #4]
 8002622:	2140      	movs	r1, #64	; 0x40
 8002624:	6806      	ldr	r6, [r0, #0]
 8002626:	7863      	ldrb	r3, [r4, #1]
 8002628:	7820      	ldrb	r0, [r4, #0]
 800262a:	9302      	str	r3, [sp, #8]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800262c:	68b3      	ldr	r3, [r6, #8]
 800262e:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8002630:	2a00      	cmp	r2, #0
 8002632:	d12c      	bne.n	800268e <HAL_RTC_SetTime+0x8a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002634:	2b00      	cmp	r3, #0
 8002636:	d100      	bne.n	800263a <HAL_RTC_SetTime+0x36>
      sTime->TimeFormat = 0x00U;
 8002638:	70e3      	strb	r3, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800263a:	f7ff ffd7 	bl	80025ec <RTC_ByteToBcd2>
 800263e:	9003      	str	r0, [sp, #12]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002640:	9802      	ldr	r0, [sp, #8]
 8002642:	f7ff ffd3 	bl	80025ec <RTC_ByteToBcd2>
 8002646:	9002      	str	r0, [sp, #8]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002648:	78a0      	ldrb	r0, [r4, #2]
 800264a:	f7ff ffcf 	bl	80025ec <RTC_ByteToBcd2>
 800264e:	0003      	movs	r3, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002650:	78e0      	ldrb	r0, [r4, #3]
 8002652:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002654:	4318      	orrs	r0, r3
 8002656:	9b03      	ldr	r3, [sp, #12]
 8002658:	041b      	lsls	r3, r3, #16
 800265a:	4318      	orrs	r0, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800265c:	9b02      	ldr	r3, [sp, #8]
 800265e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002660:	4318      	orrs	r0, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002662:	23ca      	movs	r3, #202	; 0xca
 8002664:	6273      	str	r3, [r6, #36]	; 0x24
 8002666:	3b77      	subs	r3, #119	; 0x77
 8002668:	6273      	str	r3, [r6, #36]	; 0x24
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800266a:	9002      	str	r0, [sp, #8]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800266c:	0028      	movs	r0, r5
 800266e:	f7ff ff45 	bl	80024fc <RTC_EnterInitMode>
 8002672:	682b      	ldr	r3, [r5, #0]
 8002674:	1e06      	subs	r6, r0, #0
 8002676:	d016      	beq.n	80026a6 <HAL_RTC_SetTime+0xa2>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002678:	22ff      	movs	r2, #255	; 0xff
 800267a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800267c:	2304      	movs	r3, #4
 800267e:	9a01      	ldr	r2, [sp, #4]
 8002680:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8002682:	2300      	movs	r3, #0
 8002684:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8002686:	2601      	movs	r6, #1
}
 8002688:	0030      	movs	r0, r6
 800268a:	b005      	add	sp, #20
 800268c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800268e:	2b00      	cmp	r3, #0
 8002690:	d100      	bne.n	8002694 <HAL_RTC_SetTime+0x90>
      sTime->TimeFormat = 0x00U;
 8002692:	70e3      	strb	r3, [r4, #3]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002694:	9b02      	ldr	r3, [sp, #8]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002696:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002698:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800269a:	4318      	orrs	r0, r3
              ((uint32_t)sTime->Seconds) | \
 800269c:	78a3      	ldrb	r3, [r4, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800269e:	4318      	orrs	r0, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80026a0:	78e3      	ldrb	r3, [r4, #3]
 80026a2:	041b      	lsls	r3, r3, #16
 80026a4:	e7dc      	b.n	8002660 <HAL_RTC_SetTime+0x5c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80026a6:	4815      	ldr	r0, [pc, #84]	; (80026fc <HAL_RTC_SetTime+0xf8>)
 80026a8:	9a02      	ldr	r2, [sp, #8]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80026aa:	4915      	ldr	r1, [pc, #84]	; (8002700 <HAL_RTC_SetTime+0xfc>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80026ac:	4002      	ands	r2, r0
 80026ae:	601a      	str	r2, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80026b0:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80026b2:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80026b4:	400a      	ands	r2, r1
 80026b6:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80026b8:	68e2      	ldr	r2, [r4, #12]
 80026ba:	6899      	ldr	r1, [r3, #8]
 80026bc:	4302      	orrs	r2, r0
 80026be:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80026c0:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80026c2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	438a      	bics	r2, r1
 80026c8:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	069b      	lsls	r3, r3, #26
 80026ce:	d40c      	bmi.n	80026ea <HAL_RTC_SetTime+0xe6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80026d0:	0028      	movs	r0, r5
 80026d2:	f7ff fef9 	bl	80024c8 <HAL_RTC_WaitForSynchro>
 80026d6:	2800      	cmp	r0, #0
 80026d8:	d007      	beq.n	80026ea <HAL_RTC_SetTime+0xe6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026da:	22ff      	movs	r2, #255	; 0xff
 80026dc:	682b      	ldr	r3, [r5, #0]
 80026de:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80026e0:	2304      	movs	r3, #4
 80026e2:	9a01      	ldr	r2, [sp, #4]
 80026e4:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 80026e6:	77fe      	strb	r6, [r7, #31]
 80026e8:	e7cd      	b.n	8002686 <HAL_RTC_SetTime+0x82>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026ea:	22ff      	movs	r2, #255	; 0xff
 80026ec:	682b      	ldr	r3, [r5, #0]
 80026ee:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80026f0:	2301      	movs	r3, #1
 80026f2:	9a01      	ldr	r2, [sp, #4]
 80026f4:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 80026f6:	2300      	movs	r3, #0
 80026f8:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 80026fa:	e7c5      	b.n	8002688 <HAL_RTC_SetTime+0x84>
 80026fc:	007f7f7f 	.word	0x007f7f7f
 8002700:	fffbffff 	.word	0xfffbffff

08002704 <HAL_RTC_SetDate>:
{
 8002704:	2302      	movs	r3, #2
 8002706:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8002708:	1c47      	adds	r7, r0, #1
{
 800270a:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 800270c:	7ff9      	ldrb	r1, [r7, #31]
{
 800270e:	b085      	sub	sp, #20
 8002710:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8002712:	001d      	movs	r5, r3
 8002714:	2901      	cmp	r1, #1
 8002716:	d036      	beq.n	8002786 <HAL_RTC_SetDate+0x82>
 8002718:	2101      	movs	r1, #1
 800271a:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800271c:	18c1      	adds	r1, r0, r3
 800271e:	9101      	str	r1, [sp, #4]
 8002720:	77cb      	strb	r3, [r1, #31]
 8002722:	7831      	ldrb	r1, [r6, #0]
 8002724:	78f0      	ldrb	r0, [r6, #3]
 8002726:	0349      	lsls	r1, r1, #13
 8002728:	7873      	ldrb	r3, [r6, #1]
 800272a:	78b5      	ldrb	r5, [r6, #2]
 800272c:	9102      	str	r1, [sp, #8]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800272e:	2a00      	cmp	r2, #0
 8002730:	d14c      	bne.n	80027cc <HAL_RTC_SetDate+0xc8>
 8002732:	3210      	adds	r2, #16
 8002734:	4213      	tst	r3, r2
 8002736:	d002      	beq.n	800273e <HAL_RTC_SetDate+0x3a>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002738:	4393      	bics	r3, r2
 800273a:	330a      	adds	r3, #10
 800273c:	7073      	strb	r3, [r6, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800273e:	f7ff ff55 	bl	80025ec <RTC_ByteToBcd2>
 8002742:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002744:	7870      	ldrb	r0, [r6, #1]
 8002746:	f7ff ff51 	bl	80025ec <RTC_ByteToBcd2>
 800274a:	0006      	movs	r6, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800274c:	0028      	movs	r0, r5
 800274e:	f7ff ff4d 	bl	80025ec <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002752:	9b03      	ldr	r3, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002754:	0236      	lsls	r6, r6, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002756:	041d      	lsls	r5, r3, #16
 8002758:	9b02      	ldr	r3, [sp, #8]
 800275a:	4318      	orrs	r0, r3
 800275c:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800275e:	22ca      	movs	r2, #202	; 0xca
 8002760:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002762:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002764:	625a      	str	r2, [r3, #36]	; 0x24
 8002766:	3a77      	subs	r2, #119	; 0x77
 8002768:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800276a:	f7ff fec7 	bl	80024fc <RTC_EnterInitMode>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800276e:	432e      	orrs	r6, r5
 8002770:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002772:	1e05      	subs	r5, r0, #0
 8002774:	d00a      	beq.n	800278c <HAL_RTC_SetDate+0x88>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002776:	22ff      	movs	r2, #255	; 0xff
 8002778:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800277a:	2304      	movs	r3, #4
 800277c:	9a01      	ldr	r2, [sp, #4]
 800277e:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8002780:	2300      	movs	r3, #0
 8002782:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8002784:	2501      	movs	r5, #1
}
 8002786:	0028      	movs	r0, r5
 8002788:	b005      	add	sp, #20
 800278a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800278c:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800278e:	4812      	ldr	r0, [pc, #72]	; (80027d8 <HAL_RTC_SetDate+0xd4>)
 8002790:	4006      	ands	r6, r0
 8002792:	605e      	str	r6, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002794:	68da      	ldr	r2, [r3, #12]
 8002796:	438a      	bics	r2, r1
 8002798:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	069b      	lsls	r3, r3, #26
 800279e:	d40c      	bmi.n	80027ba <HAL_RTC_SetDate+0xb6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80027a0:	0020      	movs	r0, r4
 80027a2:	f7ff fe91 	bl	80024c8 <HAL_RTC_WaitForSynchro>
 80027a6:	2800      	cmp	r0, #0
 80027a8:	d007      	beq.n	80027ba <HAL_RTC_SetDate+0xb6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027aa:	22ff      	movs	r2, #255	; 0xff
 80027ac:	6823      	ldr	r3, [r4, #0]
 80027ae:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80027b0:	2304      	movs	r3, #4
 80027b2:	9a01      	ldr	r2, [sp, #4]
 80027b4:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 80027b6:	77fd      	strb	r5, [r7, #31]
 80027b8:	e7e4      	b.n	8002784 <HAL_RTC_SetDate+0x80>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027ba:	22ff      	movs	r2, #255	; 0xff
 80027bc:	6823      	ldr	r3, [r4, #0]
 80027be:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80027c0:	2301      	movs	r3, #1
 80027c2:	9a01      	ldr	r2, [sp, #4]
 80027c4:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 80027c6:	2300      	movs	r3, #0
 80027c8:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 80027ca:	e7dc      	b.n	8002786 <HAL_RTC_SetDate+0x82>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80027cc:	9a02      	ldr	r2, [sp, #8]
 80027ce:	0400      	lsls	r0, r0, #16
 80027d0:	4310      	orrs	r0, r2
 80027d2:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 80027d4:	021e      	lsls	r6, r3, #8
 80027d6:	e7c2      	b.n	800275e <HAL_RTC_SetDate+0x5a>
 80027d8:	00ffff3f 	.word	0x00ffff3f

080027dc <HAL_RTC_SetAlarm_IT>:
{
 80027dc:	2302      	movs	r3, #2
 80027de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027e0:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 80027e2:	1c41      	adds	r1, r0, #1
 80027e4:	7fce      	ldrb	r6, [r1, #31]
{
 80027e6:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 80027e8:	0018      	movs	r0, r3
 80027ea:	2e01      	cmp	r6, #1
 80027ec:	d100      	bne.n	80027f0 <HAL_RTC_SetAlarm_IT+0x14>
 80027ee:	e08c      	b.n	800290a <HAL_RTC_SetAlarm_IT+0x12e>
 80027f0:	3801      	subs	r0, #1
 80027f2:	77c8      	strb	r0, [r1, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80027f4:	18e1      	adds	r1, r4, r3
 80027f6:	77cb      	strb	r3, [r1, #31]
 80027f8:	2140      	movs	r1, #64	; 0x40
 80027fa:	786b      	ldrb	r3, [r5, #1]
 80027fc:	6826      	ldr	r6, [r4, #0]
 80027fe:	9300      	str	r3, [sp, #0]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002800:	68b3      	ldr	r3, [r6, #8]
 8002802:	7828      	ldrb	r0, [r5, #0]
 8002804:	78af      	ldrb	r7, [r5, #2]
 8002806:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8002808:	2a00      	cmp	r2, #0
 800280a:	d15d      	bne.n	80028c8 <HAL_RTC_SetAlarm_IT+0xec>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800280c:	2b00      	cmp	r3, #0
 800280e:	d100      	bne.n	8002812 <HAL_RTC_SetAlarm_IT+0x36>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002810:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002812:	f7ff feeb 	bl	80025ec <RTC_ByteToBcd2>
 8002816:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002818:	9800      	ldr	r0, [sp, #0]
 800281a:	f7ff fee7 	bl	80025ec <RTC_ByteToBcd2>
 800281e:	9000      	str	r0, [sp, #0]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002820:	0038      	movs	r0, r7
 8002822:	f7ff fee3 	bl	80025ec <RTC_ByteToBcd2>
 8002826:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002828:	1c6b      	adds	r3, r5, #1
 800282a:	7fd8      	ldrb	r0, [r3, #31]
 800282c:	f7ff fede 	bl	80025ec <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002830:	696a      	ldr	r2, [r5, #20]
 8002832:	69eb      	ldr	r3, [r5, #28]
 8002834:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002836:	78ea      	ldrb	r2, [r5, #3]
 8002838:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800283a:	4313      	orrs	r3, r2
 800283c:	431f      	orrs	r7, r3
 800283e:	9b01      	ldr	r3, [sp, #4]
 8002840:	041b      	lsls	r3, r3, #16
 8002842:	431f      	orrs	r7, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002844:	9b00      	ldr	r3, [sp, #0]
 8002846:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002848:	431f      	orrs	r7, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800284a:	69aa      	ldr	r2, [r5, #24]
 800284c:	686b      	ldr	r3, [r5, #4]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800284e:	0600      	lsls	r0, r0, #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002850:	4313      	orrs	r3, r2
 8002852:	9300      	str	r3, [sp, #0]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002854:	23ca      	movs	r3, #202	; 0xca
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002856:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002858:	6273      	str	r3, [r6, #36]	; 0x24
 800285a:	3b77      	subs	r3, #119	; 0x77
 800285c:	6273      	str	r3, [r6, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 800285e:	33ad      	adds	r3, #173	; 0xad
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002860:	4307      	orrs	r7, r0
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002862:	429a      	cmp	r2, r3
 8002864:	d152      	bne.n	800290c <HAL_RTC_SetAlarm_IT+0x130>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002866:	68b3      	ldr	r3, [r6, #8]
 8002868:	4a3b      	ldr	r2, [pc, #236]	; (8002958 <HAL_RTC_SetAlarm_IT+0x17c>)
 800286a:	4013      	ands	r3, r2
 800286c:	60b3      	str	r3, [r6, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800286e:	68f2      	ldr	r2, [r6, #12]
 8002870:	4b3a      	ldr	r3, [pc, #232]	; (800295c <HAL_RTC_SetAlarm_IT+0x180>)
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	4313      	orrs	r3, r2
 8002876:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8002878:	f7fe fdfe 	bl	8001478 <HAL_GetTick>
 800287c:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800287e:	2201      	movs	r2, #1
 8002880:	6823      	ldr	r3, [r4, #0]
 8002882:	68dd      	ldr	r5, [r3, #12]
 8002884:	4015      	ands	r5, r2
 8002886:	d031      	beq.n	80028ec <HAL_RTC_SetAlarm_IT+0x110>
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002888:	9a00      	ldr	r2, [sp, #0]
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800288a:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800288c:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800288e:	2280      	movs	r2, #128	; 0x80
 8002890:	6899      	ldr	r1, [r3, #8]
 8002892:	0052      	lsls	r2, r2, #1
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8002898:	2280      	movs	r2, #128	; 0x80
 800289a:	6899      	ldr	r1, [r3, #8]
 800289c:	0152      	lsls	r2, r2, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800289e:	430a      	orrs	r2, r1
 80028a0:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80028a2:	2280      	movs	r2, #128	; 0x80
 80028a4:	4b2e      	ldr	r3, [pc, #184]	; (8002960 <HAL_RTC_SetAlarm_IT+0x184>)
 80028a6:	0292      	lsls	r2, r2, #10
 80028a8:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 80028aa:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80028ac:	4311      	orrs	r1, r2
 80028ae:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80028b0:	6899      	ldr	r1, [r3, #8]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028b6:	22ff      	movs	r2, #255	; 0xff
 80028b8:	6823      	ldr	r3, [r4, #0]
 80028ba:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80028bc:	3afe      	subs	r2, #254	; 0xfe
 80028be:	1ca3      	adds	r3, r4, #2
  __HAL_UNLOCK(hrtc);
 80028c0:	18a4      	adds	r4, r4, r2
  hrtc->State = HAL_RTC_STATE_READY;
 80028c2:	77da      	strb	r2, [r3, #31]
  __HAL_UNLOCK(hrtc);
 80028c4:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 80028c6:	e020      	b.n	800290a <HAL_RTC_SetAlarm_IT+0x12e>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d100      	bne.n	80028ce <HAL_RTC_SetAlarm_IT+0xf2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80028cc:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80028ce:	69eb      	ldr	r3, [r5, #28]
 80028d0:	696a      	ldr	r2, [r5, #20]
 80028d2:	0400      	lsls	r0, r0, #16
 80028d4:	4313      	orrs	r3, r2
 80028d6:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80028d8:	9b00      	ldr	r3, [sp, #0]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80028da:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80028dc:	0218      	lsls	r0, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80028de:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80028e0:	78e8      	ldrb	r0, [r5, #3]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80028e2:	1c6b      	adds	r3, r5, #1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80028e4:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80028e6:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80028e8:	7fd8      	ldrb	r0, [r3, #31]
 80028ea:	e7ae      	b.n	800284a <HAL_RTC_SetAlarm_IT+0x6e>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80028ec:	f7fe fdc4 	bl	8001478 <HAL_GetTick>
 80028f0:	23fa      	movs	r3, #250	; 0xfa
 80028f2:	1b80      	subs	r0, r0, r6
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4298      	cmp	r0, r3
 80028f8:	d9c1      	bls.n	800287e <HAL_RTC_SetAlarm_IT+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028fa:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028fc:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002902:	1ca3      	adds	r3, r4, #2
        __HAL_UNLOCK(hrtc);
 8002904:	3401      	adds	r4, #1
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002906:	77d8      	strb	r0, [r3, #31]
        __HAL_UNLOCK(hrtc);
 8002908:	77e5      	strb	r5, [r4, #31]
}
 800290a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800290c:	68b3      	ldr	r3, [r6, #8]
 800290e:	4a15      	ldr	r2, [pc, #84]	; (8002964 <HAL_RTC_SetAlarm_IT+0x188>)
 8002910:	4013      	ands	r3, r2
 8002912:	60b3      	str	r3, [r6, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002914:	68f2      	ldr	r2, [r6, #12]
 8002916:	4b14      	ldr	r3, [pc, #80]	; (8002968 <HAL_RTC_SetAlarm_IT+0x18c>)
 8002918:	b2d2      	uxtb	r2, r2
 800291a:	4313      	orrs	r3, r2
 800291c:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 800291e:	f7fe fdab 	bl	8001478 <HAL_GetTick>
 8002922:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002924:	2202      	movs	r2, #2
 8002926:	6823      	ldr	r3, [r4, #0]
 8002928:	68dd      	ldr	r5, [r3, #12]
 800292a:	4015      	ands	r5, r2
 800292c:	d00b      	beq.n	8002946 <HAL_RTC_SetAlarm_IT+0x16a>
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800292e:	9a00      	ldr	r2, [sp, #0]
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002930:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002932:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002934:	2280      	movs	r2, #128	; 0x80
 8002936:	6899      	ldr	r1, [r3, #8]
 8002938:	0092      	lsls	r2, r2, #2
 800293a:	430a      	orrs	r2, r1
 800293c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800293e:	2280      	movs	r2, #128	; 0x80
 8002940:	6899      	ldr	r1, [r3, #8]
 8002942:	0192      	lsls	r2, r2, #6
 8002944:	e7ab      	b.n	800289e <HAL_RTC_SetAlarm_IT+0xc2>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002946:	f7fe fd97 	bl	8001478 <HAL_GetTick>
 800294a:	23fa      	movs	r3, #250	; 0xfa
 800294c:	1b80      	subs	r0, r0, r6
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	4298      	cmp	r0, r3
 8002952:	d9e7      	bls.n	8002924 <HAL_RTC_SetAlarm_IT+0x148>
 8002954:	e7d1      	b.n	80028fa <HAL_RTC_SetAlarm_IT+0x11e>
 8002956:	46c0      	nop			; (mov r8, r8)
 8002958:	fffffeff 	.word	0xfffffeff
 800295c:	fffffe7f 	.word	0xfffffe7f
 8002960:	40010400 	.word	0x40010400
 8002964:	fffffdff 	.word	0xfffffdff
 8002968:	fffffd7f 	.word	0xfffffd7f

0800296c <HAL_RTCEx_AlarmBEventCallback>:
 800296c:	4770      	bx	lr
	...

08002970 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002972:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002974:	6925      	ldr	r5, [r4, #16]
 8002976:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8002978:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800297a:	432a      	orrs	r2, r5
 800297c:	6965      	ldr	r5, [r4, #20]
 800297e:	69c1      	ldr	r1, [r0, #28]
 8002980:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002982:	6818      	ldr	r0, [r3, #0]
 8002984:	4d76      	ldr	r5, [pc, #472]	; (8002b60 <UART_SetConfig+0x1f0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002986:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002988:	4028      	ands	r0, r5
 800298a:	4302      	orrs	r2, r0
 800298c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	4874      	ldr	r0, [pc, #464]	; (8002b64 <UART_SetConfig+0x1f4>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002992:	4d75      	ldr	r5, [pc, #468]	; (8002b68 <UART_SetConfig+0x1f8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002994:	4002      	ands	r2, r0
 8002996:	68e0      	ldr	r0, [r4, #12]
 8002998:	4302      	orrs	r2, r0
 800299a:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800299c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800299e:	42ab      	cmp	r3, r5
 80029a0:	d001      	beq.n	80029a6 <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029a2:	6a22      	ldr	r2, [r4, #32]
 80029a4:	4310      	orrs	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	4e70      	ldr	r6, [pc, #448]	; (8002b6c <UART_SetConfig+0x1fc>)
 80029aa:	4032      	ands	r2, r6
 80029ac:	4302      	orrs	r2, r0
 80029ae:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029b0:	4a6f      	ldr	r2, [pc, #444]	; (8002b70 <UART_SetConfig+0x200>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d114      	bne.n	80029e0 <UART_SetConfig+0x70>
 80029b6:	200c      	movs	r0, #12
 80029b8:	4b6e      	ldr	r3, [pc, #440]	; (8002b74 <UART_SetConfig+0x204>)
 80029ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029bc:	4002      	ands	r2, r0
 80029be:	486e      	ldr	r0, [pc, #440]	; (8002b78 <UART_SetConfig+0x208>)
 80029c0:	5c80      	ldrb	r0, [r0, r2]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029c2:	2280      	movs	r2, #128	; 0x80
 80029c4:	0212      	lsls	r2, r2, #8
 80029c6:	4291      	cmp	r1, r2
 80029c8:	d000      	beq.n	80029cc <UART_SetConfig+0x5c>
 80029ca:	e08b      	b.n	8002ae4 <UART_SetConfig+0x174>
  {
    switch (clocksource)
 80029cc:	2808      	cmp	r0, #8
 80029ce:	d900      	bls.n	80029d2 <UART_SetConfig+0x62>
 80029d0:	e085      	b.n	8002ade <UART_SetConfig+0x16e>
 80029d2:	f7fd fbab 	bl	800012c <__gnu_thumb1_case_uqi>
 80029d6:	5850      	.short	0x5850
 80029d8:	847c845b 	.word	0x847c845b
 80029dc:	8484      	.short	0x8484
 80029de:	7f          	.byte	0x7f
 80029df:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029e0:	42ab      	cmp	r3, r5
 80029e2:	d000      	beq.n	80029e6 <UART_SetConfig+0x76>
 80029e4:	e0b4      	b.n	8002b50 <UART_SetConfig+0x1e0>
 80029e6:	21c0      	movs	r1, #192	; 0xc0
 80029e8:	2080      	movs	r0, #128	; 0x80
 80029ea:	4a62      	ldr	r2, [pc, #392]	; (8002b74 <UART_SetConfig+0x204>)
 80029ec:	0109      	lsls	r1, r1, #4
 80029ee:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80029f0:	00c0      	lsls	r0, r0, #3
 80029f2:	400b      	ands	r3, r1
 80029f4:	4283      	cmp	r3, r0
 80029f6:	d03b      	beq.n	8002a70 <UART_SetConfig+0x100>
 80029f8:	d803      	bhi.n	8002a02 <UART_SetConfig+0x92>
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00a      	beq.n	8002a14 <UART_SetConfig+0xa4>
        ret = HAL_ERROR;
 80029fe:	2501      	movs	r5, #1
 8002a00:	e00d      	b.n	8002a1e <UART_SetConfig+0xae>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a02:	2080      	movs	r0, #128	; 0x80
 8002a04:	0100      	lsls	r0, r0, #4
 8002a06:	4283      	cmp	r3, r0
 8002a08:	d00e      	beq.n	8002a28 <UART_SetConfig+0xb8>
 8002a0a:	428b      	cmp	r3, r1
 8002a0c:	d1f7      	bne.n	80029fe <UART_SetConfig+0x8e>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002a0e:	2080      	movs	r0, #128	; 0x80
 8002a10:	0200      	lsls	r0, r0, #8
 8002a12:	e010      	b.n	8002a36 <UART_SetConfig+0xc6>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002a14:	f7ff fc4e 	bl	80022b4 <HAL_RCC_GetPCLK1Freq>
 8002a18:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8002a1a:	42a8      	cmp	r0, r5
 8002a1c:	d10b      	bne.n	8002a36 <UART_SetConfig+0xc6>
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a1e:	2300      	movs	r3, #0
  huart->TxISR = NULL;

  return ret;
}
 8002a20:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 8002a22:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002a24:	6663      	str	r3, [r4, #100]	; 0x64
}
 8002a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a28:	6810      	ldr	r0, [r2, #0]
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002a2a:	4b54      	ldr	r3, [pc, #336]	; (8002b7c <UART_SetConfig+0x20c>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a2c:	06c0      	lsls	r0, r0, #27
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002a2e:	17c0      	asrs	r0, r0, #31
 8002a30:	4018      	ands	r0, r3
 8002a32:	4b53      	ldr	r3, [pc, #332]	; (8002b80 <UART_SetConfig+0x210>)
 8002a34:	18c0      	adds	r0, r0, r3
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a36:	2203      	movs	r2, #3
 8002a38:	6863      	ldr	r3, [r4, #4]
 8002a3a:	435a      	muls	r2, r3
 8002a3c:	4282      	cmp	r2, r0
 8002a3e:	d8de      	bhi.n	80029fe <UART_SetConfig+0x8e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002a40:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a42:	4282      	cmp	r2, r0
 8002a44:	d3db      	bcc.n	80029fe <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002a46:	2700      	movs	r7, #0
 8002a48:	0e02      	lsrs	r2, r0, #24
 8002a4a:	0201      	lsls	r1, r0, #8
 8002a4c:	085e      	lsrs	r6, r3, #1
 8002a4e:	1989      	adds	r1, r1, r6
 8002a50:	417a      	adcs	r2, r7
 8002a52:	0008      	movs	r0, r1
 8002a54:	0011      	movs	r1, r2
 8002a56:	001a      	movs	r2, r3
 8002a58:	003b      	movs	r3, r7
 8002a5a:	f7fd fd0b 	bl	8000474 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002a5e:	4b49      	ldr	r3, [pc, #292]	; (8002b84 <UART_SetConfig+0x214>)
 8002a60:	18c2      	adds	r2, r0, r3
 8002a62:	4b49      	ldr	r3, [pc, #292]	; (8002b88 <UART_SetConfig+0x218>)
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d8ca      	bhi.n	80029fe <UART_SetConfig+0x8e>
          huart->Instance->BRR = usartdiv;
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	003d      	movs	r5, r7
 8002a6c:	60d8      	str	r0, [r3, #12]
 8002a6e:	e7d6      	b.n	8002a1e <UART_SetConfig+0xae>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002a70:	f7ff f8d6 	bl	8001c20 <HAL_RCC_GetSysClockFreq>
        break;
 8002a74:	e7d0      	b.n	8002a18 <UART_SetConfig+0xa8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002a76:	f7ff fc1d 	bl	80022b4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002a7a:	6863      	ldr	r3, [r4, #4]
 8002a7c:	0040      	lsls	r0, r0, #1
 8002a7e:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002a80:	18c0      	adds	r0, r0, r3
 8002a82:	6861      	ldr	r1, [r4, #4]
 8002a84:	e00b      	b.n	8002a9e <UART_SetConfig+0x12e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002a86:	f7ff fc25 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 8002a8a:	e7f6      	b.n	8002a7a <UART_SetConfig+0x10a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a8c:	2510      	movs	r5, #16
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	6861      	ldr	r1, [r4, #4]
 8002a92:	4015      	ands	r5, r2
 8002a94:	0848      	lsrs	r0, r1, #1
 8002a96:	2d00      	cmp	r5, #0
 8002a98:	d006      	beq.n	8002aa8 <UART_SetConfig+0x138>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002a9a:	4b3c      	ldr	r3, [pc, #240]	; (8002b8c <UART_SetConfig+0x21c>)
 8002a9c:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002a9e:	f7fd fb4f 	bl	8000140 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002aa2:	2500      	movs	r5, #0
 8002aa4:	b283      	uxth	r3, r0
        break;
 8002aa6:	e004      	b.n	8002ab2 <UART_SetConfig+0x142>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002aa8:	4b39      	ldr	r3, [pc, #228]	; (8002b90 <UART_SetConfig+0x220>)
 8002aaa:	18c0      	adds	r0, r0, r3
 8002aac:	f7fd fb48 	bl	8000140 <__udivsi3>
 8002ab0:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	4837      	ldr	r0, [pc, #220]	; (8002b94 <UART_SetConfig+0x224>)
 8002ab6:	3910      	subs	r1, #16
 8002ab8:	4281      	cmp	r1, r0
 8002aba:	d8a0      	bhi.n	80029fe <UART_SetConfig+0x8e>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002abc:	210f      	movs	r1, #15
 8002abe:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ac0:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ac2:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ac4:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8002ac6:	6821      	ldr	r1, [r4, #0]
 8002ac8:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8002aca:	60cb      	str	r3, [r1, #12]
 8002acc:	e7a7      	b.n	8002a1e <UART_SetConfig+0xae>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ace:	f7ff f8a7 	bl	8001c20 <HAL_RCC_GetSysClockFreq>
 8002ad2:	e7d2      	b.n	8002a7a <UART_SetConfig+0x10a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ad4:	6863      	ldr	r3, [r4, #4]
 8002ad6:	0858      	lsrs	r0, r3, #1
 8002ad8:	2380      	movs	r3, #128	; 0x80
 8002ada:	025b      	lsls	r3, r3, #9
 8002adc:	e7d0      	b.n	8002a80 <UART_SetConfig+0x110>
        ret = HAL_ERROR;
 8002ade:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e7e6      	b.n	8002ab2 <UART_SetConfig+0x142>
    switch (clocksource)
 8002ae4:	2808      	cmp	r0, #8
 8002ae6:	d837      	bhi.n	8002b58 <UART_SetConfig+0x1e8>
 8002ae8:	f7fd fb20 	bl	800012c <__gnu_thumb1_case_uqi>
 8002aec:	360f0c05 	.word	0x360f0c05
 8002af0:	3636362a 	.word	0x3636362a
 8002af4:	2d          	.byte	0x2d
 8002af5:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002af6:	f7ff fbdd 	bl	80022b4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002afa:	6863      	ldr	r3, [r4, #4]
 8002afc:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002afe:	18c0      	adds	r0, r0, r3
 8002b00:	6861      	ldr	r1, [r4, #4]
 8002b02:	e00b      	b.n	8002b1c <UART_SetConfig+0x1ac>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002b04:	f7ff fbe6 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 8002b08:	e7f7      	b.n	8002afa <UART_SetConfig+0x18a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b0a:	2510      	movs	r5, #16
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	6861      	ldr	r1, [r4, #4]
 8002b10:	4015      	ands	r5, r2
 8002b12:	0848      	lsrs	r0, r1, #1
 8002b14:	2d00      	cmp	r5, #0
 8002b16:	d00d      	beq.n	8002b34 <UART_SetConfig+0x1c4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002b18:	4b1f      	ldr	r3, [pc, #124]	; (8002b98 <UART_SetConfig+0x228>)
 8002b1a:	18c0      	adds	r0, r0, r3
 8002b1c:	f7fd fb10 	bl	8000140 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b20:	2500      	movs	r5, #0
 8002b22:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b24:	0019      	movs	r1, r3
 8002b26:	481b      	ldr	r0, [pc, #108]	; (8002b94 <UART_SetConfig+0x224>)
 8002b28:	3910      	subs	r1, #16
 8002b2a:	4281      	cmp	r1, r0
 8002b2c:	d900      	bls.n	8002b30 <UART_SetConfig+0x1c0>
 8002b2e:	e766      	b.n	80029fe <UART_SetConfig+0x8e>
      huart->Instance->BRR = usartdiv;
 8002b30:	6821      	ldr	r1, [r4, #0]
 8002b32:	e7ca      	b.n	8002aca <UART_SetConfig+0x15a>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002b34:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <UART_SetConfig+0x210>)
 8002b36:	18c0      	adds	r0, r0, r3
 8002b38:	f7fd fb02 	bl	8000140 <__udivsi3>
 8002b3c:	b283      	uxth	r3, r0
 8002b3e:	e7f1      	b.n	8002b24 <UART_SetConfig+0x1b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b40:	f7ff f86e 	bl	8001c20 <HAL_RCC_GetSysClockFreq>
 8002b44:	e7d9      	b.n	8002afa <UART_SetConfig+0x18a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002b46:	6863      	ldr	r3, [r4, #4]
 8002b48:	0858      	lsrs	r0, r3, #1
 8002b4a:	2380      	movs	r3, #128	; 0x80
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	e7d6      	b.n	8002afe <UART_SetConfig+0x18e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	021b      	lsls	r3, r3, #8
 8002b54:	4299      	cmp	r1, r3
 8002b56:	d0c2      	beq.n	8002ade <UART_SetConfig+0x16e>
        ret = HAL_ERROR;
 8002b58:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	e7e2      	b.n	8002b24 <UART_SetConfig+0x1b4>
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	efff69f3 	.word	0xefff69f3
 8002b64:	ffffcfff 	.word	0xffffcfff
 8002b68:	40004800 	.word	0x40004800
 8002b6c:	fffff4ff 	.word	0xfffff4ff
 8002b70:	40004400 	.word	0x40004400
 8002b74:	40021000 	.word	0x40021000
 8002b78:	0800465e 	.word	0x0800465e
 8002b7c:	ff48e500 	.word	0xff48e500
 8002b80:	00f42400 	.word	0x00f42400
 8002b84:	fffffd00 	.word	0xfffffd00
 8002b88:	000ffcff 	.word	0x000ffcff
 8002b8c:	007a1200 	.word	0x007a1200
 8002b90:	01e84800 	.word	0x01e84800
 8002b94:	0000ffef 	.word	0x0000ffef
 8002b98:	003d0900 	.word	0x003d0900

08002b9c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b9c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002b9e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ba0:	07da      	lsls	r2, r3, #31
 8002ba2:	d506      	bpl.n	8002bb2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ba4:	6801      	ldr	r1, [r0, #0]
 8002ba6:	4c28      	ldr	r4, [pc, #160]	; (8002c48 <UART_AdvFeatureConfig+0xac>)
 8002ba8:	684a      	ldr	r2, [r1, #4]
 8002baa:	4022      	ands	r2, r4
 8002bac:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002bae:	4322      	orrs	r2, r4
 8002bb0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002bb2:	079a      	lsls	r2, r3, #30
 8002bb4:	d506      	bpl.n	8002bc4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002bb6:	6801      	ldr	r1, [r0, #0]
 8002bb8:	4c24      	ldr	r4, [pc, #144]	; (8002c4c <UART_AdvFeatureConfig+0xb0>)
 8002bba:	684a      	ldr	r2, [r1, #4]
 8002bbc:	4022      	ands	r2, r4
 8002bbe:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002bc0:	4322      	orrs	r2, r4
 8002bc2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bc4:	075a      	lsls	r2, r3, #29
 8002bc6:	d506      	bpl.n	8002bd6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002bc8:	6801      	ldr	r1, [r0, #0]
 8002bca:	4c21      	ldr	r4, [pc, #132]	; (8002c50 <UART_AdvFeatureConfig+0xb4>)
 8002bcc:	684a      	ldr	r2, [r1, #4]
 8002bce:	4022      	ands	r2, r4
 8002bd0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002bd2:	4322      	orrs	r2, r4
 8002bd4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bd6:	071a      	lsls	r2, r3, #28
 8002bd8:	d506      	bpl.n	8002be8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002bda:	6801      	ldr	r1, [r0, #0]
 8002bdc:	4c1d      	ldr	r4, [pc, #116]	; (8002c54 <UART_AdvFeatureConfig+0xb8>)
 8002bde:	684a      	ldr	r2, [r1, #4]
 8002be0:	4022      	ands	r2, r4
 8002be2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002be4:	4322      	orrs	r2, r4
 8002be6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002be8:	06da      	lsls	r2, r3, #27
 8002bea:	d506      	bpl.n	8002bfa <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002bec:	6801      	ldr	r1, [r0, #0]
 8002bee:	4c1a      	ldr	r4, [pc, #104]	; (8002c58 <UART_AdvFeatureConfig+0xbc>)
 8002bf0:	688a      	ldr	r2, [r1, #8]
 8002bf2:	4022      	ands	r2, r4
 8002bf4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002bf6:	4322      	orrs	r2, r4
 8002bf8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002bfa:	069a      	lsls	r2, r3, #26
 8002bfc:	d506      	bpl.n	8002c0c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002bfe:	6801      	ldr	r1, [r0, #0]
 8002c00:	4c16      	ldr	r4, [pc, #88]	; (8002c5c <UART_AdvFeatureConfig+0xc0>)
 8002c02:	688a      	ldr	r2, [r1, #8]
 8002c04:	4022      	ands	r2, r4
 8002c06:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002c08:	4322      	orrs	r2, r4
 8002c0a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c0c:	065a      	lsls	r2, r3, #25
 8002c0e:	d510      	bpl.n	8002c32 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c10:	6801      	ldr	r1, [r0, #0]
 8002c12:	4d13      	ldr	r5, [pc, #76]	; (8002c60 <UART_AdvFeatureConfig+0xc4>)
 8002c14:	684a      	ldr	r2, [r1, #4]
 8002c16:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002c18:	402a      	ands	r2, r5
 8002c1a:	4322      	orrs	r2, r4
 8002c1c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c1e:	2280      	movs	r2, #128	; 0x80
 8002c20:	0352      	lsls	r2, r2, #13
 8002c22:	4294      	cmp	r4, r2
 8002c24:	d105      	bne.n	8002c32 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c26:	684a      	ldr	r2, [r1, #4]
 8002c28:	4c0e      	ldr	r4, [pc, #56]	; (8002c64 <UART_AdvFeatureConfig+0xc8>)
 8002c2a:	4022      	ands	r2, r4
 8002c2c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002c2e:	4322      	orrs	r2, r4
 8002c30:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c32:	061b      	lsls	r3, r3, #24
 8002c34:	d506      	bpl.n	8002c44 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c36:	6802      	ldr	r2, [r0, #0]
 8002c38:	490b      	ldr	r1, [pc, #44]	; (8002c68 <UART_AdvFeatureConfig+0xcc>)
 8002c3a:	6853      	ldr	r3, [r2, #4]
 8002c3c:	400b      	ands	r3, r1
 8002c3e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002c40:	430b      	orrs	r3, r1
 8002c42:	6053      	str	r3, [r2, #4]
  }
}
 8002c44:	bd30      	pop	{r4, r5, pc}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	fffdffff 	.word	0xfffdffff
 8002c4c:	fffeffff 	.word	0xfffeffff
 8002c50:	fffbffff 	.word	0xfffbffff
 8002c54:	ffff7fff 	.word	0xffff7fff
 8002c58:	ffffefff 	.word	0xffffefff
 8002c5c:	ffffdfff 	.word	0xffffdfff
 8002c60:	ffefffff 	.word	0xffefffff
 8002c64:	ff9fffff 	.word	0xff9fffff
 8002c68:	fff7ffff 	.word	0xfff7ffff

08002c6c <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6e:	0004      	movs	r4, r0
 8002c70:	000e      	movs	r6, r1
 8002c72:	0015      	movs	r5, r2
 8002c74:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c76:	6822      	ldr	r2, [r4, #0]
 8002c78:	69d3      	ldr	r3, [r2, #28]
 8002c7a:	4033      	ands	r3, r6
 8002c7c:	1b9b      	subs	r3, r3, r6
 8002c7e:	4259      	negs	r1, r3
 8002c80:	414b      	adcs	r3, r1
 8002c82:	42ab      	cmp	r3, r5
 8002c84:	d001      	beq.n	8002c8a <UART_WaitOnFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002c86:	2000      	movs	r0, #0
 8002c88:	e01b      	b.n	8002cc2 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8002c8a:	9b06      	ldr	r3, [sp, #24]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	d0f3      	beq.n	8002c78 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c90:	f7fe fbf2 	bl	8001478 <HAL_GetTick>
 8002c94:	9b06      	ldr	r3, [sp, #24]
 8002c96:	1bc0      	subs	r0, r0, r7
 8002c98:	4298      	cmp	r0, r3
 8002c9a:	d801      	bhi.n	8002ca0 <UART_WaitOnFlagUntilTimeout+0x34>
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1ea      	bne.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	4908      	ldr	r1, [pc, #32]	; (8002cc4 <UART_WaitOnFlagUntilTimeout+0x58>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8002ca6:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ca8:	400a      	ands	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	31a3      	adds	r1, #163	; 0xa3
 8002cb0:	31ff      	adds	r1, #255	; 0xff
 8002cb2:	438a      	bics	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002cb6:	2320      	movs	r3, #32
 8002cb8:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002cba:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	3470      	adds	r4, #112	; 0x70
 8002cc0:	7023      	strb	r3, [r4, #0]
}
 8002cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cc4:	fffffe5f 	.word	0xfffffe5f

08002cc8 <HAL_UART_Transmit>:
{
 8002cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8002cce:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8002cd0:	0004      	movs	r4, r0
 8002cd2:	000d      	movs	r5, r1
 8002cd4:	0017      	movs	r7, r2
    return HAL_BUSY;
 8002cd6:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8002cd8:	2b20      	cmp	r3, #32
 8002cda:	d149      	bne.n	8002d70 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 8002cdc:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002cde:	2900      	cmp	r1, #0
 8002ce0:	d046      	beq.n	8002d70 <HAL_UART_Transmit+0xa8>
 8002ce2:	2a00      	cmp	r2, #0
 8002ce4:	d044      	beq.n	8002d70 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ce6:	2380      	movs	r3, #128	; 0x80
 8002ce8:	68a2      	ldr	r2, [r4, #8]
 8002cea:	015b      	lsls	r3, r3, #5
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d104      	bne.n	8002cfa <HAL_UART_Transmit+0x32>
 8002cf0:	6923      	ldr	r3, [r4, #16]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 8002cf6:	4201      	tst	r1, r0
 8002cf8:	d13a      	bne.n	8002d70 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 8002cfa:	0023      	movs	r3, r4
 8002cfc:	3370      	adds	r3, #112	; 0x70
 8002cfe:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002d00:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002d02:	2a01      	cmp	r2, #1
 8002d04:	d034      	beq.n	8002d70 <HAL_UART_Transmit+0xa8>
 8002d06:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d08:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 8002d0a:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d0c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d0e:	67e6      	str	r6, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d10:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 8002d12:	f7fe fbb1 	bl	8001478 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002d16:	0023      	movs	r3, r4
 8002d18:	3350      	adds	r3, #80	; 0x50
 8002d1a:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8002d1c:	3302      	adds	r3, #2
 8002d1e:	9303      	str	r3, [sp, #12]
 8002d20:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d22:	2380      	movs	r3, #128	; 0x80
 8002d24:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8002d26:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d28:	015b      	lsls	r3, r3, #5
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d104      	bne.n	8002d38 <HAL_UART_Transmit+0x70>
 8002d2e:	6923      	ldr	r3, [r4, #16]
 8002d30:	42b3      	cmp	r3, r6
 8002d32:	d101      	bne.n	8002d38 <HAL_UART_Transmit+0x70>
 8002d34:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8002d36:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8002d38:	0023      	movs	r3, r4
 8002d3a:	3352      	adds	r3, #82	; 0x52
 8002d3c:	881a      	ldrh	r2, [r3, #0]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d3e:	9b05      	ldr	r3, [sp, #20]
    while (huart->TxXferCount > 0U)
 8002d40:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	9b04      	ldr	r3, [sp, #16]
    while (huart->TxXferCount > 0U)
 8002d46:	2a00      	cmp	r2, #0
 8002d48:	d10a      	bne.n	8002d60 <HAL_UART_Transmit+0x98>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d4a:	2140      	movs	r1, #64	; 0x40
 8002d4c:	0020      	movs	r0, r4
 8002d4e:	f7ff ff8d 	bl	8002c6c <UART_WaitOnFlagUntilTimeout>
 8002d52:	2800      	cmp	r0, #0
 8002d54:	d10b      	bne.n	8002d6e <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_READY;
 8002d56:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002d58:	3470      	adds	r4, #112	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 8002d5a:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(huart);
 8002d5c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002d5e:	e007      	b.n	8002d70 <HAL_UART_Transmit+0xa8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d60:	2200      	movs	r2, #0
 8002d62:	2180      	movs	r1, #128	; 0x80
 8002d64:	0020      	movs	r0, r4
 8002d66:	f7ff ff81 	bl	8002c6c <UART_WaitOnFlagUntilTimeout>
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d002      	beq.n	8002d74 <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 8002d6e:	2003      	movs	r0, #3
}
 8002d70:	b007      	add	sp, #28
 8002d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d74:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002d76:	2d00      	cmp	r5, #0
 8002d78:	d10b      	bne.n	8002d92 <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d7a:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8002d7c:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d7e:	05db      	lsls	r3, r3, #23
 8002d80:	0ddb      	lsrs	r3, r3, #23
 8002d82:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002d84:	9b03      	ldr	r3, [sp, #12]
 8002d86:	9a03      	ldr	r2, [sp, #12]
 8002d88:	881b      	ldrh	r3, [r3, #0]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	8013      	strh	r3, [r2, #0]
 8002d90:	e7d2      	b.n	8002d38 <HAL_UART_Transmit+0x70>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d92:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8002d94:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d96:	6293      	str	r3, [r2, #40]	; 0x28
 8002d98:	e7f4      	b.n	8002d84 <HAL_UART_Transmit+0xbc>
	...

08002d9c <HAL_UART_Receive>:
{
 8002d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 8002da2:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8002da4:	0004      	movs	r4, r0
 8002da6:	000d      	movs	r5, r1
 8002da8:	0016      	movs	r6, r2
    return HAL_BUSY;
 8002daa:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d143      	bne.n	8002e38 <HAL_UART_Receive+0x9c>
      return  HAL_ERROR;
 8002db0:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002db2:	2900      	cmp	r1, #0
 8002db4:	d040      	beq.n	8002e38 <HAL_UART_Receive+0x9c>
 8002db6:	2a00      	cmp	r2, #0
 8002db8:	d03e      	beq.n	8002e38 <HAL_UART_Receive+0x9c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dba:	2380      	movs	r3, #128	; 0x80
 8002dbc:	68a2      	ldr	r2, [r4, #8]
 8002dbe:	015b      	lsls	r3, r3, #5
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d104      	bne.n	8002dce <HAL_UART_Receive+0x32>
 8002dc4:	6923      	ldr	r3, [r4, #16]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_UART_Receive+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 8002dca:	4201      	tst	r1, r0
 8002dcc:	d134      	bne.n	8002e38 <HAL_UART_Receive+0x9c>
    __HAL_LOCK(huart);
 8002dce:	0023      	movs	r3, r4
 8002dd0:	3370      	adds	r3, #112	; 0x70
 8002dd2:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002dd4:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002dd6:	2a01      	cmp	r2, #1
 8002dd8:	d02e      	beq.n	8002e38 <HAL_UART_Receive+0x9c>
 8002dda:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ddc:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8002dde:	701a      	strb	r2, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002de0:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002de2:	67e7      	str	r7, [r4, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002de4:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 8002de6:	f7fe fb47 	bl	8001478 <HAL_GetTick>
    huart->RxXferSize  = Size;
 8002dea:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8002dec:	2180      	movs	r1, #128	; 0x80
    huart->RxXferSize  = Size;
 8002dee:	3358      	adds	r3, #88	; 0x58
    UART_MASK_COMPUTATION(huart);
 8002df0:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize  = Size;
 8002df2:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 8002df4:	3302      	adds	r3, #2
 8002df6:	9303      	str	r3, [sp, #12]
 8002df8:	801e      	strh	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8002dfa:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 8002dfc:	0149      	lsls	r1, r1, #5
 8002dfe:	3302      	adds	r3, #2
 8002e00:	428a      	cmp	r2, r1
 8002e02:	d11d      	bne.n	8002e40 <HAL_UART_Receive+0xa4>
 8002e04:	6921      	ldr	r1, [r4, #16]
 8002e06:	42b9      	cmp	r1, r7
 8002e08:	d118      	bne.n	8002e3c <HAL_UART_Receive+0xa0>
 8002e0a:	4925      	ldr	r1, [pc, #148]	; (8002ea0 <HAL_UART_Receive+0x104>)
 8002e0c:	8019      	strh	r1, [r3, #0]
    uhMask = huart->Mask;
 8002e0e:	881f      	ldrh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e10:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 8002e12:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e14:	015b      	lsls	r3, r3, #5
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d104      	bne.n	8002e24 <HAL_UART_Receive+0x88>
 8002e1a:	6923      	ldr	r3, [r4, #16]
 8002e1c:	42b3      	cmp	r3, r6
 8002e1e:	d101      	bne.n	8002e24 <HAL_UART_Receive+0x88>
 8002e20:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8002e22:	001d      	movs	r5, r3
    while (huart->RxXferCount > 0U)
 8002e24:	0023      	movs	r3, r4
 8002e26:	335a      	adds	r3, #90	; 0x5a
 8002e28:	8818      	ldrh	r0, [r3, #0]
 8002e2a:	b280      	uxth	r0, r0
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	d119      	bne.n	8002e64 <HAL_UART_Receive+0xc8>
    huart->RxState = HAL_UART_STATE_READY;
 8002e30:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002e32:	3470      	adds	r4, #112	; 0x70
    huart->RxState = HAL_UART_STATE_READY;
 8002e34:	60a3      	str	r3, [r4, #8]
    __HAL_UNLOCK(huart);
 8002e36:	7020      	strb	r0, [r4, #0]
}
 8002e38:	b007      	add	sp, #28
 8002e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8002e3c:	21ff      	movs	r1, #255	; 0xff
 8002e3e:	e7e5      	b.n	8002e0c <HAL_UART_Receive+0x70>
 8002e40:	2a00      	cmp	r2, #0
 8002e42:	d104      	bne.n	8002e4e <HAL_UART_Receive+0xb2>
 8002e44:	6921      	ldr	r1, [r4, #16]
 8002e46:	2900      	cmp	r1, #0
 8002e48:	d0f8      	beq.n	8002e3c <HAL_UART_Receive+0xa0>
 8002e4a:	217f      	movs	r1, #127	; 0x7f
 8002e4c:	e7de      	b.n	8002e0c <HAL_UART_Receive+0x70>
 8002e4e:	2180      	movs	r1, #128	; 0x80
 8002e50:	0549      	lsls	r1, r1, #21
 8002e52:	428a      	cmp	r2, r1
 8002e54:	d104      	bne.n	8002e60 <HAL_UART_Receive+0xc4>
 8002e56:	6921      	ldr	r1, [r4, #16]
 8002e58:	2900      	cmp	r1, #0
 8002e5a:	d0f6      	beq.n	8002e4a <HAL_UART_Receive+0xae>
 8002e5c:	213f      	movs	r1, #63	; 0x3f
 8002e5e:	e7d5      	b.n	8002e0c <HAL_UART_Receive+0x70>
 8002e60:	801f      	strh	r7, [r3, #0]
 8002e62:	e7d4      	b.n	8002e0e <HAL_UART_Receive+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e64:	9b05      	ldr	r3, [sp, #20]
 8002e66:	2200      	movs	r2, #0
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	2120      	movs	r1, #32
 8002e6c:	9b04      	ldr	r3, [sp, #16]
 8002e6e:	0020      	movs	r0, r4
 8002e70:	f7ff fefc 	bl	8002c6c <UART_WaitOnFlagUntilTimeout>
 8002e74:	2800      	cmp	r0, #0
 8002e76:	d110      	bne.n	8002e9a <HAL_UART_Receive+0xfe>
 8002e78:	6823      	ldr	r3, [r4, #0]
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 8002e7e:	2d00      	cmp	r5, #0
 8002e80:	d108      	bne.n	8002e94 <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002e82:	8033      	strh	r3, [r6, #0]
        pdata16bits++;
 8002e84:	3602      	adds	r6, #2
      huart->RxXferCount--;
 8002e86:	9b03      	ldr	r3, [sp, #12]
 8002e88:	9a03      	ldr	r2, [sp, #12]
 8002e8a:	881b      	ldrh	r3, [r3, #0]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	8013      	strh	r3, [r2, #0]
 8002e92:	e7c7      	b.n	8002e24 <HAL_UART_Receive+0x88>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002e94:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 8002e96:	3501      	adds	r5, #1
 8002e98:	e7f5      	b.n	8002e86 <HAL_UART_Receive+0xea>
        return HAL_TIMEOUT;
 8002e9a:	2003      	movs	r0, #3
 8002e9c:	e7cc      	b.n	8002e38 <HAL_UART_Receive+0x9c>
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	000001ff 	.word	0x000001ff

08002ea4 <UART_CheckIdleState>:
{
 8002ea4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea6:	2600      	movs	r6, #0
{
 8002ea8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eaa:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002eac:	f7fe fae4 	bl	8001478 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002eb0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002eb2:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	071b      	lsls	r3, r3, #28
 8002eb8:	d415      	bmi.n	8002ee6 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002eba:	6823      	ldr	r3, [r4, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	075b      	lsls	r3, r3, #29
 8002ec0:	d50a      	bpl.n	8002ed8 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ec2:	2180      	movs	r1, #128	; 0x80
 8002ec4:	4b0e      	ldr	r3, [pc, #56]	; (8002f00 <UART_CheckIdleState+0x5c>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	03c9      	lsls	r1, r1, #15
 8002ecc:	002b      	movs	r3, r5
 8002ece:	0020      	movs	r0, r4
 8002ed0:	f7ff fecc 	bl	8002c6c <UART_WaitOnFlagUntilTimeout>
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	d111      	bne.n	8002efc <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8002ed8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002eda:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002edc:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002ede:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002ee0:	3470      	adds	r4, #112	; 0x70
 8002ee2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002ee4:	e00b      	b.n	8002efe <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ee6:	2180      	movs	r1, #128	; 0x80
 8002ee8:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <UART_CheckIdleState+0x5c>)
 8002eea:	0032      	movs	r2, r6
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	0389      	lsls	r1, r1, #14
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	0020      	movs	r0, r4
 8002ef4:	f7ff feba 	bl	8002c6c <UART_WaitOnFlagUntilTimeout>
 8002ef8:	2800      	cmp	r0, #0
 8002efa:	d0de      	beq.n	8002eba <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002efc:	2003      	movs	r0, #3
}
 8002efe:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8002f00:	01ffffff 	.word	0x01ffffff

08002f04 <HAL_UART_Init>:
{
 8002f04:	b510      	push	{r4, lr}
 8002f06:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002f08:	d101      	bne.n	8002f0e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8002f0a:	2001      	movs	r0, #1
}
 8002f0c:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f0e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d104      	bne.n	8002f1e <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8002f14:	0002      	movs	r2, r0
 8002f16:	3270      	adds	r2, #112	; 0x70
 8002f18:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002f1a:	f7fe f981 	bl	8001220 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002f1e:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002f20:	2101      	movs	r1, #1
 8002f22:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002f24:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002f26:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f28:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002f2a:	438b      	bics	r3, r1
 8002f2c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f2e:	f7ff fd1f 	bl	8002970 <UART_SetConfig>
 8002f32:	2801      	cmp	r0, #1
 8002f34:	d0e9      	beq.n	8002f0a <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d002      	beq.n	8002f42 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8002f3c:	0020      	movs	r0, r4
 8002f3e:	f7ff fe2d 	bl	8002b9c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f42:	6823      	ldr	r3, [r4, #0]
 8002f44:	4907      	ldr	r1, [pc, #28]	; (8002f64 <HAL_UART_Init+0x60>)
 8002f46:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8002f48:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f4a:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f4c:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	438a      	bics	r2, r1
 8002f54:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002f56:	2201      	movs	r2, #1
 8002f58:	6819      	ldr	r1, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002f5e:	f7ff ffa1 	bl	8002ea4 <UART_CheckIdleState>
 8002f62:	e7d3      	b.n	8002f0c <HAL_UART_Init+0x8>
 8002f64:	ffffb7ff 	.word	0xffffb7ff

08002f68 <__errno>:
 8002f68:	4b01      	ldr	r3, [pc, #4]	; (8002f70 <__errno+0x8>)
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	4770      	bx	lr
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	2000000c 	.word	0x2000000c

08002f74 <__libc_init_array>:
 8002f74:	b570      	push	{r4, r5, r6, lr}
 8002f76:	2600      	movs	r6, #0
 8002f78:	4d0c      	ldr	r5, [pc, #48]	; (8002fac <__libc_init_array+0x38>)
 8002f7a:	4c0d      	ldr	r4, [pc, #52]	; (8002fb0 <__libc_init_array+0x3c>)
 8002f7c:	1b64      	subs	r4, r4, r5
 8002f7e:	10a4      	asrs	r4, r4, #2
 8002f80:	42a6      	cmp	r6, r4
 8002f82:	d109      	bne.n	8002f98 <__libc_init_array+0x24>
 8002f84:	2600      	movs	r6, #0
 8002f86:	f001 fb39 	bl	80045fc <_init>
 8002f8a:	4d0a      	ldr	r5, [pc, #40]	; (8002fb4 <__libc_init_array+0x40>)
 8002f8c:	4c0a      	ldr	r4, [pc, #40]	; (8002fb8 <__libc_init_array+0x44>)
 8002f8e:	1b64      	subs	r4, r4, r5
 8002f90:	10a4      	asrs	r4, r4, #2
 8002f92:	42a6      	cmp	r6, r4
 8002f94:	d105      	bne.n	8002fa2 <__libc_init_array+0x2e>
 8002f96:	bd70      	pop	{r4, r5, r6, pc}
 8002f98:	00b3      	lsls	r3, r6, #2
 8002f9a:	58eb      	ldr	r3, [r5, r3]
 8002f9c:	4798      	blx	r3
 8002f9e:	3601      	adds	r6, #1
 8002fa0:	e7ee      	b.n	8002f80 <__libc_init_array+0xc>
 8002fa2:	00b3      	lsls	r3, r6, #2
 8002fa4:	58eb      	ldr	r3, [r5, r3]
 8002fa6:	4798      	blx	r3
 8002fa8:	3601      	adds	r6, #1
 8002faa:	e7f2      	b.n	8002f92 <__libc_init_array+0x1e>
 8002fac:	080048c0 	.word	0x080048c0
 8002fb0:	080048c0 	.word	0x080048c0
 8002fb4:	080048c0 	.word	0x080048c0
 8002fb8:	080048c4 	.word	0x080048c4

08002fbc <__itoa>:
 8002fbc:	1e93      	subs	r3, r2, #2
 8002fbe:	b510      	push	{r4, lr}
 8002fc0:	000c      	movs	r4, r1
 8002fc2:	2b22      	cmp	r3, #34	; 0x22
 8002fc4:	d904      	bls.n	8002fd0 <__itoa+0x14>
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	001c      	movs	r4, r3
 8002fca:	700b      	strb	r3, [r1, #0]
 8002fcc:	0020      	movs	r0, r4
 8002fce:	bd10      	pop	{r4, pc}
 8002fd0:	2a0a      	cmp	r2, #10
 8002fd2:	d109      	bne.n	8002fe8 <__itoa+0x2c>
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	da07      	bge.n	8002fe8 <__itoa+0x2c>
 8002fd8:	232d      	movs	r3, #45	; 0x2d
 8002fda:	700b      	strb	r3, [r1, #0]
 8002fdc:	2101      	movs	r1, #1
 8002fde:	4240      	negs	r0, r0
 8002fe0:	1861      	adds	r1, r4, r1
 8002fe2:	f000 fccb 	bl	800397c <__utoa>
 8002fe6:	e7f1      	b.n	8002fcc <__itoa+0x10>
 8002fe8:	2100      	movs	r1, #0
 8002fea:	e7f9      	b.n	8002fe0 <__itoa+0x24>

08002fec <itoa>:
 8002fec:	b510      	push	{r4, lr}
 8002fee:	f7ff ffe5 	bl	8002fbc <__itoa>
 8002ff2:	bd10      	pop	{r4, pc}

08002ff4 <localtime>:
 8002ff4:	4b07      	ldr	r3, [pc, #28]	; (8003014 <localtime+0x20>)
 8002ff6:	b570      	push	{r4, r5, r6, lr}
 8002ff8:	681c      	ldr	r4, [r3, #0]
 8002ffa:	0005      	movs	r5, r0
 8002ffc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d103      	bne.n	800300a <localtime+0x16>
 8003002:	2024      	movs	r0, #36	; 0x24
 8003004:	f000 f8fe 	bl	8003204 <malloc>
 8003008:	63e0      	str	r0, [r4, #60]	; 0x3c
 800300a:	0028      	movs	r0, r5
 800300c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800300e:	f000 f803 	bl	8003018 <localtime_r>
 8003012:	bd70      	pop	{r4, r5, r6, pc}
 8003014:	2000000c 	.word	0x2000000c

08003018 <localtime_r>:
 8003018:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800301a:	000c      	movs	r4, r1
 800301c:	0007      	movs	r7, r0
 800301e:	f000 fd21 	bl	8003a64 <__gettzinfo>
 8003022:	0021      	movs	r1, r4
 8003024:	0005      	movs	r5, r0
 8003026:	0038      	movs	r0, r7
 8003028:	f000 fd20 	bl	8003a6c <gmtime_r>
 800302c:	4a71      	ldr	r2, [pc, #452]	; (80031f4 <localtime_r+0x1dc>)
 800302e:	6943      	ldr	r3, [r0, #20]
 8003030:	0004      	movs	r4, r0
 8003032:	189e      	adds	r6, r3, r2
 8003034:	07b3      	lsls	r3, r6, #30
 8003036:	d106      	bne.n	8003046 <localtime_r+0x2e>
 8003038:	2164      	movs	r1, #100	; 0x64
 800303a:	0030      	movs	r0, r6
 800303c:	f7fd f9f0 	bl	8000420 <__aeabi_idivmod>
 8003040:	2301      	movs	r3, #1
 8003042:	2900      	cmp	r1, #0
 8003044:	d106      	bne.n	8003054 <localtime_r+0x3c>
 8003046:	21c8      	movs	r1, #200	; 0xc8
 8003048:	0030      	movs	r0, r6
 800304a:	0049      	lsls	r1, r1, #1
 800304c:	f7fd f9e8 	bl	8000420 <__aeabi_idivmod>
 8003050:	424b      	negs	r3, r1
 8003052:	414b      	adcs	r3, r1
 8003054:	2130      	movs	r1, #48	; 0x30
 8003056:	434b      	muls	r3, r1
 8003058:	4967      	ldr	r1, [pc, #412]	; (80031f8 <localtime_r+0x1e0>)
 800305a:	185b      	adds	r3, r3, r1
 800305c:	9301      	str	r3, [sp, #4]
 800305e:	f000 fb05 	bl	800366c <__tz_lock>
 8003062:	f000 fb05 	bl	8003670 <_tzset_unlocked>
 8003066:	4b65      	ldr	r3, [pc, #404]	; (80031fc <localtime_r+0x1e4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d025      	beq.n	80030ba <localtime_r+0xa2>
 800306e:	686b      	ldr	r3, [r5, #4]
 8003070:	42b3      	cmp	r3, r6
 8003072:	d10c      	bne.n	800308e <localtime_r+0x76>
 8003074:	cf06      	ldmia	r7!, {r1, r2}
 8003076:	682e      	ldr	r6, [r5, #0]
 8003078:	6a28      	ldr	r0, [r5, #32]
 800307a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800307c:	2e00      	cmp	r6, #0
 800307e:	d10e      	bne.n	800309e <localtime_r+0x86>
 8003080:	4293      	cmp	r3, r2
 8003082:	dc11      	bgt.n	80030a8 <localtime_r+0x90>
 8003084:	d101      	bne.n	800308a <localtime_r+0x72>
 8003086:	4288      	cmp	r0, r1
 8003088:	d80e      	bhi.n	80030a8 <localtime_r+0x90>
 800308a:	2301      	movs	r3, #1
 800308c:	e015      	b.n	80030ba <localtime_r+0xa2>
 800308e:	0030      	movs	r0, r6
 8003090:	f000 fa3c 	bl	800350c <__tzcalc_limits>
 8003094:	2800      	cmp	r0, #0
 8003096:	d1ed      	bne.n	8003074 <localtime_r+0x5c>
 8003098:	2301      	movs	r3, #1
 800309a:	425b      	negs	r3, r3
 800309c:	e00d      	b.n	80030ba <localtime_r+0xa2>
 800309e:	4293      	cmp	r3, r2
 80030a0:	dc0a      	bgt.n	80030b8 <localtime_r+0xa0>
 80030a2:	d101      	bne.n	80030a8 <localtime_r+0x90>
 80030a4:	4288      	cmp	r0, r1
 80030a6:	d807      	bhi.n	80030b8 <localtime_r+0xa0>
 80030a8:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80030aa:	2301      	movs	r3, #1
 80030ac:	4290      	cmp	r0, r2
 80030ae:	dc04      	bgt.n	80030ba <localtime_r+0xa2>
 80030b0:	d102      	bne.n	80030b8 <localtime_r+0xa0>
 80030b2:	6caa      	ldr	r2, [r5, #72]	; 0x48
 80030b4:	428a      	cmp	r2, r1
 80030b6:	d800      	bhi.n	80030ba <localtime_r+0xa2>
 80030b8:	2300      	movs	r3, #0
 80030ba:	6223      	str	r3, [r4, #32]
 80030bc:	6a23      	ldr	r3, [r4, #32]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d149      	bne.n	8003156 <localtime_r+0x13e>
 80030c2:	6d2f      	ldr	r7, [r5, #80]	; 0x50
 80030c4:	21e1      	movs	r1, #225	; 0xe1
 80030c6:	0038      	movs	r0, r7
 80030c8:	0109      	lsls	r1, r1, #4
 80030ca:	f7fd f9a9 	bl	8000420 <__aeabi_idivmod>
 80030ce:	000e      	movs	r6, r1
 80030d0:	213c      	movs	r1, #60	; 0x3c
 80030d2:	0030      	movs	r0, r6
 80030d4:	f7fd f9a4 	bl	8000420 <__aeabi_idivmod>
 80030d8:	6823      	ldr	r3, [r4, #0]
 80030da:	0030      	movs	r0, r6
 80030dc:	1a5d      	subs	r5, r3, r1
 80030de:	6025      	str	r5, [r4, #0]
 80030e0:	213c      	movs	r1, #60	; 0x3c
 80030e2:	f7fd f8b7 	bl	8000254 <__divsi3>
 80030e6:	21e1      	movs	r1, #225	; 0xe1
 80030e8:	6863      	ldr	r3, [r4, #4]
 80030ea:	0109      	lsls	r1, r1, #4
 80030ec:	1a1e      	subs	r6, r3, r0
 80030ee:	6066      	str	r6, [r4, #4]
 80030f0:	0038      	movs	r0, r7
 80030f2:	f7fd f8af 	bl	8000254 <__divsi3>
 80030f6:	68a3      	ldr	r3, [r4, #8]
 80030f8:	1a1b      	subs	r3, r3, r0
 80030fa:	60a3      	str	r3, [r4, #8]
 80030fc:	2d3b      	cmp	r5, #59	; 0x3b
 80030fe:	dd2c      	ble.n	800315a <localtime_r+0x142>
 8003100:	3601      	adds	r6, #1
 8003102:	6066      	str	r6, [r4, #4]
 8003104:	3d3c      	subs	r5, #60	; 0x3c
 8003106:	6025      	str	r5, [r4, #0]
 8003108:	6862      	ldr	r2, [r4, #4]
 800310a:	2a3b      	cmp	r2, #59	; 0x3b
 800310c:	dd2b      	ble.n	8003166 <localtime_r+0x14e>
 800310e:	3301      	adds	r3, #1
 8003110:	60a3      	str	r3, [r4, #8]
 8003112:	3a3c      	subs	r2, #60	; 0x3c
 8003114:	6062      	str	r2, [r4, #4]
 8003116:	68a2      	ldr	r2, [r4, #8]
 8003118:	2a17      	cmp	r2, #23
 800311a:	dd33      	ble.n	8003184 <localtime_r+0x16c>
 800311c:	69e3      	ldr	r3, [r4, #28]
 800311e:	3301      	adds	r3, #1
 8003120:	61e3      	str	r3, [r4, #28]
 8003122:	69a3      	ldr	r3, [r4, #24]
 8003124:	3301      	adds	r3, #1
 8003126:	2b06      	cmp	r3, #6
 8003128:	dc23      	bgt.n	8003172 <localtime_r+0x15a>
 800312a:	61a3      	str	r3, [r4, #24]
 800312c:	3a18      	subs	r2, #24
 800312e:	68e3      	ldr	r3, [r4, #12]
 8003130:	60a2      	str	r2, [r4, #8]
 8003132:	6922      	ldr	r2, [r4, #16]
 8003134:	3301      	adds	r3, #1
 8003136:	9801      	ldr	r0, [sp, #4]
 8003138:	60e3      	str	r3, [r4, #12]
 800313a:	0091      	lsls	r1, r2, #2
 800313c:	5809      	ldr	r1, [r1, r0]
 800313e:	428b      	cmp	r3, r1
 8003140:	dd05      	ble.n	800314e <localtime_r+0x136>
 8003142:	1a5b      	subs	r3, r3, r1
 8003144:	3201      	adds	r2, #1
 8003146:	60e3      	str	r3, [r4, #12]
 8003148:	2a0c      	cmp	r2, #12
 800314a:	d014      	beq.n	8003176 <localtime_r+0x15e>
 800314c:	6122      	str	r2, [r4, #16]
 800314e:	f000 fa8e 	bl	800366e <__tz_unlock>
 8003152:	0020      	movs	r0, r4
 8003154:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003156:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8003158:	e7b4      	b.n	80030c4 <localtime_r+0xac>
 800315a:	2d00      	cmp	r5, #0
 800315c:	dad4      	bge.n	8003108 <localtime_r+0xf0>
 800315e:	3e01      	subs	r6, #1
 8003160:	6066      	str	r6, [r4, #4]
 8003162:	353c      	adds	r5, #60	; 0x3c
 8003164:	e7cf      	b.n	8003106 <localtime_r+0xee>
 8003166:	2a00      	cmp	r2, #0
 8003168:	dad5      	bge.n	8003116 <localtime_r+0xfe>
 800316a:	3b01      	subs	r3, #1
 800316c:	60a3      	str	r3, [r4, #8]
 800316e:	323c      	adds	r2, #60	; 0x3c
 8003170:	e7d0      	b.n	8003114 <localtime_r+0xfc>
 8003172:	2300      	movs	r3, #0
 8003174:	e7d9      	b.n	800312a <localtime_r+0x112>
 8003176:	2200      	movs	r2, #0
 8003178:	6963      	ldr	r3, [r4, #20]
 800317a:	6122      	str	r2, [r4, #16]
 800317c:	3301      	adds	r3, #1
 800317e:	6163      	str	r3, [r4, #20]
 8003180:	61e2      	str	r2, [r4, #28]
 8003182:	e7e4      	b.n	800314e <localtime_r+0x136>
 8003184:	2a00      	cmp	r2, #0
 8003186:	dae2      	bge.n	800314e <localtime_r+0x136>
 8003188:	69e3      	ldr	r3, [r4, #28]
 800318a:	3b01      	subs	r3, #1
 800318c:	61e3      	str	r3, [r4, #28]
 800318e:	69a3      	ldr	r3, [r4, #24]
 8003190:	3b01      	subs	r3, #1
 8003192:	d411      	bmi.n	80031b8 <localtime_r+0x1a0>
 8003194:	61a3      	str	r3, [r4, #24]
 8003196:	68e3      	ldr	r3, [r4, #12]
 8003198:	3218      	adds	r2, #24
 800319a:	1e59      	subs	r1, r3, #1
 800319c:	60e1      	str	r1, [r4, #12]
 800319e:	60a2      	str	r2, [r4, #8]
 80031a0:	2900      	cmp	r1, #0
 80031a2:	d1d4      	bne.n	800314e <localtime_r+0x136>
 80031a4:	6923      	ldr	r3, [r4, #16]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	d408      	bmi.n	80031bc <localtime_r+0x1a4>
 80031aa:	6123      	str	r3, [r4, #16]
 80031ac:	6923      	ldr	r3, [r4, #16]
 80031ae:	9a01      	ldr	r2, [sp, #4]
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	589b      	ldr	r3, [r3, r2]
 80031b4:	60e3      	str	r3, [r4, #12]
 80031b6:	e7ca      	b.n	800314e <localtime_r+0x136>
 80031b8:	2306      	movs	r3, #6
 80031ba:	e7eb      	b.n	8003194 <localtime_r+0x17c>
 80031bc:	230b      	movs	r3, #11
 80031be:	6965      	ldr	r5, [r4, #20]
 80031c0:	4a0f      	ldr	r2, [pc, #60]	; (8003200 <localtime_r+0x1e8>)
 80031c2:	6123      	str	r3, [r4, #16]
 80031c4:	1e6b      	subs	r3, r5, #1
 80031c6:	6163      	str	r3, [r4, #20]
 80031c8:	18ad      	adds	r5, r5, r2
 80031ca:	079b      	lsls	r3, r3, #30
 80031cc:	d106      	bne.n	80031dc <localtime_r+0x1c4>
 80031ce:	2164      	movs	r1, #100	; 0x64
 80031d0:	0028      	movs	r0, r5
 80031d2:	f7fd f925 	bl	8000420 <__aeabi_idivmod>
 80031d6:	2301      	movs	r3, #1
 80031d8:	2900      	cmp	r1, #0
 80031da:	d106      	bne.n	80031ea <localtime_r+0x1d2>
 80031dc:	21c8      	movs	r1, #200	; 0xc8
 80031de:	0028      	movs	r0, r5
 80031e0:	0049      	lsls	r1, r1, #1
 80031e2:	f7fd f91d 	bl	8000420 <__aeabi_idivmod>
 80031e6:	424b      	negs	r3, r1
 80031e8:	414b      	adcs	r3, r1
 80031ea:	336d      	adds	r3, #109	; 0x6d
 80031ec:	33ff      	adds	r3, #255	; 0xff
 80031ee:	61e3      	str	r3, [r4, #28]
 80031f0:	e7dc      	b.n	80031ac <localtime_r+0x194>
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	0000076c 	.word	0x0000076c
 80031f8:	0800466c 	.word	0x0800466c
 80031fc:	20000294 	.word	0x20000294
 8003200:	0000076b 	.word	0x0000076b

08003204 <malloc>:
 8003204:	b510      	push	{r4, lr}
 8003206:	4b03      	ldr	r3, [pc, #12]	; (8003214 <malloc+0x10>)
 8003208:	0001      	movs	r1, r0
 800320a:	6818      	ldr	r0, [r3, #0]
 800320c:	f000 f860 	bl	80032d0 <_malloc_r>
 8003210:	bd10      	pop	{r4, pc}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	2000000c 	.word	0x2000000c

08003218 <free>:
 8003218:	b510      	push	{r4, lr}
 800321a:	4b03      	ldr	r3, [pc, #12]	; (8003228 <free+0x10>)
 800321c:	0001      	movs	r1, r0
 800321e:	6818      	ldr	r0, [r3, #0]
 8003220:	f000 f80c 	bl	800323c <_free_r>
 8003224:	bd10      	pop	{r4, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	2000000c 	.word	0x2000000c

0800322c <memset>:
 800322c:	0003      	movs	r3, r0
 800322e:	1812      	adds	r2, r2, r0
 8003230:	4293      	cmp	r3, r2
 8003232:	d100      	bne.n	8003236 <memset+0xa>
 8003234:	4770      	bx	lr
 8003236:	7019      	strb	r1, [r3, #0]
 8003238:	3301      	adds	r3, #1
 800323a:	e7f9      	b.n	8003230 <memset+0x4>

0800323c <_free_r>:
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	0005      	movs	r5, r0
 8003240:	2900      	cmp	r1, #0
 8003242:	d010      	beq.n	8003266 <_free_r+0x2a>
 8003244:	1f0c      	subs	r4, r1, #4
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	da00      	bge.n	800324e <_free_r+0x12>
 800324c:	18e4      	adds	r4, r4, r3
 800324e:	0028      	movs	r0, r5
 8003250:	f000 fd07 	bl	8003c62 <__malloc_lock>
 8003254:	4a1d      	ldr	r2, [pc, #116]	; (80032cc <_free_r+0x90>)
 8003256:	6813      	ldr	r3, [r2, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d105      	bne.n	8003268 <_free_r+0x2c>
 800325c:	6063      	str	r3, [r4, #4]
 800325e:	6014      	str	r4, [r2, #0]
 8003260:	0028      	movs	r0, r5
 8003262:	f000 fcff 	bl	8003c64 <__malloc_unlock>
 8003266:	bd70      	pop	{r4, r5, r6, pc}
 8003268:	42a3      	cmp	r3, r4
 800326a:	d909      	bls.n	8003280 <_free_r+0x44>
 800326c:	6821      	ldr	r1, [r4, #0]
 800326e:	1860      	adds	r0, r4, r1
 8003270:	4283      	cmp	r3, r0
 8003272:	d1f3      	bne.n	800325c <_free_r+0x20>
 8003274:	6818      	ldr	r0, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	1841      	adds	r1, r0, r1
 800327a:	6021      	str	r1, [r4, #0]
 800327c:	e7ee      	b.n	800325c <_free_r+0x20>
 800327e:	0013      	movs	r3, r2
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	2a00      	cmp	r2, #0
 8003284:	d001      	beq.n	800328a <_free_r+0x4e>
 8003286:	42a2      	cmp	r2, r4
 8003288:	d9f9      	bls.n	800327e <_free_r+0x42>
 800328a:	6819      	ldr	r1, [r3, #0]
 800328c:	1858      	adds	r0, r3, r1
 800328e:	42a0      	cmp	r0, r4
 8003290:	d10b      	bne.n	80032aa <_free_r+0x6e>
 8003292:	6820      	ldr	r0, [r4, #0]
 8003294:	1809      	adds	r1, r1, r0
 8003296:	1858      	adds	r0, r3, r1
 8003298:	6019      	str	r1, [r3, #0]
 800329a:	4282      	cmp	r2, r0
 800329c:	d1e0      	bne.n	8003260 <_free_r+0x24>
 800329e:	6810      	ldr	r0, [r2, #0]
 80032a0:	6852      	ldr	r2, [r2, #4]
 80032a2:	1841      	adds	r1, r0, r1
 80032a4:	6019      	str	r1, [r3, #0]
 80032a6:	605a      	str	r2, [r3, #4]
 80032a8:	e7da      	b.n	8003260 <_free_r+0x24>
 80032aa:	42a0      	cmp	r0, r4
 80032ac:	d902      	bls.n	80032b4 <_free_r+0x78>
 80032ae:	230c      	movs	r3, #12
 80032b0:	602b      	str	r3, [r5, #0]
 80032b2:	e7d5      	b.n	8003260 <_free_r+0x24>
 80032b4:	6821      	ldr	r1, [r4, #0]
 80032b6:	1860      	adds	r0, r4, r1
 80032b8:	4282      	cmp	r2, r0
 80032ba:	d103      	bne.n	80032c4 <_free_r+0x88>
 80032bc:	6810      	ldr	r0, [r2, #0]
 80032be:	6852      	ldr	r2, [r2, #4]
 80032c0:	1841      	adds	r1, r0, r1
 80032c2:	6021      	str	r1, [r4, #0]
 80032c4:	6062      	str	r2, [r4, #4]
 80032c6:	605c      	str	r4, [r3, #4]
 80032c8:	e7ca      	b.n	8003260 <_free_r+0x24>
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	20000270 	.word	0x20000270

080032d0 <_malloc_r>:
 80032d0:	2303      	movs	r3, #3
 80032d2:	b570      	push	{r4, r5, r6, lr}
 80032d4:	1ccd      	adds	r5, r1, #3
 80032d6:	439d      	bics	r5, r3
 80032d8:	3508      	adds	r5, #8
 80032da:	0006      	movs	r6, r0
 80032dc:	2d0c      	cmp	r5, #12
 80032de:	d21e      	bcs.n	800331e <_malloc_r+0x4e>
 80032e0:	250c      	movs	r5, #12
 80032e2:	42a9      	cmp	r1, r5
 80032e4:	d81d      	bhi.n	8003322 <_malloc_r+0x52>
 80032e6:	0030      	movs	r0, r6
 80032e8:	f000 fcbb 	bl	8003c62 <__malloc_lock>
 80032ec:	4a25      	ldr	r2, [pc, #148]	; (8003384 <_malloc_r+0xb4>)
 80032ee:	6814      	ldr	r4, [r2, #0]
 80032f0:	0021      	movs	r1, r4
 80032f2:	2900      	cmp	r1, #0
 80032f4:	d119      	bne.n	800332a <_malloc_r+0x5a>
 80032f6:	4c24      	ldr	r4, [pc, #144]	; (8003388 <_malloc_r+0xb8>)
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d103      	bne.n	8003306 <_malloc_r+0x36>
 80032fe:	0030      	movs	r0, r6
 8003300:	f000 f844 	bl	800338c <_sbrk_r>
 8003304:	6020      	str	r0, [r4, #0]
 8003306:	0029      	movs	r1, r5
 8003308:	0030      	movs	r0, r6
 800330a:	f000 f83f 	bl	800338c <_sbrk_r>
 800330e:	1c43      	adds	r3, r0, #1
 8003310:	d12b      	bne.n	800336a <_malloc_r+0x9a>
 8003312:	230c      	movs	r3, #12
 8003314:	0030      	movs	r0, r6
 8003316:	6033      	str	r3, [r6, #0]
 8003318:	f000 fca4 	bl	8003c64 <__malloc_unlock>
 800331c:	e003      	b.n	8003326 <_malloc_r+0x56>
 800331e:	2d00      	cmp	r5, #0
 8003320:	dadf      	bge.n	80032e2 <_malloc_r+0x12>
 8003322:	230c      	movs	r3, #12
 8003324:	6033      	str	r3, [r6, #0]
 8003326:	2000      	movs	r0, #0
 8003328:	bd70      	pop	{r4, r5, r6, pc}
 800332a:	680b      	ldr	r3, [r1, #0]
 800332c:	1b5b      	subs	r3, r3, r5
 800332e:	d419      	bmi.n	8003364 <_malloc_r+0x94>
 8003330:	2b0b      	cmp	r3, #11
 8003332:	d903      	bls.n	800333c <_malloc_r+0x6c>
 8003334:	600b      	str	r3, [r1, #0]
 8003336:	18cc      	adds	r4, r1, r3
 8003338:	6025      	str	r5, [r4, #0]
 800333a:	e003      	b.n	8003344 <_malloc_r+0x74>
 800333c:	684b      	ldr	r3, [r1, #4]
 800333e:	428c      	cmp	r4, r1
 8003340:	d10d      	bne.n	800335e <_malloc_r+0x8e>
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	0030      	movs	r0, r6
 8003346:	f000 fc8d 	bl	8003c64 <__malloc_unlock>
 800334a:	0020      	movs	r0, r4
 800334c:	2207      	movs	r2, #7
 800334e:	300b      	adds	r0, #11
 8003350:	1d23      	adds	r3, r4, #4
 8003352:	4390      	bics	r0, r2
 8003354:	1ac3      	subs	r3, r0, r3
 8003356:	d0e7      	beq.n	8003328 <_malloc_r+0x58>
 8003358:	425a      	negs	r2, r3
 800335a:	50e2      	str	r2, [r4, r3]
 800335c:	e7e4      	b.n	8003328 <_malloc_r+0x58>
 800335e:	6063      	str	r3, [r4, #4]
 8003360:	000c      	movs	r4, r1
 8003362:	e7ef      	b.n	8003344 <_malloc_r+0x74>
 8003364:	000c      	movs	r4, r1
 8003366:	6849      	ldr	r1, [r1, #4]
 8003368:	e7c3      	b.n	80032f2 <_malloc_r+0x22>
 800336a:	2303      	movs	r3, #3
 800336c:	1cc4      	adds	r4, r0, #3
 800336e:	439c      	bics	r4, r3
 8003370:	42a0      	cmp	r0, r4
 8003372:	d0e1      	beq.n	8003338 <_malloc_r+0x68>
 8003374:	1a21      	subs	r1, r4, r0
 8003376:	0030      	movs	r0, r6
 8003378:	f000 f808 	bl	800338c <_sbrk_r>
 800337c:	1c43      	adds	r3, r0, #1
 800337e:	d1db      	bne.n	8003338 <_malloc_r+0x68>
 8003380:	e7c7      	b.n	8003312 <_malloc_r+0x42>
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	20000270 	.word	0x20000270
 8003388:	20000274 	.word	0x20000274

0800338c <_sbrk_r>:
 800338c:	2300      	movs	r3, #0
 800338e:	b570      	push	{r4, r5, r6, lr}
 8003390:	4c06      	ldr	r4, [pc, #24]	; (80033ac <_sbrk_r+0x20>)
 8003392:	0005      	movs	r5, r0
 8003394:	0008      	movs	r0, r1
 8003396:	6023      	str	r3, [r4, #0]
 8003398:	f7fd ffb0 	bl	80012fc <_sbrk>
 800339c:	1c43      	adds	r3, r0, #1
 800339e:	d103      	bne.n	80033a8 <_sbrk_r+0x1c>
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d000      	beq.n	80033a8 <_sbrk_r+0x1c>
 80033a6:	602b      	str	r3, [r5, #0]
 80033a8:	bd70      	pop	{r4, r5, r6, pc}
 80033aa:	46c0      	nop			; (mov r8, r8)
 80033ac:	2000045c 	.word	0x2000045c

080033b0 <strcpy>:
 80033b0:	0003      	movs	r3, r0
 80033b2:	780a      	ldrb	r2, [r1, #0]
 80033b4:	3101      	adds	r1, #1
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	3301      	adds	r3, #1
 80033ba:	2a00      	cmp	r2, #0
 80033bc:	d1f9      	bne.n	80033b2 <strcpy+0x2>
 80033be:	4770      	bx	lr

080033c0 <_strtol_l.isra.0>:
 80033c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033c2:	001f      	movs	r7, r3
 80033c4:	000e      	movs	r6, r1
 80033c6:	b087      	sub	sp, #28
 80033c8:	9005      	str	r0, [sp, #20]
 80033ca:	9101      	str	r1, [sp, #4]
 80033cc:	9202      	str	r2, [sp, #8]
 80033ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 80033d0:	7834      	ldrb	r4, [r6, #0]
 80033d2:	f000 fc19 	bl	8003c08 <__locale_ctype_ptr_l>
 80033d6:	2208      	movs	r2, #8
 80033d8:	1900      	adds	r0, r0, r4
 80033da:	7843      	ldrb	r3, [r0, #1]
 80033dc:	1c75      	adds	r5, r6, #1
 80033de:	4013      	ands	r3, r2
 80033e0:	d136      	bne.n	8003450 <_strtol_l.isra.0+0x90>
 80033e2:	2c2d      	cmp	r4, #45	; 0x2d
 80033e4:	d136      	bne.n	8003454 <_strtol_l.isra.0+0x94>
 80033e6:	1cb5      	adds	r5, r6, #2
 80033e8:	7874      	ldrb	r4, [r6, #1]
 80033ea:	2601      	movs	r6, #1
 80033ec:	2f00      	cmp	r7, #0
 80033ee:	d062      	beq.n	80034b6 <_strtol_l.isra.0+0xf6>
 80033f0:	2f10      	cmp	r7, #16
 80033f2:	d109      	bne.n	8003408 <_strtol_l.isra.0+0x48>
 80033f4:	2c30      	cmp	r4, #48	; 0x30
 80033f6:	d107      	bne.n	8003408 <_strtol_l.isra.0+0x48>
 80033f8:	2220      	movs	r2, #32
 80033fa:	782b      	ldrb	r3, [r5, #0]
 80033fc:	4393      	bics	r3, r2
 80033fe:	2b58      	cmp	r3, #88	; 0x58
 8003400:	d154      	bne.n	80034ac <_strtol_l.isra.0+0xec>
 8003402:	2710      	movs	r7, #16
 8003404:	786c      	ldrb	r4, [r5, #1]
 8003406:	3502      	adds	r5, #2
 8003408:	4b2d      	ldr	r3, [pc, #180]	; (80034c0 <_strtol_l.isra.0+0x100>)
 800340a:	0039      	movs	r1, r7
 800340c:	18f3      	adds	r3, r6, r3
 800340e:	0018      	movs	r0, r3
 8003410:	9303      	str	r3, [sp, #12]
 8003412:	f7fc ff1b 	bl	800024c <__aeabi_uidivmod>
 8003416:	9104      	str	r1, [sp, #16]
 8003418:	2101      	movs	r1, #1
 800341a:	2300      	movs	r3, #0
 800341c:	4249      	negs	r1, r1
 800341e:	0002      	movs	r2, r0
 8003420:	468c      	mov	ip, r1
 8003422:	0018      	movs	r0, r3
 8003424:	0021      	movs	r1, r4
 8003426:	3930      	subs	r1, #48	; 0x30
 8003428:	2909      	cmp	r1, #9
 800342a:	d81a      	bhi.n	8003462 <_strtol_l.isra.0+0xa2>
 800342c:	000c      	movs	r4, r1
 800342e:	42a7      	cmp	r7, r4
 8003430:	dd23      	ble.n	800347a <_strtol_l.isra.0+0xba>
 8003432:	1c59      	adds	r1, r3, #1
 8003434:	d009      	beq.n	800344a <_strtol_l.isra.0+0x8a>
 8003436:	4663      	mov	r3, ip
 8003438:	4282      	cmp	r2, r0
 800343a:	d306      	bcc.n	800344a <_strtol_l.isra.0+0x8a>
 800343c:	d102      	bne.n	8003444 <_strtol_l.isra.0+0x84>
 800343e:	9904      	ldr	r1, [sp, #16]
 8003440:	42a1      	cmp	r1, r4
 8003442:	db02      	blt.n	800344a <_strtol_l.isra.0+0x8a>
 8003444:	2301      	movs	r3, #1
 8003446:	4378      	muls	r0, r7
 8003448:	1820      	adds	r0, r4, r0
 800344a:	782c      	ldrb	r4, [r5, #0]
 800344c:	3501      	adds	r5, #1
 800344e:	e7e9      	b.n	8003424 <_strtol_l.isra.0+0x64>
 8003450:	002e      	movs	r6, r5
 8003452:	e7bc      	b.n	80033ce <_strtol_l.isra.0+0xe>
 8003454:	2c2b      	cmp	r4, #43	; 0x2b
 8003456:	d001      	beq.n	800345c <_strtol_l.isra.0+0x9c>
 8003458:	001e      	movs	r6, r3
 800345a:	e7c7      	b.n	80033ec <_strtol_l.isra.0+0x2c>
 800345c:	1cb5      	adds	r5, r6, #2
 800345e:	7874      	ldrb	r4, [r6, #1]
 8003460:	e7fa      	b.n	8003458 <_strtol_l.isra.0+0x98>
 8003462:	0021      	movs	r1, r4
 8003464:	3941      	subs	r1, #65	; 0x41
 8003466:	2919      	cmp	r1, #25
 8003468:	d801      	bhi.n	800346e <_strtol_l.isra.0+0xae>
 800346a:	3c37      	subs	r4, #55	; 0x37
 800346c:	e7df      	b.n	800342e <_strtol_l.isra.0+0x6e>
 800346e:	0021      	movs	r1, r4
 8003470:	3961      	subs	r1, #97	; 0x61
 8003472:	2919      	cmp	r1, #25
 8003474:	d801      	bhi.n	800347a <_strtol_l.isra.0+0xba>
 8003476:	3c57      	subs	r4, #87	; 0x57
 8003478:	e7d9      	b.n	800342e <_strtol_l.isra.0+0x6e>
 800347a:	1c5a      	adds	r2, r3, #1
 800347c:	d108      	bne.n	8003490 <_strtol_l.isra.0+0xd0>
 800347e:	9a05      	ldr	r2, [sp, #20]
 8003480:	3323      	adds	r3, #35	; 0x23
 8003482:	6013      	str	r3, [r2, #0]
 8003484:	9b02      	ldr	r3, [sp, #8]
 8003486:	9803      	ldr	r0, [sp, #12]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d109      	bne.n	80034a0 <_strtol_l.isra.0+0xe0>
 800348c:	b007      	add	sp, #28
 800348e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003490:	2e00      	cmp	r6, #0
 8003492:	d000      	beq.n	8003496 <_strtol_l.isra.0+0xd6>
 8003494:	4240      	negs	r0, r0
 8003496:	9a02      	ldr	r2, [sp, #8]
 8003498:	2a00      	cmp	r2, #0
 800349a:	d0f7      	beq.n	800348c <_strtol_l.isra.0+0xcc>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <_strtol_l.isra.0+0xe4>
 80034a0:	1e6b      	subs	r3, r5, #1
 80034a2:	9301      	str	r3, [sp, #4]
 80034a4:	9b02      	ldr	r3, [sp, #8]
 80034a6:	9a01      	ldr	r2, [sp, #4]
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	e7ef      	b.n	800348c <_strtol_l.isra.0+0xcc>
 80034ac:	2430      	movs	r4, #48	; 0x30
 80034ae:	2f00      	cmp	r7, #0
 80034b0:	d1aa      	bne.n	8003408 <_strtol_l.isra.0+0x48>
 80034b2:	2708      	movs	r7, #8
 80034b4:	e7a8      	b.n	8003408 <_strtol_l.isra.0+0x48>
 80034b6:	2c30      	cmp	r4, #48	; 0x30
 80034b8:	d09e      	beq.n	80033f8 <_strtol_l.isra.0+0x38>
 80034ba:	270a      	movs	r7, #10
 80034bc:	e7a4      	b.n	8003408 <_strtol_l.isra.0+0x48>
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	7fffffff 	.word	0x7fffffff

080034c4 <_strtol_r>:
 80034c4:	b513      	push	{r0, r1, r4, lr}
 80034c6:	4c05      	ldr	r4, [pc, #20]	; (80034dc <_strtol_r+0x18>)
 80034c8:	6824      	ldr	r4, [r4, #0]
 80034ca:	6a24      	ldr	r4, [r4, #32]
 80034cc:	2c00      	cmp	r4, #0
 80034ce:	d100      	bne.n	80034d2 <_strtol_r+0xe>
 80034d0:	4c03      	ldr	r4, [pc, #12]	; (80034e0 <_strtol_r+0x1c>)
 80034d2:	9400      	str	r4, [sp, #0]
 80034d4:	f7ff ff74 	bl	80033c0 <_strtol_l.isra.0>
 80034d8:	bd16      	pop	{r1, r2, r4, pc}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	2000000c 	.word	0x2000000c
 80034e0:	200000d0 	.word	0x200000d0

080034e4 <strtol>:
 80034e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80034e6:	0013      	movs	r3, r2
 80034e8:	4a06      	ldr	r2, [pc, #24]	; (8003504 <strtol+0x20>)
 80034ea:	0005      	movs	r5, r0
 80034ec:	6810      	ldr	r0, [r2, #0]
 80034ee:	6a04      	ldr	r4, [r0, #32]
 80034f0:	2c00      	cmp	r4, #0
 80034f2:	d100      	bne.n	80034f6 <strtol+0x12>
 80034f4:	4c04      	ldr	r4, [pc, #16]	; (8003508 <strtol+0x24>)
 80034f6:	000a      	movs	r2, r1
 80034f8:	9400      	str	r4, [sp, #0]
 80034fa:	0029      	movs	r1, r5
 80034fc:	f7ff ff60 	bl	80033c0 <_strtol_l.isra.0>
 8003500:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	2000000c 	.word	0x2000000c
 8003508:	200000d0 	.word	0x200000d0

0800350c <__tzcalc_limits>:
 800350c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800350e:	b089      	sub	sp, #36	; 0x24
 8003510:	0004      	movs	r4, r0
 8003512:	f000 faa7 	bl	8003a64 <__gettzinfo>
 8003516:	4b4e      	ldr	r3, [pc, #312]	; (8003650 <__tzcalc_limits+0x144>)
 8003518:	0006      	movs	r6, r0
 800351a:	2000      	movs	r0, #0
 800351c:	429c      	cmp	r4, r3
 800351e:	dd5f      	ble.n	80035e0 <__tzcalc_limits+0xd4>
 8003520:	256e      	movs	r5, #110	; 0x6e
 8003522:	2164      	movs	r1, #100	; 0x64
 8003524:	4b4b      	ldr	r3, [pc, #300]	; (8003654 <__tzcalc_limits+0x148>)
 8003526:	35ff      	adds	r5, #255	; 0xff
 8003528:	18e0      	adds	r0, r4, r3
 800352a:	4345      	muls	r5, r0
 800352c:	4b4a      	ldr	r3, [pc, #296]	; (8003658 <__tzcalc_limits+0x14c>)
 800352e:	6074      	str	r4, [r6, #4]
 8003530:	18e0      	adds	r0, r4, r3
 8003532:	4b4a      	ldr	r3, [pc, #296]	; (800365c <__tzcalc_limits+0x150>)
 8003534:	1080      	asrs	r0, r0, #2
 8003536:	182d      	adds	r5, r5, r0
 8003538:	4249      	negs	r1, r1
 800353a:	18e0      	adds	r0, r4, r3
 800353c:	f7fc fe8a 	bl	8000254 <__divsi3>
 8003540:	21c8      	movs	r1, #200	; 0xc8
 8003542:	4b47      	ldr	r3, [pc, #284]	; (8003660 <__tzcalc_limits+0x154>)
 8003544:	182d      	adds	r5, r5, r0
 8003546:	0049      	lsls	r1, r1, #1
 8003548:	18e0      	adds	r0, r4, r3
 800354a:	f7fc fe83 	bl	8000254 <__divsi3>
 800354e:	2164      	movs	r1, #100	; 0x64
 8003550:	182b      	adds	r3, r5, r0
 8003552:	0020      	movs	r0, r4
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	f7fc ff63 	bl	8000420 <__aeabi_idivmod>
 800355a:	9101      	str	r1, [sp, #4]
 800355c:	21c8      	movs	r1, #200	; 0xc8
 800355e:	0020      	movs	r0, r4
 8003560:	0049      	lsls	r1, r1, #1
 8003562:	f7fc ff5d 	bl	8000420 <__aeabi_idivmod>
 8003566:	000a      	movs	r2, r1
 8003568:	4253      	negs	r3, r2
 800356a:	415a      	adcs	r2, r3
 800356c:	0033      	movs	r3, r6
 800356e:	3358      	adds	r3, #88	; 0x58
 8003570:	9307      	str	r3, [sp, #28]
 8003572:	2303      	movs	r3, #3
 8003574:	0035      	movs	r5, r6
 8003576:	401c      	ands	r4, r3
 8003578:	9102      	str	r1, [sp, #8]
 800357a:	9204      	str	r2, [sp, #16]
 800357c:	3508      	adds	r5, #8
 800357e:	9405      	str	r4, [sp, #20]
 8003580:	782b      	ldrb	r3, [r5, #0]
 8003582:	68ef      	ldr	r7, [r5, #12]
 8003584:	2b4a      	cmp	r3, #74	; 0x4a
 8003586:	d12d      	bne.n	80035e4 <__tzcalc_limits+0xd8>
 8003588:	9b00      	ldr	r3, [sp, #0]
 800358a:	19dc      	adds	r4, r3, r7
 800358c:	9b05      	ldr	r3, [sp, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d102      	bne.n	8003598 <__tzcalc_limits+0x8c>
 8003592:	9b01      	ldr	r3, [sp, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d103      	bne.n	80035a0 <__tzcalc_limits+0x94>
 8003598:	2100      	movs	r1, #0
 800359a:	9b02      	ldr	r3, [sp, #8]
 800359c:	428b      	cmp	r3, r1
 800359e:	d103      	bne.n	80035a8 <__tzcalc_limits+0x9c>
 80035a0:	2101      	movs	r1, #1
 80035a2:	2f3b      	cmp	r7, #59	; 0x3b
 80035a4:	dc00      	bgt.n	80035a8 <__tzcalc_limits+0x9c>
 80035a6:	2100      	movs	r1, #0
 80035a8:	1864      	adds	r4, r4, r1
 80035aa:	3c01      	subs	r4, #1
 80035ac:	492d      	ldr	r1, [pc, #180]	; (8003664 <__tzcalc_limits+0x158>)
 80035ae:	692b      	ldr	r3, [r5, #16]
 80035b0:	434c      	muls	r4, r1
 80035b2:	18e4      	adds	r4, r4, r3
 80035b4:	6a2b      	ldr	r3, [r5, #32]
 80035b6:	18e4      	adds	r4, r4, r3
 80035b8:	61ac      	str	r4, [r5, #24]
 80035ba:	9b07      	ldr	r3, [sp, #28]
 80035bc:	17e4      	asrs	r4, r4, #31
 80035be:	61ec      	str	r4, [r5, #28]
 80035c0:	3528      	adds	r5, #40	; 0x28
 80035c2:	42ab      	cmp	r3, r5
 80035c4:	d1dc      	bne.n	8003580 <__tzcalc_limits+0x74>
 80035c6:	6cf1      	ldr	r1, [r6, #76]	; 0x4c
 80035c8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80035ca:	2301      	movs	r3, #1
 80035cc:	4291      	cmp	r1, r2
 80035ce:	dc05      	bgt.n	80035dc <__tzcalc_limits+0xd0>
 80035d0:	d103      	bne.n	80035da <__tzcalc_limits+0xce>
 80035d2:	6cb2      	ldr	r2, [r6, #72]	; 0x48
 80035d4:	6a31      	ldr	r1, [r6, #32]
 80035d6:	428a      	cmp	r2, r1
 80035d8:	d800      	bhi.n	80035dc <__tzcalc_limits+0xd0>
 80035da:	2300      	movs	r3, #0
 80035dc:	2001      	movs	r0, #1
 80035de:	6033      	str	r3, [r6, #0]
 80035e0:	b009      	add	sp, #36	; 0x24
 80035e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035e4:	2b44      	cmp	r3, #68	; 0x44
 80035e6:	d102      	bne.n	80035ee <__tzcalc_limits+0xe2>
 80035e8:	9b00      	ldr	r3, [sp, #0]
 80035ea:	19dc      	adds	r4, r3, r7
 80035ec:	e7de      	b.n	80035ac <__tzcalc_limits+0xa0>
 80035ee:	9b05      	ldr	r3, [sp, #20]
 80035f0:	9a04      	ldr	r2, [sp, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d103      	bne.n	80035fe <__tzcalc_limits+0xf2>
 80035f6:	9b01      	ldr	r3, [sp, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d000      	beq.n	80035fe <__tzcalc_limits+0xf2>
 80035fc:	2201      	movs	r2, #1
 80035fe:	2330      	movs	r3, #48	; 0x30
 8003600:	4353      	muls	r3, r2
 8003602:	9306      	str	r3, [sp, #24]
 8003604:	4b18      	ldr	r3, [pc, #96]	; (8003668 <__tzcalc_limits+0x15c>)
 8003606:	2100      	movs	r1, #0
 8003608:	469c      	mov	ip, r3
 800360a:	6868      	ldr	r0, [r5, #4]
 800360c:	9c00      	ldr	r4, [sp, #0]
 800360e:	9a06      	ldr	r2, [sp, #24]
 8003610:	3101      	adds	r1, #1
 8003612:	008b      	lsls	r3, r1, #2
 8003614:	189b      	adds	r3, r3, r2
 8003616:	4662      	mov	r2, ip
 8003618:	3b04      	subs	r3, #4
 800361a:	58d3      	ldr	r3, [r2, r3]
 800361c:	9303      	str	r3, [sp, #12]
 800361e:	4288      	cmp	r0, r1
 8003620:	dc10      	bgt.n	8003644 <__tzcalc_limits+0x138>
 8003622:	1d20      	adds	r0, r4, #4
 8003624:	2107      	movs	r1, #7
 8003626:	f7fc fefb 	bl	8000420 <__aeabi_idivmod>
 800362a:	1a79      	subs	r1, r7, r1
 800362c:	d500      	bpl.n	8003630 <__tzcalc_limits+0x124>
 800362e:	3107      	adds	r1, #7
 8003630:	68ab      	ldr	r3, [r5, #8]
 8003632:	1e5a      	subs	r2, r3, #1
 8003634:	2307      	movs	r3, #7
 8003636:	4353      	muls	r3, r2
 8003638:	1859      	adds	r1, r3, r1
 800363a:	9b03      	ldr	r3, [sp, #12]
 800363c:	4299      	cmp	r1, r3
 800363e:	da04      	bge.n	800364a <__tzcalc_limits+0x13e>
 8003640:	1864      	adds	r4, r4, r1
 8003642:	e7b3      	b.n	80035ac <__tzcalc_limits+0xa0>
 8003644:	9b03      	ldr	r3, [sp, #12]
 8003646:	18e4      	adds	r4, r4, r3
 8003648:	e7e1      	b.n	800360e <__tzcalc_limits+0x102>
 800364a:	3907      	subs	r1, #7
 800364c:	e7f5      	b.n	800363a <__tzcalc_limits+0x12e>
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	000007b1 	.word	0x000007b1
 8003654:	fffff84e 	.word	0xfffff84e
 8003658:	fffff84f 	.word	0xfffff84f
 800365c:	fffff893 	.word	0xfffff893
 8003660:	fffff9bf 	.word	0xfffff9bf
 8003664:	00015180 	.word	0x00015180
 8003668:	0800466c 	.word	0x0800466c

0800366c <__tz_lock>:
 800366c:	4770      	bx	lr

0800366e <__tz_unlock>:
 800366e:	4770      	bx	lr

08003670 <_tzset_unlocked>:
 8003670:	b510      	push	{r4, lr}
 8003672:	4b02      	ldr	r3, [pc, #8]	; (800367c <_tzset_unlocked+0xc>)
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	f000 f803 	bl	8003680 <_tzset_unlocked_r>
 800367a:	bd10      	pop	{r4, pc}
 800367c:	2000000c 	.word	0x2000000c

08003680 <_tzset_unlocked_r>:
 8003680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003682:	b08d      	sub	sp, #52	; 0x34
 8003684:	0007      	movs	r7, r0
 8003686:	f000 f9ed 	bl	8003a64 <__gettzinfo>
 800368a:	49af      	ldr	r1, [pc, #700]	; (8003948 <_tzset_unlocked_r+0x2c8>)
 800368c:	0006      	movs	r6, r0
 800368e:	0038      	movs	r0, r7
 8003690:	f000 f9e2 	bl	8003a58 <_getenv_r>
 8003694:	4dad      	ldr	r5, [pc, #692]	; (800394c <_tzset_unlocked_r+0x2cc>)
 8003696:	1e04      	subs	r4, r0, #0
 8003698:	d10d      	bne.n	80036b6 <_tzset_unlocked_r+0x36>
 800369a:	4bad      	ldr	r3, [pc, #692]	; (8003950 <_tzset_unlocked_r+0x2d0>)
 800369c:	4aad      	ldr	r2, [pc, #692]	; (8003954 <_tzset_unlocked_r+0x2d4>)
 800369e:	6018      	str	r0, [r3, #0]
 80036a0:	4bad      	ldr	r3, [pc, #692]	; (8003958 <_tzset_unlocked_r+0x2d8>)
 80036a2:	6018      	str	r0, [r3, #0]
 80036a4:	4bad      	ldr	r3, [pc, #692]	; (800395c <_tzset_unlocked_r+0x2dc>)
 80036a6:	6828      	ldr	r0, [r5, #0]
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	605a      	str	r2, [r3, #4]
 80036ac:	f7ff fdb4 	bl	8003218 <free>
 80036b0:	602c      	str	r4, [r5, #0]
 80036b2:	b00d      	add	sp, #52	; 0x34
 80036b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036b6:	6829      	ldr	r1, [r5, #0]
 80036b8:	2900      	cmp	r1, #0
 80036ba:	d159      	bne.n	8003770 <_tzset_unlocked_r+0xf0>
 80036bc:	6828      	ldr	r0, [r5, #0]
 80036be:	f7ff fdab 	bl	8003218 <free>
 80036c2:	0020      	movs	r0, r4
 80036c4:	f7fc fd20 	bl	8000108 <strlen>
 80036c8:	1c41      	adds	r1, r0, #1
 80036ca:	0038      	movs	r0, r7
 80036cc:	f7ff fe00 	bl	80032d0 <_malloc_r>
 80036d0:	6028      	str	r0, [r5, #0]
 80036d2:	2800      	cmp	r0, #0
 80036d4:	d151      	bne.n	800377a <_tzset_unlocked_r+0xfa>
 80036d6:	7823      	ldrb	r3, [r4, #0]
 80036d8:	49a1      	ldr	r1, [pc, #644]	; (8003960 <_tzset_unlocked_r+0x2e0>)
 80036da:	3b3a      	subs	r3, #58	; 0x3a
 80036dc:	425a      	negs	r2, r3
 80036de:	4153      	adcs	r3, r2
 80036e0:	18e4      	adds	r4, r4, r3
 80036e2:	4aa0      	ldr	r2, [pc, #640]	; (8003964 <_tzset_unlocked_r+0x2e4>)
 80036e4:	ab0a      	add	r3, sp, #40	; 0x28
 80036e6:	0020      	movs	r0, r4
 80036e8:	f000 fabe 	bl	8003c68 <siscanf>
 80036ec:	2800      	cmp	r0, #0
 80036ee:	dde0      	ble.n	80036b2 <_tzset_unlocked_r+0x32>
 80036f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036f2:	18e4      	adds	r4, r4, r3
 80036f4:	7823      	ldrb	r3, [r4, #0]
 80036f6:	2b2d      	cmp	r3, #45	; 0x2d
 80036f8:	d143      	bne.n	8003782 <_tzset_unlocked_r+0x102>
 80036fa:	3b2e      	subs	r3, #46	; 0x2e
 80036fc:	3401      	adds	r4, #1
 80036fe:	9304      	str	r3, [sp, #16]
 8003700:	2716      	movs	r7, #22
 8003702:	ab02      	add	r3, sp, #8
 8003704:	18ff      	adds	r7, r7, r3
 8003706:	2300      	movs	r3, #0
 8003708:	ad08      	add	r5, sp, #32
 800370a:	803b      	strh	r3, [r7, #0]
 800370c:	802b      	strh	r3, [r5, #0]
 800370e:	ab0a      	add	r3, sp, #40	; 0x28
 8003710:	9303      	str	r3, [sp, #12]
 8003712:	9502      	str	r5, [sp, #8]
 8003714:	9301      	str	r3, [sp, #4]
 8003716:	9700      	str	r7, [sp, #0]
 8003718:	aa07      	add	r2, sp, #28
 800371a:	4993      	ldr	r1, [pc, #588]	; (8003968 <_tzset_unlocked_r+0x2e8>)
 800371c:	0020      	movs	r0, r4
 800371e:	f000 faa3 	bl	8003c68 <siscanf>
 8003722:	2800      	cmp	r0, #0
 8003724:	ddc5      	ble.n	80036b2 <_tzset_unlocked_r+0x32>
 8003726:	233c      	movs	r3, #60	; 0x3c
 8003728:	883a      	ldrh	r2, [r7, #0]
 800372a:	4f90      	ldr	r7, [pc, #576]	; (800396c <_tzset_unlocked_r+0x2ec>)
 800372c:	4353      	muls	r3, r2
 800372e:	882a      	ldrh	r2, [r5, #0]
 8003730:	4d8a      	ldr	r5, [pc, #552]	; (800395c <_tzset_unlocked_r+0x2dc>)
 8003732:	189b      	adds	r3, r3, r2
 8003734:	aa02      	add	r2, sp, #8
 8003736:	8a91      	ldrh	r1, [r2, #20]
 8003738:	22e1      	movs	r2, #225	; 0xe1
 800373a:	0112      	lsls	r2, r2, #4
 800373c:	434a      	muls	r2, r1
 800373e:	189b      	adds	r3, r3, r2
 8003740:	9a04      	ldr	r2, [sp, #16]
 8003742:	4987      	ldr	r1, [pc, #540]	; (8003960 <_tzset_unlocked_r+0x2e0>)
 8003744:	435a      	muls	r2, r3
 8003746:	4b87      	ldr	r3, [pc, #540]	; (8003964 <_tzset_unlocked_r+0x2e4>)
 8003748:	62b2      	str	r2, [r6, #40]	; 0x28
 800374a:	602b      	str	r3, [r5, #0]
 800374c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800374e:	003a      	movs	r2, r7
 8003750:	18e4      	adds	r4, r4, r3
 8003752:	0020      	movs	r0, r4
 8003754:	ab0a      	add	r3, sp, #40	; 0x28
 8003756:	f000 fa87 	bl	8003c68 <siscanf>
 800375a:	2800      	cmp	r0, #0
 800375c:	dc18      	bgt.n	8003790 <_tzset_unlocked_r+0x110>
 800375e:	682b      	ldr	r3, [r5, #0]
 8003760:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8003762:	606b      	str	r3, [r5, #4]
 8003764:	4b7a      	ldr	r3, [pc, #488]	; (8003950 <_tzset_unlocked_r+0x2d0>)
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	2200      	movs	r2, #0
 800376a:	4b7b      	ldr	r3, [pc, #492]	; (8003958 <_tzset_unlocked_r+0x2d8>)
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	e7a0      	b.n	80036b2 <_tzset_unlocked_r+0x32>
 8003770:	f7fc fcd1 	bl	8000116 <strcmp>
 8003774:	2800      	cmp	r0, #0
 8003776:	d09c      	beq.n	80036b2 <_tzset_unlocked_r+0x32>
 8003778:	e7a0      	b.n	80036bc <_tzset_unlocked_r+0x3c>
 800377a:	0021      	movs	r1, r4
 800377c:	f7ff fe18 	bl	80033b0 <strcpy>
 8003780:	e7a9      	b.n	80036d6 <_tzset_unlocked_r+0x56>
 8003782:	2201      	movs	r2, #1
 8003784:	3b2b      	subs	r3, #43	; 0x2b
 8003786:	9204      	str	r2, [sp, #16]
 8003788:	425a      	negs	r2, r3
 800378a:	4153      	adcs	r3, r2
 800378c:	18e4      	adds	r4, r4, r3
 800378e:	e7b7      	b.n	8003700 <_tzset_unlocked_r+0x80>
 8003790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003792:	606f      	str	r7, [r5, #4]
 8003794:	18e4      	adds	r4, r4, r3
 8003796:	7823      	ldrb	r3, [r4, #0]
 8003798:	2b2d      	cmp	r3, #45	; 0x2d
 800379a:	d000      	beq.n	800379e <_tzset_unlocked_r+0x11e>
 800379c:	e08d      	b.n	80038ba <_tzset_unlocked_r+0x23a>
 800379e:	3b2e      	subs	r3, #46	; 0x2e
 80037a0:	3401      	adds	r4, #1
 80037a2:	9304      	str	r3, [sp, #16]
 80037a4:	2716      	movs	r7, #22
 80037a6:	2300      	movs	r3, #0
 80037a8:	aa02      	add	r2, sp, #8
 80037aa:	18bf      	adds	r7, r7, r2
 80037ac:	ad07      	add	r5, sp, #28
 80037ae:	8313      	strh	r3, [r2, #24]
 80037b0:	802b      	strh	r3, [r5, #0]
 80037b2:	803b      	strh	r3, [r7, #0]
 80037b4:	aa08      	add	r2, sp, #32
 80037b6:	930a      	str	r3, [sp, #40]	; 0x28
 80037b8:	ab0a      	add	r3, sp, #40	; 0x28
 80037ba:	9202      	str	r2, [sp, #8]
 80037bc:	9303      	str	r3, [sp, #12]
 80037be:	9301      	str	r3, [sp, #4]
 80037c0:	9700      	str	r7, [sp, #0]
 80037c2:	002a      	movs	r2, r5
 80037c4:	4968      	ldr	r1, [pc, #416]	; (8003968 <_tzset_unlocked_r+0x2e8>)
 80037c6:	0020      	movs	r0, r4
 80037c8:	f000 fa4e 	bl	8003c68 <siscanf>
 80037cc:	2800      	cmp	r0, #0
 80037ce:	dd00      	ble.n	80037d2 <_tzset_unlocked_r+0x152>
 80037d0:	e07a      	b.n	80038c8 <_tzset_unlocked_r+0x248>
 80037d2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80037d4:	4a66      	ldr	r2, [pc, #408]	; (8003970 <_tzset_unlocked_r+0x2f0>)
 80037d6:	189b      	adds	r3, r3, r2
 80037d8:	6533      	str	r3, [r6, #80]	; 0x50
 80037da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037dc:	0037      	movs	r7, r6
 80037de:	18e4      	adds	r4, r4, r3
 80037e0:	2300      	movs	r3, #0
 80037e2:	3708      	adds	r7, #8
 80037e4:	9304      	str	r3, [sp, #16]
 80037e6:	7823      	ldrb	r3, [r4, #0]
 80037e8:	3b2c      	subs	r3, #44	; 0x2c
 80037ea:	425a      	negs	r2, r3
 80037ec:	4153      	adcs	r3, r2
 80037ee:	18e4      	adds	r4, r4, r3
 80037f0:	7825      	ldrb	r5, [r4, #0]
 80037f2:	2d4d      	cmp	r5, #77	; 0x4d
 80037f4:	d000      	beq.n	80037f8 <_tzset_unlocked_r+0x178>
 80037f6:	e078      	b.n	80038ea <_tzset_unlocked_r+0x26a>
 80037f8:	221e      	movs	r2, #30
 80037fa:	a902      	add	r1, sp, #8
 80037fc:	1852      	adds	r2, r2, r1
 80037fe:	9202      	str	r2, [sp, #8]
 8003800:	aa09      	add	r2, sp, #36	; 0x24
 8003802:	9200      	str	r2, [sp, #0]
 8003804:	221a      	movs	r2, #26
 8003806:	ab0a      	add	r3, sp, #40	; 0x28
 8003808:	1852      	adds	r2, r2, r1
 800380a:	9303      	str	r3, [sp, #12]
 800380c:	9301      	str	r3, [sp, #4]
 800380e:	4959      	ldr	r1, [pc, #356]	; (8003974 <_tzset_unlocked_r+0x2f4>)
 8003810:	0020      	movs	r0, r4
 8003812:	f000 fa29 	bl	8003c68 <siscanf>
 8003816:	2803      	cmp	r0, #3
 8003818:	d000      	beq.n	800381c <_tzset_unlocked_r+0x19c>
 800381a:	e74a      	b.n	80036b2 <_tzset_unlocked_r+0x32>
 800381c:	ab02      	add	r3, sp, #8
 800381e:	8b59      	ldrh	r1, [r3, #26]
 8003820:	1e4b      	subs	r3, r1, #1
 8003822:	2b0b      	cmp	r3, #11
 8003824:	d900      	bls.n	8003828 <_tzset_unlocked_r+0x1a8>
 8003826:	e744      	b.n	80036b2 <_tzset_unlocked_r+0x32>
 8003828:	ab02      	add	r3, sp, #8
 800382a:	8b9a      	ldrh	r2, [r3, #28]
 800382c:	1e53      	subs	r3, r2, #1
 800382e:	2b04      	cmp	r3, #4
 8003830:	d900      	bls.n	8003834 <_tzset_unlocked_r+0x1b4>
 8003832:	e73e      	b.n	80036b2 <_tzset_unlocked_r+0x32>
 8003834:	ab02      	add	r3, sp, #8
 8003836:	8bdb      	ldrh	r3, [r3, #30]
 8003838:	2b06      	cmp	r3, #6
 800383a:	d900      	bls.n	800383e <_tzset_unlocked_r+0x1be>
 800383c:	e739      	b.n	80036b2 <_tzset_unlocked_r+0x32>
 800383e:	703d      	strb	r5, [r7, #0]
 8003840:	6079      	str	r1, [r7, #4]
 8003842:	60ba      	str	r2, [r7, #8]
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003848:	18e5      	adds	r5, r4, r3
 800384a:	2302      	movs	r3, #2
 800384c:	aa07      	add	r2, sp, #28
 800384e:	8013      	strh	r3, [r2, #0]
 8003850:	2300      	movs	r3, #0
 8003852:	a902      	add	r1, sp, #8
 8003854:	ac08      	add	r4, sp, #32
 8003856:	82cb      	strh	r3, [r1, #22]
 8003858:	8023      	strh	r3, [r4, #0]
 800385a:	930a      	str	r3, [sp, #40]	; 0x28
 800385c:	782b      	ldrb	r3, [r5, #0]
 800385e:	2b2f      	cmp	r3, #47	; 0x2f
 8003860:	d10b      	bne.n	800387a <_tzset_unlocked_r+0x1fa>
 8003862:	2116      	movs	r1, #22
 8003864:	a802      	add	r0, sp, #8
 8003866:	1809      	adds	r1, r1, r0
 8003868:	ab0a      	add	r3, sp, #40	; 0x28
 800386a:	9100      	str	r1, [sp, #0]
 800386c:	9303      	str	r3, [sp, #12]
 800386e:	9402      	str	r4, [sp, #8]
 8003870:	9301      	str	r3, [sp, #4]
 8003872:	4941      	ldr	r1, [pc, #260]	; (8003978 <_tzset_unlocked_r+0x2f8>)
 8003874:	0028      	movs	r0, r5
 8003876:	f000 f9f7 	bl	8003c68 <siscanf>
 800387a:	ab02      	add	r3, sp, #8
 800387c:	8ada      	ldrh	r2, [r3, #22]
 800387e:	233c      	movs	r3, #60	; 0x3c
 8003880:	4353      	muls	r3, r2
 8003882:	8822      	ldrh	r2, [r4, #0]
 8003884:	189b      	adds	r3, r3, r2
 8003886:	aa07      	add	r2, sp, #28
 8003888:	8811      	ldrh	r1, [r2, #0]
 800388a:	22e1      	movs	r2, #225	; 0xe1
 800388c:	0112      	lsls	r2, r2, #4
 800388e:	434a      	muls	r2, r1
 8003890:	189b      	adds	r3, r3, r2
 8003892:	613b      	str	r3, [r7, #16]
 8003894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003896:	3728      	adds	r7, #40	; 0x28
 8003898:	18ec      	adds	r4, r5, r3
 800389a:	9b04      	ldr	r3, [sp, #16]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d122      	bne.n	80038e6 <_tzset_unlocked_r+0x266>
 80038a0:	6870      	ldr	r0, [r6, #4]
 80038a2:	f7ff fe33 	bl	800350c <__tzcalc_limits>
 80038a6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80038a8:	4b29      	ldr	r3, [pc, #164]	; (8003950 <_tzset_unlocked_r+0x2d0>)
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80038ae:	1a9b      	subs	r3, r3, r2
 80038b0:	1e5a      	subs	r2, r3, #1
 80038b2:	4193      	sbcs	r3, r2
 80038b4:	4a28      	ldr	r2, [pc, #160]	; (8003958 <_tzset_unlocked_r+0x2d8>)
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	e6fb      	b.n	80036b2 <_tzset_unlocked_r+0x32>
 80038ba:	2201      	movs	r2, #1
 80038bc:	3b2b      	subs	r3, #43	; 0x2b
 80038be:	9204      	str	r2, [sp, #16]
 80038c0:	425a      	negs	r2, r3
 80038c2:	4153      	adcs	r3, r2
 80038c4:	18e4      	adds	r4, r4, r3
 80038c6:	e76d      	b.n	80037a4 <_tzset_unlocked_r+0x124>
 80038c8:	233c      	movs	r3, #60	; 0x3c
 80038ca:	883a      	ldrh	r2, [r7, #0]
 80038cc:	8829      	ldrh	r1, [r5, #0]
 80038ce:	4353      	muls	r3, r2
 80038d0:	aa02      	add	r2, sp, #8
 80038d2:	8b12      	ldrh	r2, [r2, #24]
 80038d4:	189b      	adds	r3, r3, r2
 80038d6:	22e1      	movs	r2, #225	; 0xe1
 80038d8:	0112      	lsls	r2, r2, #4
 80038da:	434a      	muls	r2, r1
 80038dc:	189b      	adds	r3, r3, r2
 80038de:	9a04      	ldr	r2, [sp, #16]
 80038e0:	435a      	muls	r2, r3
 80038e2:	0013      	movs	r3, r2
 80038e4:	e778      	b.n	80037d8 <_tzset_unlocked_r+0x158>
 80038e6:	2301      	movs	r3, #1
 80038e8:	e77c      	b.n	80037e4 <_tzset_unlocked_r+0x164>
 80038ea:	2344      	movs	r3, #68	; 0x44
 80038ec:	9305      	str	r3, [sp, #20]
 80038ee:	2d4a      	cmp	r5, #74	; 0x4a
 80038f0:	d101      	bne.n	80038f6 <_tzset_unlocked_r+0x276>
 80038f2:	3401      	adds	r4, #1
 80038f4:	9505      	str	r5, [sp, #20]
 80038f6:	220a      	movs	r2, #10
 80038f8:	a90b      	add	r1, sp, #44	; 0x2c
 80038fa:	0020      	movs	r0, r4
 80038fc:	f000 fa82 	bl	8003e04 <strtoul>
 8003900:	231e      	movs	r3, #30
 8003902:	aa02      	add	r2, sp, #8
 8003904:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003906:	189b      	adds	r3, r3, r2
 8003908:	8018      	strh	r0, [r3, #0]
 800390a:	42a5      	cmp	r5, r4
 800390c:	d116      	bne.n	800393c <_tzset_unlocked_r+0x2bc>
 800390e:	9b04      	ldr	r3, [sp, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d108      	bne.n	8003926 <_tzset_unlocked_r+0x2a6>
 8003914:	334d      	adds	r3, #77	; 0x4d
 8003916:	7233      	strb	r3, [r6, #8]
 8003918:	2303      	movs	r3, #3
 800391a:	60f3      	str	r3, [r6, #12]
 800391c:	3b01      	subs	r3, #1
 800391e:	6133      	str	r3, [r6, #16]
 8003920:	9b04      	ldr	r3, [sp, #16]
 8003922:	6173      	str	r3, [r6, #20]
 8003924:	e791      	b.n	800384a <_tzset_unlocked_r+0x1ca>
 8003926:	0033      	movs	r3, r6
 8003928:	224d      	movs	r2, #77	; 0x4d
 800392a:	3330      	adds	r3, #48	; 0x30
 800392c:	701a      	strb	r2, [r3, #0]
 800392e:	230b      	movs	r3, #11
 8003930:	6373      	str	r3, [r6, #52]	; 0x34
 8003932:	3b0a      	subs	r3, #10
 8003934:	63b3      	str	r3, [r6, #56]	; 0x38
 8003936:	2300      	movs	r3, #0
 8003938:	63f3      	str	r3, [r6, #60]	; 0x3c
 800393a:	e786      	b.n	800384a <_tzset_unlocked_r+0x1ca>
 800393c:	9b05      	ldr	r3, [sp, #20]
 800393e:	b280      	uxth	r0, r0
 8003940:	703b      	strb	r3, [r7, #0]
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	e781      	b.n	800384a <_tzset_unlocked_r+0x1ca>
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	080046cc 	.word	0x080046cc
 800394c:	20000290 	.word	0x20000290
 8003950:	20000298 	.word	0x20000298
 8003954:	080046cf 	.word	0x080046cf
 8003958:	20000294 	.word	0x20000294
 800395c:	20000070 	.word	0x20000070
 8003960:	080046d3 	.word	0x080046d3
 8003964:	20000283 	.word	0x20000283
 8003968:	080046f6 	.word	0x080046f6
 800396c:	20000278 	.word	0x20000278
 8003970:	fffff1f0 	.word	0xfffff1f0
 8003974:	080046e2 	.word	0x080046e2
 8003978:	080046f5 	.word	0x080046f5

0800397c <__utoa>:
 800397c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800397e:	0017      	movs	r7, r2
 8003980:	b08d      	sub	sp, #52	; 0x34
 8003982:	2225      	movs	r2, #37	; 0x25
 8003984:	0006      	movs	r6, r0
 8003986:	000d      	movs	r5, r1
 8003988:	a802      	add	r0, sp, #8
 800398a:	4914      	ldr	r1, [pc, #80]	; (80039dc <__utoa+0x60>)
 800398c:	f000 f960 	bl	8003c50 <memcpy>
 8003990:	aa02      	add	r2, sp, #8
 8003992:	1ebb      	subs	r3, r7, #2
 8003994:	2400      	movs	r4, #0
 8003996:	9201      	str	r2, [sp, #4]
 8003998:	2b22      	cmp	r3, #34	; 0x22
 800399a:	d905      	bls.n	80039a8 <__utoa+0x2c>
 800399c:	702c      	strb	r4, [r5, #0]
 800399e:	0025      	movs	r5, r4
 80039a0:	0028      	movs	r0, r5
 80039a2:	b00d      	add	sp, #52	; 0x34
 80039a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039a6:	0014      	movs	r4, r2
 80039a8:	0030      	movs	r0, r6
 80039aa:	0039      	movs	r1, r7
 80039ac:	f7fc fc4e 	bl	800024c <__aeabi_uidivmod>
 80039b0:	4684      	mov	ip, r0
 80039b2:	9801      	ldr	r0, [sp, #4]
 80039b4:	1c62      	adds	r2, r4, #1
 80039b6:	18ab      	adds	r3, r5, r2
 80039b8:	5c41      	ldrb	r1, [r0, r1]
 80039ba:	1e5e      	subs	r6, r3, #1
 80039bc:	7031      	strb	r1, [r6, #0]
 80039be:	4666      	mov	r6, ip
 80039c0:	2e00      	cmp	r6, #0
 80039c2:	d1f0      	bne.n	80039a6 <__utoa+0x2a>
 80039c4:	701e      	strb	r6, [r3, #0]
 80039c6:	002b      	movs	r3, r5
 80039c8:	1b5a      	subs	r2, r3, r5
 80039ca:	4294      	cmp	r4, r2
 80039cc:	dde8      	ble.n	80039a0 <__utoa+0x24>
 80039ce:	781a      	ldrb	r2, [r3, #0]
 80039d0:	5d29      	ldrb	r1, [r5, r4]
 80039d2:	7019      	strb	r1, [r3, #0]
 80039d4:	552a      	strb	r2, [r5, r4]
 80039d6:	3301      	adds	r3, #1
 80039d8:	3c01      	subs	r4, #1
 80039da:	e7f5      	b.n	80039c8 <__utoa+0x4c>
 80039dc:	08004708 	.word	0x08004708

080039e0 <_findenv_r>:
 80039e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039e2:	000e      	movs	r6, r1
 80039e4:	b085      	sub	sp, #20
 80039e6:	0007      	movs	r7, r0
 80039e8:	9203      	str	r2, [sp, #12]
 80039ea:	f000 fa2b 	bl	8003e44 <__env_lock>
 80039ee:	4c19      	ldr	r4, [pc, #100]	; (8003a54 <_findenv_r+0x74>)
 80039f0:	0033      	movs	r3, r6
 80039f2:	6825      	ldr	r5, [r4, #0]
 80039f4:	2d00      	cmp	r5, #0
 80039f6:	d106      	bne.n	8003a06 <_findenv_r+0x26>
 80039f8:	0038      	movs	r0, r7
 80039fa:	f000 fa24 	bl	8003e46 <__env_unlock>
 80039fe:	2000      	movs	r0, #0
 8003a00:	b005      	add	sp, #20
 8003a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a04:	3301      	adds	r3, #1
 8003a06:	781a      	ldrb	r2, [r3, #0]
 8003a08:	2a00      	cmp	r2, #0
 8003a0a:	d01f      	beq.n	8003a4c <_findenv_r+0x6c>
 8003a0c:	2a3d      	cmp	r2, #61	; 0x3d
 8003a0e:	d1f9      	bne.n	8003a04 <_findenv_r+0x24>
 8003a10:	e7f2      	b.n	80039f8 <_findenv_r+0x18>
 8003a12:	3504      	adds	r5, #4
 8003a14:	6828      	ldr	r0, [r5, #0]
 8003a16:	2800      	cmp	r0, #0
 8003a18:	d0ee      	beq.n	80039f8 <_findenv_r+0x18>
 8003a1a:	9a01      	ldr	r2, [sp, #4]
 8003a1c:	0031      	movs	r1, r6
 8003a1e:	f000 f94d 	bl	8003cbc <strncmp>
 8003a22:	2800      	cmp	r0, #0
 8003a24:	d1f5      	bne.n	8003a12 <_findenv_r+0x32>
 8003a26:	9a01      	ldr	r2, [sp, #4]
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	4694      	mov	ip, r2
 8003a2c:	4463      	add	r3, ip
 8003a2e:	9302      	str	r3, [sp, #8]
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b3d      	cmp	r3, #61	; 0x3d
 8003a34:	d1ed      	bne.n	8003a12 <_findenv_r+0x32>
 8003a36:	6823      	ldr	r3, [r4, #0]
 8003a38:	0038      	movs	r0, r7
 8003a3a:	1aed      	subs	r5, r5, r3
 8003a3c:	9b03      	ldr	r3, [sp, #12]
 8003a3e:	10ad      	asrs	r5, r5, #2
 8003a40:	601d      	str	r5, [r3, #0]
 8003a42:	f000 fa00 	bl	8003e46 <__env_unlock>
 8003a46:	9802      	ldr	r0, [sp, #8]
 8003a48:	3001      	adds	r0, #1
 8003a4a:	e7d9      	b.n	8003a00 <_findenv_r+0x20>
 8003a4c:	1b9b      	subs	r3, r3, r6
 8003a4e:	9301      	str	r3, [sp, #4]
 8003a50:	e7e0      	b.n	8003a14 <_findenv_r+0x34>
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	20000004 	.word	0x20000004

08003a58 <_getenv_r>:
 8003a58:	b507      	push	{r0, r1, r2, lr}
 8003a5a:	aa01      	add	r2, sp, #4
 8003a5c:	f7ff ffc0 	bl	80039e0 <_findenv_r>
 8003a60:	bd0e      	pop	{r1, r2, r3, pc}
	...

08003a64 <__gettzinfo>:
 8003a64:	4800      	ldr	r0, [pc, #0]	; (8003a68 <__gettzinfo+0x4>)
 8003a66:	4770      	bx	lr
 8003a68:	20000078 	.word	0x20000078

08003a6c <gmtime_r>:
 8003a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a6e:	6806      	ldr	r6, [r0, #0]
 8003a70:	6847      	ldr	r7, [r0, #4]
 8003a72:	b085      	sub	sp, #20
 8003a74:	4a59      	ldr	r2, [pc, #356]	; (8003bdc <gmtime_r+0x170>)
 8003a76:	2300      	movs	r3, #0
 8003a78:	0030      	movs	r0, r6
 8003a7a:	000c      	movs	r4, r1
 8003a7c:	0039      	movs	r1, r7
 8003a7e:	f7fc fcd5 	bl	800042c <__aeabi_ldivmod>
 8003a82:	4a57      	ldr	r2, [pc, #348]	; (8003be0 <gmtime_r+0x174>)
 8003a84:	9001      	str	r0, [sp, #4]
 8003a86:	1885      	adds	r5, r0, r2
 8003a88:	2300      	movs	r3, #0
 8003a8a:	0030      	movs	r0, r6
 8003a8c:	4a53      	ldr	r2, [pc, #332]	; (8003bdc <gmtime_r+0x170>)
 8003a8e:	0039      	movs	r1, r7
 8003a90:	f7fc fccc 	bl	800042c <__aeabi_ldivmod>
 8003a94:	1e16      	subs	r6, r2, #0
 8003a96:	da06      	bge.n	8003aa6 <gmtime_r+0x3a>
 8003a98:	4a52      	ldr	r2, [pc, #328]	; (8003be4 <gmtime_r+0x178>)
 8003a9a:	4b50      	ldr	r3, [pc, #320]	; (8003bdc <gmtime_r+0x170>)
 8003a9c:	4694      	mov	ip, r2
 8003a9e:	18f6      	adds	r6, r6, r3
 8003aa0:	9b01      	ldr	r3, [sp, #4]
 8003aa2:	4463      	add	r3, ip
 8003aa4:	001d      	movs	r5, r3
 8003aa6:	21e1      	movs	r1, #225	; 0xe1
 8003aa8:	0030      	movs	r0, r6
 8003aaa:	0109      	lsls	r1, r1, #4
 8003aac:	f7fc fbd2 	bl	8000254 <__divsi3>
 8003ab0:	21e1      	movs	r1, #225	; 0xe1
 8003ab2:	60a0      	str	r0, [r4, #8]
 8003ab4:	0109      	lsls	r1, r1, #4
 8003ab6:	0030      	movs	r0, r6
 8003ab8:	f7fc fcb2 	bl	8000420 <__aeabi_idivmod>
 8003abc:	000e      	movs	r6, r1
 8003abe:	213c      	movs	r1, #60	; 0x3c
 8003ac0:	0030      	movs	r0, r6
 8003ac2:	f7fc fbc7 	bl	8000254 <__divsi3>
 8003ac6:	213c      	movs	r1, #60	; 0x3c
 8003ac8:	6060      	str	r0, [r4, #4]
 8003aca:	0030      	movs	r0, r6
 8003acc:	f7fc fca8 	bl	8000420 <__aeabi_idivmod>
 8003ad0:	1ce8      	adds	r0, r5, #3
 8003ad2:	6021      	str	r1, [r4, #0]
 8003ad4:	2107      	movs	r1, #7
 8003ad6:	f7fc fca3 	bl	8000420 <__aeabi_idivmod>
 8003ada:	2900      	cmp	r1, #0
 8003adc:	da00      	bge.n	8003ae0 <gmtime_r+0x74>
 8003ade:	3107      	adds	r1, #7
 8003ae0:	61a1      	str	r1, [r4, #24]
 8003ae2:	1e28      	subs	r0, r5, #0
 8003ae4:	4940      	ldr	r1, [pc, #256]	; (8003be8 <gmtime_r+0x17c>)
 8003ae6:	da01      	bge.n	8003aec <gmtime_r+0x80>
 8003ae8:	4b40      	ldr	r3, [pc, #256]	; (8003bec <gmtime_r+0x180>)
 8003aea:	18e8      	adds	r0, r5, r3
 8003aec:	f7fc fbb2 	bl	8000254 <__divsi3>
 8003af0:	0007      	movs	r7, r0
 8003af2:	483f      	ldr	r0, [pc, #252]	; (8003bf0 <gmtime_r+0x184>)
 8003af4:	493f      	ldr	r1, [pc, #252]	; (8003bf4 <gmtime_r+0x188>)
 8003af6:	4378      	muls	r0, r7
 8003af8:	1945      	adds	r5, r0, r5
 8003afa:	0028      	movs	r0, r5
 8003afc:	f7fc fb20 	bl	8000140 <__udivsi3>
 8003b00:	493d      	ldr	r1, [pc, #244]	; (8003bf8 <gmtime_r+0x18c>)
 8003b02:	1946      	adds	r6, r0, r5
 8003b04:	0028      	movs	r0, r5
 8003b06:	f7fc fb1b 	bl	8000140 <__udivsi3>
 8003b0a:	493c      	ldr	r1, [pc, #240]	; (8003bfc <gmtime_r+0x190>)
 8003b0c:	1a36      	subs	r6, r6, r0
 8003b0e:	0028      	movs	r0, r5
 8003b10:	f7fc fb16 	bl	8000140 <__udivsi3>
 8003b14:	216e      	movs	r1, #110	; 0x6e
 8003b16:	1a36      	subs	r6, r6, r0
 8003b18:	31ff      	adds	r1, #255	; 0xff
 8003b1a:	0030      	movs	r0, r6
 8003b1c:	f7fc fb10 	bl	8000140 <__udivsi3>
 8003b20:	4937      	ldr	r1, [pc, #220]	; (8003c00 <gmtime_r+0x194>)
 8003b22:	9001      	str	r0, [sp, #4]
 8003b24:	0030      	movs	r0, r6
 8003b26:	f7fc fb0b 	bl	8000140 <__udivsi3>
 8003b2a:	4933      	ldr	r1, [pc, #204]	; (8003bf8 <gmtime_r+0x18c>)
 8003b2c:	1945      	adds	r5, r0, r5
 8003b2e:	0030      	movs	r0, r6
 8003b30:	f7fc fb06 	bl	8000140 <__udivsi3>
 8003b34:	216e      	movs	r1, #110	; 0x6e
 8003b36:	9b01      	ldr	r3, [sp, #4]
 8003b38:	31ff      	adds	r1, #255	; 0xff
 8003b3a:	4359      	muls	r1, r3
 8003b3c:	1a2d      	subs	r5, r5, r0
 8003b3e:	1a6b      	subs	r3, r5, r1
 8003b40:	2605      	movs	r6, #5
 8003b42:	0018      	movs	r0, r3
 8003b44:	4370      	muls	r0, r6
 8003b46:	2199      	movs	r1, #153	; 0x99
 8003b48:	3002      	adds	r0, #2
 8003b4a:	9302      	str	r3, [sp, #8]
 8003b4c:	f7fc faf8 	bl	8000140 <__udivsi3>
 8003b50:	0005      	movs	r5, r0
 8003b52:	2099      	movs	r0, #153	; 0x99
 8003b54:	4368      	muls	r0, r5
 8003b56:	9b02      	ldr	r3, [sp, #8]
 8003b58:	0031      	movs	r1, r6
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	3002      	adds	r0, #2
 8003b5e:	9303      	str	r3, [sp, #12]
 8003b60:	f7fc faee 	bl	8000140 <__udivsi3>
 8003b64:	9b03      	ldr	r3, [sp, #12]
 8003b66:	3e03      	subs	r6, #3
 8003b68:	1a1b      	subs	r3, r3, r0
 8003b6a:	9303      	str	r3, [sp, #12]
 8003b6c:	2d09      	cmp	r5, #9
 8003b6e:	d900      	bls.n	8003b72 <gmtime_r+0x106>
 8003b70:	3e0c      	subs	r6, #12
 8003b72:	23c8      	movs	r3, #200	; 0xc8
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	435f      	muls	r7, r3
 8003b78:	9b01      	ldr	r3, [sp, #4]
 8003b7a:	1976      	adds	r6, r6, r5
 8003b7c:	18ff      	adds	r7, r7, r3
 8003b7e:	2501      	movs	r5, #1
 8003b80:	2300      	movs	r3, #0
 8003b82:	42b5      	cmp	r5, r6
 8003b84:	415b      	adcs	r3, r3
 8003b86:	18ff      	adds	r7, r7, r3
 8003b88:	2332      	movs	r3, #50	; 0x32
 8003b8a:	9a02      	ldr	r2, [sp, #8]
 8003b8c:	33ff      	adds	r3, #255	; 0xff
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d90e      	bls.n	8003bb0 <gmtime_r+0x144>
 8003b92:	0015      	movs	r5, r2
 8003b94:	3d33      	subs	r5, #51	; 0x33
 8003b96:	3dff      	subs	r5, #255	; 0xff
 8003b98:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <gmtime_r+0x198>)
 8003b9a:	0020      	movs	r0, r4
 8003b9c:	18ff      	adds	r7, r7, r3
 8003b9e:	9b03      	ldr	r3, [sp, #12]
 8003ba0:	61e5      	str	r5, [r4, #28]
 8003ba2:	60e3      	str	r3, [r4, #12]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	6167      	str	r7, [r4, #20]
 8003ba8:	6126      	str	r6, [r4, #16]
 8003baa:	6223      	str	r3, [r4, #32]
 8003bac:	b005      	add	sp, #20
 8003bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bb0:	9b01      	ldr	r3, [sp, #4]
 8003bb2:	079b      	lsls	r3, r3, #30
 8003bb4:	d106      	bne.n	8003bc4 <gmtime_r+0x158>
 8003bb6:	2164      	movs	r1, #100	; 0x64
 8003bb8:	9801      	ldr	r0, [sp, #4]
 8003bba:	f7fc fb47 	bl	800024c <__aeabi_uidivmod>
 8003bbe:	0028      	movs	r0, r5
 8003bc0:	2900      	cmp	r1, #0
 8003bc2:	d106      	bne.n	8003bd2 <gmtime_r+0x166>
 8003bc4:	21c8      	movs	r1, #200	; 0xc8
 8003bc6:	9801      	ldr	r0, [sp, #4]
 8003bc8:	0049      	lsls	r1, r1, #1
 8003bca:	f7fc fb3f 	bl	800024c <__aeabi_uidivmod>
 8003bce:	4248      	negs	r0, r1
 8003bd0:	4148      	adcs	r0, r1
 8003bd2:	9d02      	ldr	r5, [sp, #8]
 8003bd4:	353b      	adds	r5, #59	; 0x3b
 8003bd6:	182d      	adds	r5, r5, r0
 8003bd8:	e7de      	b.n	8003b98 <gmtime_r+0x12c>
 8003bda:	46c0      	nop			; (mov r8, r8)
 8003bdc:	00015180 	.word	0x00015180
 8003be0:	000afa6c 	.word	0x000afa6c
 8003be4:	000afa6b 	.word	0x000afa6b
 8003be8:	00023ab1 	.word	0x00023ab1
 8003bec:	fffdc550 	.word	0xfffdc550
 8003bf0:	fffdc54f 	.word	0xfffdc54f
 8003bf4:	00008eac 	.word	0x00008eac
 8003bf8:	000005b4 	.word	0x000005b4
 8003bfc:	00023ab0 	.word	0x00023ab0
 8003c00:	00008e94 	.word	0x00008e94
 8003c04:	fffff894 	.word	0xfffff894

08003c08 <__locale_ctype_ptr_l>:
 8003c08:	30ec      	adds	r0, #236	; 0xec
 8003c0a:	6800      	ldr	r0, [r0, #0]
 8003c0c:	4770      	bx	lr
	...

08003c10 <__locale_ctype_ptr>:
 8003c10:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <__locale_ctype_ptr+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d100      	bne.n	8003c1c <__locale_ctype_ptr+0xc>
 8003c1a:	4b03      	ldr	r3, [pc, #12]	; (8003c28 <__locale_ctype_ptr+0x18>)
 8003c1c:	33ec      	adds	r3, #236	; 0xec
 8003c1e:	6818      	ldr	r0, [r3, #0]
 8003c20:	4770      	bx	lr
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	2000000c 	.word	0x2000000c
 8003c28:	200000d0 	.word	0x200000d0

08003c2c <__ascii_mbtowc>:
 8003c2c:	b082      	sub	sp, #8
 8003c2e:	2900      	cmp	r1, #0
 8003c30:	d100      	bne.n	8003c34 <__ascii_mbtowc+0x8>
 8003c32:	a901      	add	r1, sp, #4
 8003c34:	1e10      	subs	r0, r2, #0
 8003c36:	d006      	beq.n	8003c46 <__ascii_mbtowc+0x1a>
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d006      	beq.n	8003c4a <__ascii_mbtowc+0x1e>
 8003c3c:	7813      	ldrb	r3, [r2, #0]
 8003c3e:	600b      	str	r3, [r1, #0]
 8003c40:	7810      	ldrb	r0, [r2, #0]
 8003c42:	1e43      	subs	r3, r0, #1
 8003c44:	4198      	sbcs	r0, r3
 8003c46:	b002      	add	sp, #8
 8003c48:	4770      	bx	lr
 8003c4a:	2002      	movs	r0, #2
 8003c4c:	4240      	negs	r0, r0
 8003c4e:	e7fa      	b.n	8003c46 <__ascii_mbtowc+0x1a>

08003c50 <memcpy>:
 8003c50:	2300      	movs	r3, #0
 8003c52:	b510      	push	{r4, lr}
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d100      	bne.n	8003c5a <memcpy+0xa>
 8003c58:	bd10      	pop	{r4, pc}
 8003c5a:	5ccc      	ldrb	r4, [r1, r3]
 8003c5c:	54c4      	strb	r4, [r0, r3]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	e7f8      	b.n	8003c54 <memcpy+0x4>

08003c62 <__malloc_lock>:
 8003c62:	4770      	bx	lr

08003c64 <__malloc_unlock>:
 8003c64:	4770      	bx	lr
	...

08003c68 <siscanf>:
 8003c68:	b40e      	push	{r1, r2, r3}
 8003c6a:	2381      	movs	r3, #129	; 0x81
 8003c6c:	b570      	push	{r4, r5, r6, lr}
 8003c6e:	b09d      	sub	sp, #116	; 0x74
 8003c70:	ac02      	add	r4, sp, #8
 8003c72:	ad21      	add	r5, sp, #132	; 0x84
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	cd40      	ldmia	r5!, {r6}
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	9002      	str	r0, [sp, #8]
 8003c7c:	9006      	str	r0, [sp, #24]
 8003c7e:	f7fc fa43 	bl	8000108 <strlen>
 8003c82:	4b0b      	ldr	r3, [pc, #44]	; (8003cb0 <siscanf+0x48>)
 8003c84:	6060      	str	r0, [r4, #4]
 8003c86:	6263      	str	r3, [r4, #36]	; 0x24
 8003c88:	2300      	movs	r3, #0
 8003c8a:	6160      	str	r0, [r4, #20]
 8003c8c:	4809      	ldr	r0, [pc, #36]	; (8003cb4 <siscanf+0x4c>)
 8003c8e:	6363      	str	r3, [r4, #52]	; 0x34
 8003c90:	64a3      	str	r3, [r4, #72]	; 0x48
 8003c92:	3b01      	subs	r3, #1
 8003c94:	81e3      	strh	r3, [r4, #14]
 8003c96:	0032      	movs	r2, r6
 8003c98:	002b      	movs	r3, r5
 8003c9a:	0021      	movs	r1, r4
 8003c9c:	6800      	ldr	r0, [r0, #0]
 8003c9e:	9501      	str	r5, [sp, #4]
 8003ca0:	f000 f92e 	bl	8003f00 <__ssvfiscanf_r>
 8003ca4:	b01d      	add	sp, #116	; 0x74
 8003ca6:	bc70      	pop	{r4, r5, r6}
 8003ca8:	bc08      	pop	{r3}
 8003caa:	b003      	add	sp, #12
 8003cac:	4718      	bx	r3
 8003cae:	46c0      	nop			; (mov r8, r8)
 8003cb0:	08003cb9 	.word	0x08003cb9
 8003cb4:	2000000c 	.word	0x2000000c

08003cb8 <__seofread>:
 8003cb8:	2000      	movs	r0, #0
 8003cba:	4770      	bx	lr

08003cbc <strncmp>:
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	b530      	push	{r4, r5, lr}
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d00a      	beq.n	8003cda <strncmp+0x1e>
 8003cc4:	3a01      	subs	r2, #1
 8003cc6:	5cc4      	ldrb	r4, [r0, r3]
 8003cc8:	5ccd      	ldrb	r5, [r1, r3]
 8003cca:	42ac      	cmp	r4, r5
 8003ccc:	d104      	bne.n	8003cd8 <strncmp+0x1c>
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d002      	beq.n	8003cd8 <strncmp+0x1c>
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	2c00      	cmp	r4, #0
 8003cd6:	d1f6      	bne.n	8003cc6 <strncmp+0xa>
 8003cd8:	1b63      	subs	r3, r4, r5
 8003cda:	0018      	movs	r0, r3
 8003cdc:	bd30      	pop	{r4, r5, pc}

08003cde <_strtoul_l.isra.0>:
 8003cde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ce0:	001f      	movs	r7, r3
 8003ce2:	000e      	movs	r6, r1
 8003ce4:	b085      	sub	sp, #20
 8003ce6:	9003      	str	r0, [sp, #12]
 8003ce8:	9101      	str	r1, [sp, #4]
 8003cea:	9202      	str	r2, [sp, #8]
 8003cec:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003cee:	7834      	ldrb	r4, [r6, #0]
 8003cf0:	f7ff ff8a 	bl	8003c08 <__locale_ctype_ptr_l>
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	1900      	adds	r0, r0, r4
 8003cf8:	7843      	ldrb	r3, [r0, #1]
 8003cfa:	1c75      	adds	r5, r6, #1
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d138      	bne.n	8003d72 <_strtoul_l.isra.0+0x94>
 8003d00:	2c2d      	cmp	r4, #45	; 0x2d
 8003d02:	d138      	bne.n	8003d76 <_strtoul_l.isra.0+0x98>
 8003d04:	7874      	ldrb	r4, [r6, #1]
 8003d06:	1cb5      	adds	r5, r6, #2
 8003d08:	3301      	adds	r3, #1
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	2f00      	cmp	r7, #0
 8003d0e:	d065      	beq.n	8003ddc <_strtoul_l.isra.0+0xfe>
 8003d10:	2f10      	cmp	r7, #16
 8003d12:	d109      	bne.n	8003d28 <_strtoul_l.isra.0+0x4a>
 8003d14:	2c30      	cmp	r4, #48	; 0x30
 8003d16:	d107      	bne.n	8003d28 <_strtoul_l.isra.0+0x4a>
 8003d18:	2220      	movs	r2, #32
 8003d1a:	782b      	ldrb	r3, [r5, #0]
 8003d1c:	4393      	bics	r3, r2
 8003d1e:	2b58      	cmp	r3, #88	; 0x58
 8003d20:	d157      	bne.n	8003dd2 <_strtoul_l.isra.0+0xf4>
 8003d22:	2710      	movs	r7, #16
 8003d24:	786c      	ldrb	r4, [r5, #1]
 8003d26:	3502      	adds	r5, #2
 8003d28:	2001      	movs	r0, #1
 8003d2a:	0039      	movs	r1, r7
 8003d2c:	4240      	negs	r0, r0
 8003d2e:	f7fc fa07 	bl	8000140 <__udivsi3>
 8003d32:	0006      	movs	r6, r0
 8003d34:	2001      	movs	r0, #1
 8003d36:	0039      	movs	r1, r7
 8003d38:	4240      	negs	r0, r0
 8003d3a:	f7fc fa87 	bl	800024c <__aeabi_uidivmod>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	2201      	movs	r2, #1
 8003d42:	468c      	mov	ip, r1
 8003d44:	0018      	movs	r0, r3
 8003d46:	4252      	negs	r2, r2
 8003d48:	0021      	movs	r1, r4
 8003d4a:	3930      	subs	r1, #48	; 0x30
 8003d4c:	2909      	cmp	r1, #9
 8003d4e:	d817      	bhi.n	8003d80 <_strtoul_l.isra.0+0xa2>
 8003d50:	000c      	movs	r4, r1
 8003d52:	42a7      	cmp	r7, r4
 8003d54:	dd22      	ble.n	8003d9c <_strtoul_l.isra.0+0xbe>
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	db1e      	blt.n	8003d98 <_strtoul_l.isra.0+0xba>
 8003d5a:	0013      	movs	r3, r2
 8003d5c:	4286      	cmp	r6, r0
 8003d5e:	d305      	bcc.n	8003d6c <_strtoul_l.isra.0+0x8e>
 8003d60:	d101      	bne.n	8003d66 <_strtoul_l.isra.0+0x88>
 8003d62:	45a4      	cmp	ip, r4
 8003d64:	db02      	blt.n	8003d6c <_strtoul_l.isra.0+0x8e>
 8003d66:	2301      	movs	r3, #1
 8003d68:	4378      	muls	r0, r7
 8003d6a:	1820      	adds	r0, r4, r0
 8003d6c:	782c      	ldrb	r4, [r5, #0]
 8003d6e:	3501      	adds	r5, #1
 8003d70:	e7ea      	b.n	8003d48 <_strtoul_l.isra.0+0x6a>
 8003d72:	002e      	movs	r6, r5
 8003d74:	e7ba      	b.n	8003cec <_strtoul_l.isra.0+0xe>
 8003d76:	2c2b      	cmp	r4, #43	; 0x2b
 8003d78:	d1c7      	bne.n	8003d0a <_strtoul_l.isra.0+0x2c>
 8003d7a:	1cb5      	adds	r5, r6, #2
 8003d7c:	7874      	ldrb	r4, [r6, #1]
 8003d7e:	e7c4      	b.n	8003d0a <_strtoul_l.isra.0+0x2c>
 8003d80:	0021      	movs	r1, r4
 8003d82:	3941      	subs	r1, #65	; 0x41
 8003d84:	2919      	cmp	r1, #25
 8003d86:	d801      	bhi.n	8003d8c <_strtoul_l.isra.0+0xae>
 8003d88:	3c37      	subs	r4, #55	; 0x37
 8003d8a:	e7e2      	b.n	8003d52 <_strtoul_l.isra.0+0x74>
 8003d8c:	0021      	movs	r1, r4
 8003d8e:	3961      	subs	r1, #97	; 0x61
 8003d90:	2919      	cmp	r1, #25
 8003d92:	d803      	bhi.n	8003d9c <_strtoul_l.isra.0+0xbe>
 8003d94:	3c57      	subs	r4, #87	; 0x57
 8003d96:	e7dc      	b.n	8003d52 <_strtoul_l.isra.0+0x74>
 8003d98:	0013      	movs	r3, r2
 8003d9a:	e7e7      	b.n	8003d6c <_strtoul_l.isra.0+0x8e>
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	da09      	bge.n	8003db4 <_strtoul_l.isra.0+0xd6>
 8003da0:	2322      	movs	r3, #34	; 0x22
 8003da2:	2001      	movs	r0, #1
 8003da4:	9a03      	ldr	r2, [sp, #12]
 8003da6:	4240      	negs	r0, r0
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	9b02      	ldr	r3, [sp, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10a      	bne.n	8003dc6 <_strtoul_l.isra.0+0xe8>
 8003db0:	b005      	add	sp, #20
 8003db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003db4:	9a00      	ldr	r2, [sp, #0]
 8003db6:	2a00      	cmp	r2, #0
 8003db8:	d000      	beq.n	8003dbc <_strtoul_l.isra.0+0xde>
 8003dba:	4240      	negs	r0, r0
 8003dbc:	9a02      	ldr	r2, [sp, #8]
 8003dbe:	2a00      	cmp	r2, #0
 8003dc0:	d0f6      	beq.n	8003db0 <_strtoul_l.isra.0+0xd2>
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <_strtoul_l.isra.0+0xec>
 8003dc6:	1e6b      	subs	r3, r5, #1
 8003dc8:	9301      	str	r3, [sp, #4]
 8003dca:	9b02      	ldr	r3, [sp, #8]
 8003dcc:	9a01      	ldr	r2, [sp, #4]
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e7ee      	b.n	8003db0 <_strtoul_l.isra.0+0xd2>
 8003dd2:	2430      	movs	r4, #48	; 0x30
 8003dd4:	2f00      	cmp	r7, #0
 8003dd6:	d1a7      	bne.n	8003d28 <_strtoul_l.isra.0+0x4a>
 8003dd8:	2708      	movs	r7, #8
 8003dda:	e7a5      	b.n	8003d28 <_strtoul_l.isra.0+0x4a>
 8003ddc:	2c30      	cmp	r4, #48	; 0x30
 8003dde:	d09b      	beq.n	8003d18 <_strtoul_l.isra.0+0x3a>
 8003de0:	270a      	movs	r7, #10
 8003de2:	e7a1      	b.n	8003d28 <_strtoul_l.isra.0+0x4a>

08003de4 <_strtoul_r>:
 8003de4:	b513      	push	{r0, r1, r4, lr}
 8003de6:	4c05      	ldr	r4, [pc, #20]	; (8003dfc <_strtoul_r+0x18>)
 8003de8:	6824      	ldr	r4, [r4, #0]
 8003dea:	6a24      	ldr	r4, [r4, #32]
 8003dec:	2c00      	cmp	r4, #0
 8003dee:	d100      	bne.n	8003df2 <_strtoul_r+0xe>
 8003df0:	4c03      	ldr	r4, [pc, #12]	; (8003e00 <_strtoul_r+0x1c>)
 8003df2:	9400      	str	r4, [sp, #0]
 8003df4:	f7ff ff73 	bl	8003cde <_strtoul_l.isra.0>
 8003df8:	bd16      	pop	{r1, r2, r4, pc}
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	2000000c 	.word	0x2000000c
 8003e00:	200000d0 	.word	0x200000d0

08003e04 <strtoul>:
 8003e04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003e06:	0013      	movs	r3, r2
 8003e08:	4a06      	ldr	r2, [pc, #24]	; (8003e24 <strtoul+0x20>)
 8003e0a:	0005      	movs	r5, r0
 8003e0c:	6810      	ldr	r0, [r2, #0]
 8003e0e:	6a04      	ldr	r4, [r0, #32]
 8003e10:	2c00      	cmp	r4, #0
 8003e12:	d100      	bne.n	8003e16 <strtoul+0x12>
 8003e14:	4c04      	ldr	r4, [pc, #16]	; (8003e28 <strtoul+0x24>)
 8003e16:	000a      	movs	r2, r1
 8003e18:	9400      	str	r4, [sp, #0]
 8003e1a:	0029      	movs	r1, r5
 8003e1c:	f7ff ff5f 	bl	8003cde <_strtoul_l.isra.0>
 8003e20:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	2000000c 	.word	0x2000000c
 8003e28:	200000d0 	.word	0x200000d0

08003e2c <__ascii_wctomb>:
 8003e2c:	1e0b      	subs	r3, r1, #0
 8003e2e:	d004      	beq.n	8003e3a <__ascii_wctomb+0xe>
 8003e30:	2aff      	cmp	r2, #255	; 0xff
 8003e32:	d904      	bls.n	8003e3e <__ascii_wctomb+0x12>
 8003e34:	238a      	movs	r3, #138	; 0x8a
 8003e36:	6003      	str	r3, [r0, #0]
 8003e38:	3b8b      	subs	r3, #139	; 0x8b
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	4770      	bx	lr
 8003e3e:	700a      	strb	r2, [r1, #0]
 8003e40:	2301      	movs	r3, #1
 8003e42:	e7fa      	b.n	8003e3a <__ascii_wctomb+0xe>

08003e44 <__env_lock>:
 8003e44:	4770      	bx	lr

08003e46 <__env_unlock>:
 8003e46:	4770      	bx	lr

08003e48 <_sungetc_r>:
 8003e48:	b570      	push	{r4, r5, r6, lr}
 8003e4a:	0014      	movs	r4, r2
 8003e4c:	1c4b      	adds	r3, r1, #1
 8003e4e:	d103      	bne.n	8003e58 <_sungetc_r+0x10>
 8003e50:	2501      	movs	r5, #1
 8003e52:	426d      	negs	r5, r5
 8003e54:	0028      	movs	r0, r5
 8003e56:	bd70      	pop	{r4, r5, r6, pc}
 8003e58:	8993      	ldrh	r3, [r2, #12]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	4393      	bics	r3, r2
 8003e5e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003e60:	81a3      	strh	r3, [r4, #12]
 8003e62:	b2ce      	uxtb	r6, r1
 8003e64:	b2cd      	uxtb	r5, r1
 8003e66:	6863      	ldr	r3, [r4, #4]
 8003e68:	2a00      	cmp	r2, #0
 8003e6a:	d010      	beq.n	8003e8e <_sungetc_r+0x46>
 8003e6c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	dd07      	ble.n	8003e82 <_sungetc_r+0x3a>
 8003e72:	6823      	ldr	r3, [r4, #0]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	6023      	str	r3, [r4, #0]
 8003e78:	701e      	strb	r6, [r3, #0]
 8003e7a:	6863      	ldr	r3, [r4, #4]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	6063      	str	r3, [r4, #4]
 8003e80:	e7e8      	b.n	8003e54 <_sungetc_r+0xc>
 8003e82:	0021      	movs	r1, r4
 8003e84:	f000 fb42 	bl	800450c <__submore>
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	d0f2      	beq.n	8003e72 <_sungetc_r+0x2a>
 8003e8c:	e7e0      	b.n	8003e50 <_sungetc_r+0x8>
 8003e8e:	6921      	ldr	r1, [r4, #16]
 8003e90:	6822      	ldr	r2, [r4, #0]
 8003e92:	2900      	cmp	r1, #0
 8003e94:	d007      	beq.n	8003ea6 <_sungetc_r+0x5e>
 8003e96:	4291      	cmp	r1, r2
 8003e98:	d205      	bcs.n	8003ea6 <_sungetc_r+0x5e>
 8003e9a:	1e51      	subs	r1, r2, #1
 8003e9c:	7808      	ldrb	r0, [r1, #0]
 8003e9e:	42a8      	cmp	r0, r5
 8003ea0:	d101      	bne.n	8003ea6 <_sungetc_r+0x5e>
 8003ea2:	6021      	str	r1, [r4, #0]
 8003ea4:	e7ea      	b.n	8003e7c <_sungetc_r+0x34>
 8003ea6:	6423      	str	r3, [r4, #64]	; 0x40
 8003ea8:	0023      	movs	r3, r4
 8003eaa:	3344      	adds	r3, #68	; 0x44
 8003eac:	6363      	str	r3, [r4, #52]	; 0x34
 8003eae:	2303      	movs	r3, #3
 8003eb0:	63a3      	str	r3, [r4, #56]	; 0x38
 8003eb2:	0023      	movs	r3, r4
 8003eb4:	3346      	adds	r3, #70	; 0x46
 8003eb6:	63e2      	str	r2, [r4, #60]	; 0x3c
 8003eb8:	701e      	strb	r6, [r3, #0]
 8003eba:	6023      	str	r3, [r4, #0]
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e7de      	b.n	8003e7e <_sungetc_r+0x36>

08003ec0 <__ssrefill_r>:
 8003ec0:	b510      	push	{r4, lr}
 8003ec2:	000c      	movs	r4, r1
 8003ec4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003ec6:	2900      	cmp	r1, #0
 8003ec8:	d00e      	beq.n	8003ee8 <__ssrefill_r+0x28>
 8003eca:	0023      	movs	r3, r4
 8003ecc:	3344      	adds	r3, #68	; 0x44
 8003ece:	4299      	cmp	r1, r3
 8003ed0:	d001      	beq.n	8003ed6 <__ssrefill_r+0x16>
 8003ed2:	f7ff f9b3 	bl	800323c <_free_r>
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003eda:	6360      	str	r0, [r4, #52]	; 0x34
 8003edc:	6063      	str	r3, [r4, #4]
 8003ede:	4283      	cmp	r3, r0
 8003ee0:	d002      	beq.n	8003ee8 <__ssrefill_r+0x28>
 8003ee2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ee4:	6023      	str	r3, [r4, #0]
 8003ee6:	bd10      	pop	{r4, pc}
 8003ee8:	6923      	ldr	r3, [r4, #16]
 8003eea:	2001      	movs	r0, #1
 8003eec:	6023      	str	r3, [r4, #0]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	89a2      	ldrh	r2, [r4, #12]
 8003ef2:	6063      	str	r3, [r4, #4]
 8003ef4:	3320      	adds	r3, #32
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	81a3      	strh	r3, [r4, #12]
 8003efa:	4240      	negs	r0, r0
 8003efc:	e7f3      	b.n	8003ee6 <__ssrefill_r+0x26>
	...

08003f00 <__ssvfiscanf_r>:
 8003f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f02:	0017      	movs	r7, r2
 8003f04:	2200      	movs	r2, #0
 8003f06:	4cb0      	ldr	r4, [pc, #704]	; (80041c8 <__ssvfiscanf_r+0x2c8>)
 8003f08:	25c0      	movs	r5, #192	; 0xc0
 8003f0a:	44a5      	add	sp, r4
 8003f0c:	9248      	str	r2, [sp, #288]	; 0x120
 8003f0e:	9249      	str	r2, [sp, #292]	; 0x124
 8003f10:	aa05      	add	r2, sp, #20
 8003f12:	924a      	str	r2, [sp, #296]	; 0x128
 8003f14:	22be      	movs	r2, #190	; 0xbe
 8003f16:	000c      	movs	r4, r1
 8003f18:	49ac      	ldr	r1, [pc, #688]	; (80041cc <__ssvfiscanf_r+0x2cc>)
 8003f1a:	9000      	str	r0, [sp, #0]
 8003f1c:	0052      	lsls	r2, r2, #1
 8003f1e:	a845      	add	r0, sp, #276	; 0x114
 8003f20:	5081      	str	r1, [r0, r2]
 8003f22:	49ab      	ldr	r1, [pc, #684]	; (80041d0 <__ssvfiscanf_r+0x2d0>)
 8003f24:	006d      	lsls	r5, r5, #1
 8003f26:	5141      	str	r1, [r0, r5]
 8003f28:	9304      	str	r3, [sp, #16]
 8003f2a:	783b      	ldrb	r3, [r7, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d100      	bne.n	8003f32 <__ssvfiscanf_r+0x32>
 8003f30:	e148      	b.n	80041c4 <__ssvfiscanf_r+0x2c4>
 8003f32:	f7ff fe6d 	bl	8003c10 <__locale_ctype_ptr>
 8003f36:	2208      	movs	r2, #8
 8003f38:	783b      	ldrb	r3, [r7, #0]
 8003f3a:	1c7e      	adds	r6, r7, #1
 8003f3c:	18c0      	adds	r0, r0, r3
 8003f3e:	9301      	str	r3, [sp, #4]
 8003f40:	7843      	ldrb	r3, [r0, #1]
 8003f42:	4013      	ands	r3, r2
 8003f44:	d020      	beq.n	8003f88 <__ssvfiscanf_r+0x88>
 8003f46:	6863      	ldr	r3, [r4, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	dd14      	ble.n	8003f76 <__ssvfiscanf_r+0x76>
 8003f4c:	f7ff fe60 	bl	8003c10 <__locale_ctype_ptr>
 8003f50:	2108      	movs	r1, #8
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	781a      	ldrb	r2, [r3, #0]
 8003f56:	1880      	adds	r0, r0, r2
 8003f58:	7842      	ldrb	r2, [r0, #1]
 8003f5a:	420a      	tst	r2, r1
 8003f5c:	d101      	bne.n	8003f62 <__ssvfiscanf_r+0x62>
 8003f5e:	0037      	movs	r7, r6
 8003f60:	e7e3      	b.n	8003f2a <__ssvfiscanf_r+0x2a>
 8003f62:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8003f64:	3301      	adds	r3, #1
 8003f66:	9201      	str	r2, [sp, #4]
 8003f68:	3201      	adds	r2, #1
 8003f6a:	9249      	str	r2, [sp, #292]	; 0x124
 8003f6c:	6862      	ldr	r2, [r4, #4]
 8003f6e:	6023      	str	r3, [r4, #0]
 8003f70:	3a01      	subs	r2, #1
 8003f72:	6062      	str	r2, [r4, #4]
 8003f74:	e7e7      	b.n	8003f46 <__ssvfiscanf_r+0x46>
 8003f76:	ab45      	add	r3, sp, #276	; 0x114
 8003f78:	595b      	ldr	r3, [r3, r5]
 8003f7a:	0021      	movs	r1, r4
 8003f7c:	9800      	ldr	r0, [sp, #0]
 8003f7e:	9301      	str	r3, [sp, #4]
 8003f80:	4798      	blx	r3
 8003f82:	2800      	cmp	r0, #0
 8003f84:	d0e2      	beq.n	8003f4c <__ssvfiscanf_r+0x4c>
 8003f86:	e7ea      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 8003f88:	9a01      	ldr	r2, [sp, #4]
 8003f8a:	2a25      	cmp	r2, #37	; 0x25
 8003f8c:	d16d      	bne.n	800406a <__ssvfiscanf_r+0x16a>
 8003f8e:	9347      	str	r3, [sp, #284]	; 0x11c
 8003f90:	9345      	str	r3, [sp, #276]	; 0x114
 8003f92:	787b      	ldrb	r3, [r7, #1]
 8003f94:	2b2a      	cmp	r3, #42	; 0x2a
 8003f96:	d102      	bne.n	8003f9e <__ssvfiscanf_r+0x9e>
 8003f98:	3b1a      	subs	r3, #26
 8003f9a:	9345      	str	r3, [sp, #276]	; 0x114
 8003f9c:	1cbe      	adds	r6, r7, #2
 8003f9e:	0037      	movs	r7, r6
 8003fa0:	220a      	movs	r2, #10
 8003fa2:	7839      	ldrb	r1, [r7, #0]
 8003fa4:	1c7b      	adds	r3, r7, #1
 8003fa6:	9302      	str	r3, [sp, #8]
 8003fa8:	000b      	movs	r3, r1
 8003faa:	3b30      	subs	r3, #48	; 0x30
 8003fac:	2b09      	cmp	r3, #9
 8003fae:	d924      	bls.n	8003ffa <__ssvfiscanf_r+0xfa>
 8003fb0:	4e88      	ldr	r6, [pc, #544]	; (80041d4 <__ssvfiscanf_r+0x2d4>)
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	0030      	movs	r0, r6
 8003fb6:	f000 fae7 	bl	8004588 <memchr>
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d007      	beq.n	8003fce <__ssvfiscanf_r+0xce>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	1b80      	subs	r0, r0, r6
 8003fc2:	4083      	lsls	r3, r0
 8003fc4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003fc6:	9f02      	ldr	r7, [sp, #8]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	9203      	str	r2, [sp, #12]
 8003fcc:	9345      	str	r3, [sp, #276]	; 0x114
 8003fce:	783b      	ldrb	r3, [r7, #0]
 8003fd0:	1c7e      	adds	r6, r7, #1
 8003fd2:	2b67      	cmp	r3, #103	; 0x67
 8003fd4:	d835      	bhi.n	8004042 <__ssvfiscanf_r+0x142>
 8003fd6:	2b65      	cmp	r3, #101	; 0x65
 8003fd8:	d300      	bcc.n	8003fdc <__ssvfiscanf_r+0xdc>
 8003fda:	e0b8      	b.n	800414e <__ssvfiscanf_r+0x24e>
 8003fdc:	2b47      	cmp	r3, #71	; 0x47
 8003fde:	d814      	bhi.n	800400a <__ssvfiscanf_r+0x10a>
 8003fe0:	2b45      	cmp	r3, #69	; 0x45
 8003fe2:	d300      	bcc.n	8003fe6 <__ssvfiscanf_r+0xe6>
 8003fe4:	e0b3      	b.n	800414e <__ssvfiscanf_r+0x24e>
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d100      	bne.n	8003fec <__ssvfiscanf_r+0xec>
 8003fea:	e0e8      	b.n	80041be <__ssvfiscanf_r+0x2be>
 8003fec:	2b25      	cmp	r3, #37	; 0x25
 8003fee:	d03c      	beq.n	800406a <__ssvfiscanf_r+0x16a>
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	934b      	str	r3, [sp, #300]	; 0x12c
 8003ff4:	3307      	adds	r3, #7
 8003ff6:	9346      	str	r3, [sp, #280]	; 0x118
 8003ff8:	e066      	b.n	80040c8 <__ssvfiscanf_r+0x1c8>
 8003ffa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8003ffc:	9f02      	ldr	r7, [sp, #8]
 8003ffe:	9303      	str	r3, [sp, #12]
 8004000:	4353      	muls	r3, r2
 8004002:	3b30      	subs	r3, #48	; 0x30
 8004004:	1859      	adds	r1, r3, r1
 8004006:	9147      	str	r1, [sp, #284]	; 0x11c
 8004008:	e7cb      	b.n	8003fa2 <__ssvfiscanf_r+0xa2>
 800400a:	2b5b      	cmp	r3, #91	; 0x5b
 800400c:	d100      	bne.n	8004010 <__ssvfiscanf_r+0x110>
 800400e:	e07a      	b.n	8004106 <__ssvfiscanf_r+0x206>
 8004010:	d810      	bhi.n	8004034 <__ssvfiscanf_r+0x134>
 8004012:	2b58      	cmp	r3, #88	; 0x58
 8004014:	d1ec      	bne.n	8003ff0 <__ssvfiscanf_r+0xf0>
 8004016:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004018:	9201      	str	r2, [sp, #4]
 800401a:	2280      	movs	r2, #128	; 0x80
 800401c:	9901      	ldr	r1, [sp, #4]
 800401e:	0092      	lsls	r2, r2, #2
 8004020:	430a      	orrs	r2, r1
 8004022:	9245      	str	r2, [sp, #276]	; 0x114
 8004024:	2210      	movs	r2, #16
 8004026:	9246      	str	r2, [sp, #280]	; 0x118
 8004028:	226e      	movs	r2, #110	; 0x6e
 800402a:	429a      	cmp	r2, r3
 800402c:	419b      	sbcs	r3, r3
 800402e:	425b      	negs	r3, r3
 8004030:	3303      	adds	r3, #3
 8004032:	e048      	b.n	80040c6 <__ssvfiscanf_r+0x1c6>
 8004034:	2b63      	cmp	r3, #99	; 0x63
 8004036:	d100      	bne.n	800403a <__ssvfiscanf_r+0x13a>
 8004038:	e072      	b.n	8004120 <__ssvfiscanf_r+0x220>
 800403a:	2b64      	cmp	r3, #100	; 0x64
 800403c:	d1d8      	bne.n	8003ff0 <__ssvfiscanf_r+0xf0>
 800403e:	220a      	movs	r2, #10
 8004040:	e7f1      	b.n	8004026 <__ssvfiscanf_r+0x126>
 8004042:	2b70      	cmp	r3, #112	; 0x70
 8004044:	d035      	beq.n	80040b2 <__ssvfiscanf_r+0x1b2>
 8004046:	d808      	bhi.n	800405a <__ssvfiscanf_r+0x15a>
 8004048:	2b6e      	cmp	r3, #110	; 0x6e
 800404a:	d100      	bne.n	800404e <__ssvfiscanf_r+0x14e>
 800404c:	e070      	b.n	8004130 <__ssvfiscanf_r+0x230>
 800404e:	d837      	bhi.n	80040c0 <__ssvfiscanf_r+0x1c0>
 8004050:	2b69      	cmp	r3, #105	; 0x69
 8004052:	d1cd      	bne.n	8003ff0 <__ssvfiscanf_r+0xf0>
 8004054:	2300      	movs	r3, #0
 8004056:	9346      	str	r3, [sp, #280]	; 0x118
 8004058:	e7ea      	b.n	8004030 <__ssvfiscanf_r+0x130>
 800405a:	2b75      	cmp	r3, #117	; 0x75
 800405c:	d0ef      	beq.n	800403e <__ssvfiscanf_r+0x13e>
 800405e:	2b78      	cmp	r3, #120	; 0x78
 8004060:	d0d9      	beq.n	8004016 <__ssvfiscanf_r+0x116>
 8004062:	2b73      	cmp	r3, #115	; 0x73
 8004064:	d1c4      	bne.n	8003ff0 <__ssvfiscanf_r+0xf0>
 8004066:	2302      	movs	r3, #2
 8004068:	e02d      	b.n	80040c6 <__ssvfiscanf_r+0x1c6>
 800406a:	6863      	ldr	r3, [r4, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	dd0f      	ble.n	8004090 <__ssvfiscanf_r+0x190>
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	9901      	ldr	r1, [sp, #4]
 8004074:	781a      	ldrb	r2, [r3, #0]
 8004076:	428a      	cmp	r2, r1
 8004078:	d000      	beq.n	800407c <__ssvfiscanf_r+0x17c>
 800407a:	e0a3      	b.n	80041c4 <__ssvfiscanf_r+0x2c4>
 800407c:	3301      	adds	r3, #1
 800407e:	6862      	ldr	r2, [r4, #4]
 8004080:	6023      	str	r3, [r4, #0]
 8004082:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8004084:	3a01      	subs	r2, #1
 8004086:	9301      	str	r3, [sp, #4]
 8004088:	3301      	adds	r3, #1
 800408a:	6062      	str	r2, [r4, #4]
 800408c:	9349      	str	r3, [sp, #292]	; 0x124
 800408e:	e766      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 8004090:	ab45      	add	r3, sp, #276	; 0x114
 8004092:	595b      	ldr	r3, [r3, r5]
 8004094:	0021      	movs	r1, r4
 8004096:	9800      	ldr	r0, [sp, #0]
 8004098:	9302      	str	r3, [sp, #8]
 800409a:	4798      	blx	r3
 800409c:	2800      	cmp	r0, #0
 800409e:	d0e7      	beq.n	8004070 <__ssvfiscanf_r+0x170>
 80040a0:	9848      	ldr	r0, [sp, #288]	; 0x120
 80040a2:	2800      	cmp	r0, #0
 80040a4:	d000      	beq.n	80040a8 <__ssvfiscanf_r+0x1a8>
 80040a6:	e086      	b.n	80041b6 <__ssvfiscanf_r+0x2b6>
 80040a8:	3801      	subs	r0, #1
 80040aa:	23a7      	movs	r3, #167	; 0xa7
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	449d      	add	sp, r3
 80040b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040b2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80040b4:	9201      	str	r2, [sp, #4]
 80040b6:	2220      	movs	r2, #32
 80040b8:	9901      	ldr	r1, [sp, #4]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	9245      	str	r2, [sp, #276]	; 0x114
 80040be:	e7aa      	b.n	8004016 <__ssvfiscanf_r+0x116>
 80040c0:	2308      	movs	r3, #8
 80040c2:	9346      	str	r3, [sp, #280]	; 0x118
 80040c4:	3b04      	subs	r3, #4
 80040c6:	934b      	str	r3, [sp, #300]	; 0x12c
 80040c8:	6863      	ldr	r3, [r4, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	dd41      	ble.n	8004152 <__ssvfiscanf_r+0x252>
 80040ce:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80040d0:	9301      	str	r3, [sp, #4]
 80040d2:	065b      	lsls	r3, r3, #25
 80040d4:	d408      	bmi.n	80040e8 <__ssvfiscanf_r+0x1e8>
 80040d6:	f7ff fd9b 	bl	8003c10 <__locale_ctype_ptr>
 80040da:	2108      	movs	r1, #8
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	781a      	ldrb	r2, [r3, #0]
 80040e0:	1880      	adds	r0, r0, r2
 80040e2:	7842      	ldrb	r2, [r0, #1]
 80040e4:	420a      	tst	r2, r1
 80040e6:	d13d      	bne.n	8004164 <__ssvfiscanf_r+0x264>
 80040e8:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	dc4f      	bgt.n	800418e <__ssvfiscanf_r+0x28e>
 80040ee:	ab04      	add	r3, sp, #16
 80040f0:	0022      	movs	r2, r4
 80040f2:	a945      	add	r1, sp, #276	; 0x114
 80040f4:	9800      	ldr	r0, [sp, #0]
 80040f6:	f000 f871 	bl	80041dc <_scanf_chars>
 80040fa:	2801      	cmp	r0, #1
 80040fc:	d062      	beq.n	80041c4 <__ssvfiscanf_r+0x2c4>
 80040fe:	2802      	cmp	r0, #2
 8004100:	d000      	beq.n	8004104 <__ssvfiscanf_r+0x204>
 8004102:	e72c      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 8004104:	e7cc      	b.n	80040a0 <__ssvfiscanf_r+0x1a0>
 8004106:	0031      	movs	r1, r6
 8004108:	a805      	add	r0, sp, #20
 800410a:	f000 f9cf 	bl	80044ac <__sccl>
 800410e:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004110:	0006      	movs	r6, r0
 8004112:	9301      	str	r3, [sp, #4]
 8004114:	2340      	movs	r3, #64	; 0x40
 8004116:	9a01      	ldr	r2, [sp, #4]
 8004118:	4313      	orrs	r3, r2
 800411a:	9345      	str	r3, [sp, #276]	; 0x114
 800411c:	2301      	movs	r3, #1
 800411e:	e7d2      	b.n	80040c6 <__ssvfiscanf_r+0x1c6>
 8004120:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004122:	9301      	str	r3, [sp, #4]
 8004124:	2340      	movs	r3, #64	; 0x40
 8004126:	9a01      	ldr	r2, [sp, #4]
 8004128:	4313      	orrs	r3, r2
 800412a:	9345      	str	r3, [sp, #276]	; 0x114
 800412c:	2300      	movs	r3, #0
 800412e:	e7ca      	b.n	80040c6 <__ssvfiscanf_r+0x1c6>
 8004130:	9845      	ldr	r0, [sp, #276]	; 0x114
 8004132:	06c3      	lsls	r3, r0, #27
 8004134:	d500      	bpl.n	8004138 <__ssvfiscanf_r+0x238>
 8004136:	e712      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 8004138:	9b04      	ldr	r3, [sp, #16]
 800413a:	9a49      	ldr	r2, [sp, #292]	; 0x124
 800413c:	1d19      	adds	r1, r3, #4
 800413e:	9104      	str	r1, [sp, #16]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	07c7      	lsls	r7, r0, #31
 8004144:	d501      	bpl.n	800414a <__ssvfiscanf_r+0x24a>
 8004146:	801a      	strh	r2, [r3, #0]
 8004148:	e709      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	e707      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 800414e:	2305      	movs	r3, #5
 8004150:	e7b9      	b.n	80040c6 <__ssvfiscanf_r+0x1c6>
 8004152:	ab45      	add	r3, sp, #276	; 0x114
 8004154:	595b      	ldr	r3, [r3, r5]
 8004156:	0021      	movs	r1, r4
 8004158:	9800      	ldr	r0, [sp, #0]
 800415a:	9301      	str	r3, [sp, #4]
 800415c:	4798      	blx	r3
 800415e:	2800      	cmp	r0, #0
 8004160:	d0b5      	beq.n	80040ce <__ssvfiscanf_r+0x1ce>
 8004162:	e79d      	b.n	80040a0 <__ssvfiscanf_r+0x1a0>
 8004164:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8004166:	9201      	str	r2, [sp, #4]
 8004168:	3201      	adds	r2, #1
 800416a:	9249      	str	r2, [sp, #292]	; 0x124
 800416c:	6862      	ldr	r2, [r4, #4]
 800416e:	3a01      	subs	r2, #1
 8004170:	6062      	str	r2, [r4, #4]
 8004172:	2a00      	cmp	r2, #0
 8004174:	dd02      	ble.n	800417c <__ssvfiscanf_r+0x27c>
 8004176:	3301      	adds	r3, #1
 8004178:	6023      	str	r3, [r4, #0]
 800417a:	e7ac      	b.n	80040d6 <__ssvfiscanf_r+0x1d6>
 800417c:	ab45      	add	r3, sp, #276	; 0x114
 800417e:	595b      	ldr	r3, [r3, r5]
 8004180:	0021      	movs	r1, r4
 8004182:	9800      	ldr	r0, [sp, #0]
 8004184:	9301      	str	r3, [sp, #4]
 8004186:	4798      	blx	r3
 8004188:	2800      	cmp	r0, #0
 800418a:	d0a4      	beq.n	80040d6 <__ssvfiscanf_r+0x1d6>
 800418c:	e788      	b.n	80040a0 <__ssvfiscanf_r+0x1a0>
 800418e:	2b04      	cmp	r3, #4
 8004190:	dc06      	bgt.n	80041a0 <__ssvfiscanf_r+0x2a0>
 8004192:	ab04      	add	r3, sp, #16
 8004194:	0022      	movs	r2, r4
 8004196:	a945      	add	r1, sp, #276	; 0x114
 8004198:	9800      	ldr	r0, [sp, #0]
 800419a:	f000 f885 	bl	80042a8 <_scanf_i>
 800419e:	e7ac      	b.n	80040fa <__ssvfiscanf_r+0x1fa>
 80041a0:	4b0d      	ldr	r3, [pc, #52]	; (80041d8 <__ssvfiscanf_r+0x2d8>)
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d100      	bne.n	80041a8 <__ssvfiscanf_r+0x2a8>
 80041a6:	e6da      	b.n	8003f5e <__ssvfiscanf_r+0x5e>
 80041a8:	ab04      	add	r3, sp, #16
 80041aa:	0022      	movs	r2, r4
 80041ac:	a945      	add	r1, sp, #276	; 0x114
 80041ae:	9800      	ldr	r0, [sp, #0]
 80041b0:	e000      	b.n	80041b4 <__ssvfiscanf_r+0x2b4>
 80041b2:	bf00      	nop
 80041b4:	e7a1      	b.n	80040fa <__ssvfiscanf_r+0x1fa>
 80041b6:	89a3      	ldrh	r3, [r4, #12]
 80041b8:	065b      	lsls	r3, r3, #25
 80041ba:	d400      	bmi.n	80041be <__ssvfiscanf_r+0x2be>
 80041bc:	e775      	b.n	80040aa <__ssvfiscanf_r+0x1aa>
 80041be:	2001      	movs	r0, #1
 80041c0:	4240      	negs	r0, r0
 80041c2:	e772      	b.n	80040aa <__ssvfiscanf_r+0x1aa>
 80041c4:	9848      	ldr	r0, [sp, #288]	; 0x120
 80041c6:	e770      	b.n	80040aa <__ssvfiscanf_r+0x1aa>
 80041c8:	fffffd64 	.word	0xfffffd64
 80041cc:	08003e49 	.word	0x08003e49
 80041d0:	08003ec1 	.word	0x08003ec1
 80041d4:	08004838 	.word	0x08004838
 80041d8:	00000000 	.word	0x00000000

080041dc <_scanf_chars>:
 80041dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041de:	0015      	movs	r5, r2
 80041e0:	688a      	ldr	r2, [r1, #8]
 80041e2:	9001      	str	r0, [sp, #4]
 80041e4:	000c      	movs	r4, r1
 80041e6:	2a00      	cmp	r2, #0
 80041e8:	d104      	bne.n	80041f4 <_scanf_chars+0x18>
 80041ea:	698a      	ldr	r2, [r1, #24]
 80041ec:	2a00      	cmp	r2, #0
 80041ee:	d117      	bne.n	8004220 <_scanf_chars+0x44>
 80041f0:	3201      	adds	r2, #1
 80041f2:	60a2      	str	r2, [r4, #8]
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	06d2      	lsls	r2, r2, #27
 80041f8:	d403      	bmi.n	8004202 <_scanf_chars+0x26>
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	1d11      	adds	r1, r2, #4
 80041fe:	6019      	str	r1, [r3, #0]
 8004200:	6817      	ldr	r7, [r2, #0]
 8004202:	2600      	movs	r6, #0
 8004204:	69a3      	ldr	r3, [r4, #24]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d01f      	beq.n	800424a <_scanf_chars+0x6e>
 800420a:	2b01      	cmp	r3, #1
 800420c:	d10b      	bne.n	8004226 <_scanf_chars+0x4a>
 800420e:	682b      	ldr	r3, [r5, #0]
 8004210:	6962      	ldr	r2, [r4, #20]
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	5cd3      	ldrb	r3, [r2, r3]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d117      	bne.n	800424a <_scanf_chars+0x6e>
 800421a:	2e00      	cmp	r6, #0
 800421c:	d133      	bne.n	8004286 <_scanf_chars+0xaa>
 800421e:	e009      	b.n	8004234 <_scanf_chars+0x58>
 8004220:	2201      	movs	r2, #1
 8004222:	4252      	negs	r2, r2
 8004224:	e7e5      	b.n	80041f2 <_scanf_chars+0x16>
 8004226:	2b02      	cmp	r3, #2
 8004228:	d006      	beq.n	8004238 <_scanf_chars+0x5c>
 800422a:	2e00      	cmp	r6, #0
 800422c:	d12b      	bne.n	8004286 <_scanf_chars+0xaa>
 800422e:	69a3      	ldr	r3, [r4, #24]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d128      	bne.n	8004286 <_scanf_chars+0xaa>
 8004234:	2001      	movs	r0, #1
 8004236:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004238:	f7ff fcea 	bl	8003c10 <__locale_ctype_ptr>
 800423c:	2208      	movs	r2, #8
 800423e:	682b      	ldr	r3, [r5, #0]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	18c0      	adds	r0, r0, r3
 8004244:	7843      	ldrb	r3, [r0, #1]
 8004246:	4213      	tst	r3, r2
 8004248:	d1ef      	bne.n	800422a <_scanf_chars+0x4e>
 800424a:	2210      	movs	r2, #16
 800424c:	6823      	ldr	r3, [r4, #0]
 800424e:	3601      	adds	r6, #1
 8004250:	4213      	tst	r3, r2
 8004252:	d103      	bne.n	800425c <_scanf_chars+0x80>
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	703b      	strb	r3, [r7, #0]
 800425a:	3701      	adds	r7, #1
 800425c:	682a      	ldr	r2, [r5, #0]
 800425e:	686b      	ldr	r3, [r5, #4]
 8004260:	3201      	adds	r2, #1
 8004262:	602a      	str	r2, [r5, #0]
 8004264:	68a2      	ldr	r2, [r4, #8]
 8004266:	3b01      	subs	r3, #1
 8004268:	3a01      	subs	r2, #1
 800426a:	606b      	str	r3, [r5, #4]
 800426c:	60a2      	str	r2, [r4, #8]
 800426e:	2a00      	cmp	r2, #0
 8004270:	d009      	beq.n	8004286 <_scanf_chars+0xaa>
 8004272:	2b00      	cmp	r3, #0
 8004274:	dcc6      	bgt.n	8004204 <_scanf_chars+0x28>
 8004276:	23c0      	movs	r3, #192	; 0xc0
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	58e3      	ldr	r3, [r4, r3]
 800427c:	0029      	movs	r1, r5
 800427e:	9801      	ldr	r0, [sp, #4]
 8004280:	4798      	blx	r3
 8004282:	2800      	cmp	r0, #0
 8004284:	d0be      	beq.n	8004204 <_scanf_chars+0x28>
 8004286:	2310      	movs	r3, #16
 8004288:	6822      	ldr	r2, [r4, #0]
 800428a:	4013      	ands	r3, r2
 800428c:	d106      	bne.n	800429c <_scanf_chars+0xc0>
 800428e:	68e2      	ldr	r2, [r4, #12]
 8004290:	3201      	adds	r2, #1
 8004292:	60e2      	str	r2, [r4, #12]
 8004294:	69a2      	ldr	r2, [r4, #24]
 8004296:	2a00      	cmp	r2, #0
 8004298:	d000      	beq.n	800429c <_scanf_chars+0xc0>
 800429a:	703b      	strb	r3, [r7, #0]
 800429c:	6923      	ldr	r3, [r4, #16]
 800429e:	2000      	movs	r0, #0
 80042a0:	199e      	adds	r6, r3, r6
 80042a2:	6126      	str	r6, [r4, #16]
 80042a4:	e7c7      	b.n	8004236 <_scanf_chars+0x5a>
	...

080042a8 <_scanf_i>:
 80042a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042aa:	000c      	movs	r4, r1
 80042ac:	b08b      	sub	sp, #44	; 0x2c
 80042ae:	9302      	str	r3, [sp, #8]
 80042b0:	4b78      	ldr	r3, [pc, #480]	; (8004494 <_scanf_i+0x1ec>)
 80042b2:	9004      	str	r0, [sp, #16]
 80042b4:	0016      	movs	r6, r2
 80042b6:	aa07      	add	r2, sp, #28
 80042b8:	cb23      	ldmia	r3!, {r0, r1, r5}
 80042ba:	c223      	stmia	r2!, {r0, r1, r5}
 80042bc:	4b76      	ldr	r3, [pc, #472]	; (8004498 <_scanf_i+0x1f0>)
 80042be:	9305      	str	r3, [sp, #20]
 80042c0:	69a3      	ldr	r3, [r4, #24]
 80042c2:	2b03      	cmp	r3, #3
 80042c4:	d101      	bne.n	80042ca <_scanf_i+0x22>
 80042c6:	4b75      	ldr	r3, [pc, #468]	; (800449c <_scanf_i+0x1f4>)
 80042c8:	9305      	str	r3, [sp, #20]
 80042ca:	22ae      	movs	r2, #174	; 0xae
 80042cc:	2000      	movs	r0, #0
 80042ce:	68a3      	ldr	r3, [r4, #8]
 80042d0:	0052      	lsls	r2, r2, #1
 80042d2:	1e59      	subs	r1, r3, #1
 80042d4:	9003      	str	r0, [sp, #12]
 80042d6:	4291      	cmp	r1, r2
 80042d8:	d905      	bls.n	80042e6 <_scanf_i+0x3e>
 80042da:	3b5e      	subs	r3, #94	; 0x5e
 80042dc:	3bff      	subs	r3, #255	; 0xff
 80042de:	9303      	str	r3, [sp, #12]
 80042e0:	235e      	movs	r3, #94	; 0x5e
 80042e2:	33ff      	adds	r3, #255	; 0xff
 80042e4:	60a3      	str	r3, [r4, #8]
 80042e6:	0023      	movs	r3, r4
 80042e8:	331c      	adds	r3, #28
 80042ea:	9301      	str	r3, [sp, #4]
 80042ec:	23d0      	movs	r3, #208	; 0xd0
 80042ee:	2700      	movs	r7, #0
 80042f0:	6822      	ldr	r2, [r4, #0]
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	4313      	orrs	r3, r2
 80042f6:	6023      	str	r3, [r4, #0]
 80042f8:	9b01      	ldr	r3, [sp, #4]
 80042fa:	9300      	str	r3, [sp, #0]
 80042fc:	6833      	ldr	r3, [r6, #0]
 80042fe:	a807      	add	r0, sp, #28
 8004300:	7819      	ldrb	r1, [r3, #0]
 8004302:	00bb      	lsls	r3, r7, #2
 8004304:	2202      	movs	r2, #2
 8004306:	5818      	ldr	r0, [r3, r0]
 8004308:	f000 f93e 	bl	8004588 <memchr>
 800430c:	2800      	cmp	r0, #0
 800430e:	d02b      	beq.n	8004368 <_scanf_i+0xc0>
 8004310:	2f01      	cmp	r7, #1
 8004312:	d162      	bne.n	80043da <_scanf_i+0x132>
 8004314:	6863      	ldr	r3, [r4, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <_scanf_i+0x80>
 800431a:	3308      	adds	r3, #8
 800431c:	6822      	ldr	r2, [r4, #0]
 800431e:	6063      	str	r3, [r4, #4]
 8004320:	33f9      	adds	r3, #249	; 0xf9
 8004322:	33ff      	adds	r3, #255	; 0xff
 8004324:	4313      	orrs	r3, r2
 8004326:	6023      	str	r3, [r4, #0]
 8004328:	4b5d      	ldr	r3, [pc, #372]	; (80044a0 <_scanf_i+0x1f8>)
 800432a:	6822      	ldr	r2, [r4, #0]
 800432c:	4013      	ands	r3, r2
 800432e:	6023      	str	r3, [r4, #0]
 8004330:	68a3      	ldr	r3, [r4, #8]
 8004332:	1e5a      	subs	r2, r3, #1
 8004334:	60a2      	str	r2, [r4, #8]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d016      	beq.n	8004368 <_scanf_i+0xc0>
 800433a:	6833      	ldr	r3, [r6, #0]
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	6032      	str	r2, [r6, #0]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	9a00      	ldr	r2, [sp, #0]
 8004344:	7013      	strb	r3, [r2, #0]
 8004346:	6873      	ldr	r3, [r6, #4]
 8004348:	1c55      	adds	r5, r2, #1
 800434a:	3b01      	subs	r3, #1
 800434c:	6073      	str	r3, [r6, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	dc09      	bgt.n	8004366 <_scanf_i+0xbe>
 8004352:	23c0      	movs	r3, #192	; 0xc0
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	58e3      	ldr	r3, [r4, r3]
 8004358:	0031      	movs	r1, r6
 800435a:	9804      	ldr	r0, [sp, #16]
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	4798      	blx	r3
 8004360:	2800      	cmp	r0, #0
 8004362:	d000      	beq.n	8004366 <_scanf_i+0xbe>
 8004364:	e080      	b.n	8004468 <_scanf_i+0x1c0>
 8004366:	9500      	str	r5, [sp, #0]
 8004368:	3701      	adds	r7, #1
 800436a:	2f03      	cmp	r7, #3
 800436c:	d1c6      	bne.n	80042fc <_scanf_i+0x54>
 800436e:	6863      	ldr	r3, [r4, #4]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d101      	bne.n	8004378 <_scanf_i+0xd0>
 8004374:	330a      	adds	r3, #10
 8004376:	6063      	str	r3, [r4, #4]
 8004378:	2110      	movs	r1, #16
 800437a:	2700      	movs	r7, #0
 800437c:	6863      	ldr	r3, [r4, #4]
 800437e:	6960      	ldr	r0, [r4, #20]
 8004380:	1ac9      	subs	r1, r1, r3
 8004382:	4b48      	ldr	r3, [pc, #288]	; (80044a4 <_scanf_i+0x1fc>)
 8004384:	18c9      	adds	r1, r1, r3
 8004386:	f000 f891 	bl	80044ac <__sccl>
 800438a:	9d00      	ldr	r5, [sp, #0]
 800438c:	68a3      	ldr	r3, [r4, #8]
 800438e:	6822      	ldr	r2, [r4, #0]
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d041      	beq.n	800441a <_scanf_i+0x172>
 8004396:	6831      	ldr	r1, [r6, #0]
 8004398:	6963      	ldr	r3, [r4, #20]
 800439a:	7808      	ldrb	r0, [r1, #0]
 800439c:	5c1b      	ldrb	r3, [r3, r0]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d03b      	beq.n	800441a <_scanf_i+0x172>
 80043a2:	2830      	cmp	r0, #48	; 0x30
 80043a4:	d129      	bne.n	80043fa <_scanf_i+0x152>
 80043a6:	2380      	movs	r3, #128	; 0x80
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	421a      	tst	r2, r3
 80043ac:	d025      	beq.n	80043fa <_scanf_i+0x152>
 80043ae:	9b03      	ldr	r3, [sp, #12]
 80043b0:	3701      	adds	r7, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d005      	beq.n	80043c2 <_scanf_i+0x11a>
 80043b6:	001a      	movs	r2, r3
 80043b8:	9b00      	ldr	r3, [sp, #0]
 80043ba:	3a01      	subs	r2, #1
 80043bc:	3301      	adds	r3, #1
 80043be:	9203      	str	r2, [sp, #12]
 80043c0:	60a3      	str	r3, [r4, #8]
 80043c2:	6873      	ldr	r3, [r6, #4]
 80043c4:	3b01      	subs	r3, #1
 80043c6:	6073      	str	r3, [r6, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	dd1d      	ble.n	8004408 <_scanf_i+0x160>
 80043cc:	6833      	ldr	r3, [r6, #0]
 80043ce:	3301      	adds	r3, #1
 80043d0:	6033      	str	r3, [r6, #0]
 80043d2:	68a3      	ldr	r3, [r4, #8]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	60a3      	str	r3, [r4, #8]
 80043d8:	e7d8      	b.n	800438c <_scanf_i+0xe4>
 80043da:	2f02      	cmp	r7, #2
 80043dc:	d1a8      	bne.n	8004330 <_scanf_i+0x88>
 80043de:	21c0      	movs	r1, #192	; 0xc0
 80043e0:	2380      	movs	r3, #128	; 0x80
 80043e2:	6822      	ldr	r2, [r4, #0]
 80043e4:	00c9      	lsls	r1, r1, #3
 80043e6:	4011      	ands	r1, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4299      	cmp	r1, r3
 80043ec:	d1bf      	bne.n	800436e <_scanf_i+0xc6>
 80043ee:	3bf1      	subs	r3, #241	; 0xf1
 80043f0:	3bff      	subs	r3, #255	; 0xff
 80043f2:	6063      	str	r3, [r4, #4]
 80043f4:	33f0      	adds	r3, #240	; 0xf0
 80043f6:	4313      	orrs	r3, r2
 80043f8:	e799      	b.n	800432e <_scanf_i+0x86>
 80043fa:	4b2b      	ldr	r3, [pc, #172]	; (80044a8 <_scanf_i+0x200>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	6023      	str	r3, [r4, #0]
 8004400:	780b      	ldrb	r3, [r1, #0]
 8004402:	702b      	strb	r3, [r5, #0]
 8004404:	3501      	adds	r5, #1
 8004406:	e7dc      	b.n	80043c2 <_scanf_i+0x11a>
 8004408:	23c0      	movs	r3, #192	; 0xc0
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	58e3      	ldr	r3, [r4, r3]
 800440e:	0031      	movs	r1, r6
 8004410:	9804      	ldr	r0, [sp, #16]
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	4798      	blx	r3
 8004416:	2800      	cmp	r0, #0
 8004418:	d0db      	beq.n	80043d2 <_scanf_i+0x12a>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	05db      	lsls	r3, r3, #23
 800441e:	d50e      	bpl.n	800443e <_scanf_i+0x196>
 8004420:	9b01      	ldr	r3, [sp, #4]
 8004422:	429d      	cmp	r5, r3
 8004424:	d907      	bls.n	8004436 <_scanf_i+0x18e>
 8004426:	23be      	movs	r3, #190	; 0xbe
 8004428:	3d01      	subs	r5, #1
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	7829      	ldrb	r1, [r5, #0]
 800442e:	58e3      	ldr	r3, [r4, r3]
 8004430:	0032      	movs	r2, r6
 8004432:	9804      	ldr	r0, [sp, #16]
 8004434:	4798      	blx	r3
 8004436:	9b01      	ldr	r3, [sp, #4]
 8004438:	2001      	movs	r0, #1
 800443a:	429d      	cmp	r5, r3
 800443c:	d027      	beq.n	800448e <_scanf_i+0x1e6>
 800443e:	2210      	movs	r2, #16
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	401a      	ands	r2, r3
 8004444:	d11c      	bne.n	8004480 <_scanf_i+0x1d8>
 8004446:	702a      	strb	r2, [r5, #0]
 8004448:	6863      	ldr	r3, [r4, #4]
 800444a:	9901      	ldr	r1, [sp, #4]
 800444c:	9804      	ldr	r0, [sp, #16]
 800444e:	9e05      	ldr	r6, [sp, #20]
 8004450:	47b0      	blx	r6
 8004452:	9b02      	ldr	r3, [sp, #8]
 8004454:	6821      	ldr	r1, [r4, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	068a      	lsls	r2, r1, #26
 800445a:	d507      	bpl.n	800446c <_scanf_i+0x1c4>
 800445c:	1d1a      	adds	r2, r3, #4
 800445e:	9902      	ldr	r1, [sp, #8]
 8004460:	600a      	str	r2, [r1, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6018      	str	r0, [r3, #0]
 8004466:	e008      	b.n	800447a <_scanf_i+0x1d2>
 8004468:	2700      	movs	r7, #0
 800446a:	e7d6      	b.n	800441a <_scanf_i+0x172>
 800446c:	1d1a      	adds	r2, r3, #4
 800446e:	07ce      	lsls	r6, r1, #31
 8004470:	d5f5      	bpl.n	800445e <_scanf_i+0x1b6>
 8004472:	9902      	ldr	r1, [sp, #8]
 8004474:	600a      	str	r2, [r1, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	8018      	strh	r0, [r3, #0]
 800447a:	68e3      	ldr	r3, [r4, #12]
 800447c:	3301      	adds	r3, #1
 800447e:	60e3      	str	r3, [r4, #12]
 8004480:	2000      	movs	r0, #0
 8004482:	9b01      	ldr	r3, [sp, #4]
 8004484:	1aed      	subs	r5, r5, r3
 8004486:	6923      	ldr	r3, [r4, #16]
 8004488:	19ef      	adds	r7, r5, r7
 800448a:	19df      	adds	r7, r3, r7
 800448c:	6127      	str	r7, [r4, #16]
 800448e:	b00b      	add	sp, #44	; 0x2c
 8004490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004492:	46c0      	nop			; (mov r8, r8)
 8004494:	08004614 	.word	0x08004614
 8004498:	08003de5 	.word	0x08003de5
 800449c:	080034c5 	.word	0x080034c5
 80044a0:	fffffaff 	.word	0xfffffaff
 80044a4:	0800483c 	.word	0x0800483c
 80044a8:	fffff6ff 	.word	0xfffff6ff

080044ac <__sccl>:
 80044ac:	b570      	push	{r4, r5, r6, lr}
 80044ae:	780b      	ldrb	r3, [r1, #0]
 80044b0:	0005      	movs	r5, r0
 80044b2:	2b5e      	cmp	r3, #94	; 0x5e
 80044b4:	d018      	beq.n	80044e8 <__sccl+0x3c>
 80044b6:	1c4a      	adds	r2, r1, #1
 80044b8:	2100      	movs	r1, #0
 80044ba:	0028      	movs	r0, r5
 80044bc:	1c6c      	adds	r4, r5, #1
 80044be:	34ff      	adds	r4, #255	; 0xff
 80044c0:	7001      	strb	r1, [r0, #0]
 80044c2:	3001      	adds	r0, #1
 80044c4:	42a0      	cmp	r0, r4
 80044c6:	d1fb      	bne.n	80044c0 <__sccl+0x14>
 80044c8:	1e50      	subs	r0, r2, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00b      	beq.n	80044e6 <__sccl+0x3a>
 80044ce:	2001      	movs	r0, #1
 80044d0:	4041      	eors	r1, r0
 80044d2:	54e9      	strb	r1, [r5, r3]
 80044d4:	7814      	ldrb	r4, [r2, #0]
 80044d6:	1c50      	adds	r0, r2, #1
 80044d8:	2c2d      	cmp	r4, #45	; 0x2d
 80044da:	d00c      	beq.n	80044f6 <__sccl+0x4a>
 80044dc:	2c5d      	cmp	r4, #93	; 0x5d
 80044de:	d002      	beq.n	80044e6 <__sccl+0x3a>
 80044e0:	2c00      	cmp	r4, #0
 80044e2:	d105      	bne.n	80044f0 <__sccl+0x44>
 80044e4:	0010      	movs	r0, r2
 80044e6:	bd70      	pop	{r4, r5, r6, pc}
 80044e8:	1c8a      	adds	r2, r1, #2
 80044ea:	784b      	ldrb	r3, [r1, #1]
 80044ec:	2101      	movs	r1, #1
 80044ee:	e7e4      	b.n	80044ba <__sccl+0xe>
 80044f0:	0023      	movs	r3, r4
 80044f2:	0002      	movs	r2, r0
 80044f4:	e7ed      	b.n	80044d2 <__sccl+0x26>
 80044f6:	7856      	ldrb	r6, [r2, #1]
 80044f8:	2e5d      	cmp	r6, #93	; 0x5d
 80044fa:	d0f9      	beq.n	80044f0 <__sccl+0x44>
 80044fc:	42b3      	cmp	r3, r6
 80044fe:	dcf7      	bgt.n	80044f0 <__sccl+0x44>
 8004500:	3202      	adds	r2, #2
 8004502:	3301      	adds	r3, #1
 8004504:	54e9      	strb	r1, [r5, r3]
 8004506:	429e      	cmp	r6, r3
 8004508:	dcfb      	bgt.n	8004502 <__sccl+0x56>
 800450a:	e7e3      	b.n	80044d4 <__sccl+0x28>

0800450c <__submore>:
 800450c:	000b      	movs	r3, r1
 800450e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004510:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8004512:	3344      	adds	r3, #68	; 0x44
 8004514:	000c      	movs	r4, r1
 8004516:	429d      	cmp	r5, r3
 8004518:	d11c      	bne.n	8004554 <__submore+0x48>
 800451a:	2680      	movs	r6, #128	; 0x80
 800451c:	00f6      	lsls	r6, r6, #3
 800451e:	0031      	movs	r1, r6
 8004520:	f7fe fed6 	bl	80032d0 <_malloc_r>
 8004524:	2800      	cmp	r0, #0
 8004526:	d102      	bne.n	800452e <__submore+0x22>
 8004528:	2001      	movs	r0, #1
 800452a:	4240      	negs	r0, r0
 800452c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800452e:	0023      	movs	r3, r4
 8004530:	6360      	str	r0, [r4, #52]	; 0x34
 8004532:	63a6      	str	r6, [r4, #56]	; 0x38
 8004534:	3346      	adds	r3, #70	; 0x46
 8004536:	781a      	ldrb	r2, [r3, #0]
 8004538:	4b10      	ldr	r3, [pc, #64]	; (800457c <__submore+0x70>)
 800453a:	54c2      	strb	r2, [r0, r3]
 800453c:	0023      	movs	r3, r4
 800453e:	3345      	adds	r3, #69	; 0x45
 8004540:	781a      	ldrb	r2, [r3, #0]
 8004542:	4b0f      	ldr	r3, [pc, #60]	; (8004580 <__submore+0x74>)
 8004544:	54c2      	strb	r2, [r0, r3]
 8004546:	782a      	ldrb	r2, [r5, #0]
 8004548:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <__submore+0x78>)
 800454a:	54c2      	strb	r2, [r0, r3]
 800454c:	18c0      	adds	r0, r0, r3
 800454e:	6020      	str	r0, [r4, #0]
 8004550:	2000      	movs	r0, #0
 8004552:	e7eb      	b.n	800452c <__submore+0x20>
 8004554:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 8004556:	0029      	movs	r1, r5
 8004558:	0073      	lsls	r3, r6, #1
 800455a:	001a      	movs	r2, r3
 800455c:	9301      	str	r3, [sp, #4]
 800455e:	f000 f81e 	bl	800459e <_realloc_r>
 8004562:	1e05      	subs	r5, r0, #0
 8004564:	d0e0      	beq.n	8004528 <__submore+0x1c>
 8004566:	1987      	adds	r7, r0, r6
 8004568:	0001      	movs	r1, r0
 800456a:	0032      	movs	r2, r6
 800456c:	0038      	movs	r0, r7
 800456e:	f7ff fb6f 	bl	8003c50 <memcpy>
 8004572:	9b01      	ldr	r3, [sp, #4]
 8004574:	6027      	str	r7, [r4, #0]
 8004576:	6365      	str	r5, [r4, #52]	; 0x34
 8004578:	63a3      	str	r3, [r4, #56]	; 0x38
 800457a:	e7e9      	b.n	8004550 <__submore+0x44>
 800457c:	000003ff 	.word	0x000003ff
 8004580:	000003fe 	.word	0x000003fe
 8004584:	000003fd 	.word	0x000003fd

08004588 <memchr>:
 8004588:	b2c9      	uxtb	r1, r1
 800458a:	1882      	adds	r2, r0, r2
 800458c:	4290      	cmp	r0, r2
 800458e:	d101      	bne.n	8004594 <memchr+0xc>
 8004590:	2000      	movs	r0, #0
 8004592:	4770      	bx	lr
 8004594:	7803      	ldrb	r3, [r0, #0]
 8004596:	428b      	cmp	r3, r1
 8004598:	d0fb      	beq.n	8004592 <memchr+0xa>
 800459a:	3001      	adds	r0, #1
 800459c:	e7f6      	b.n	800458c <memchr+0x4>

0800459e <_realloc_r>:
 800459e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045a0:	0007      	movs	r7, r0
 80045a2:	000d      	movs	r5, r1
 80045a4:	0016      	movs	r6, r2
 80045a6:	2900      	cmp	r1, #0
 80045a8:	d105      	bne.n	80045b6 <_realloc_r+0x18>
 80045aa:	0011      	movs	r1, r2
 80045ac:	f7fe fe90 	bl	80032d0 <_malloc_r>
 80045b0:	0004      	movs	r4, r0
 80045b2:	0020      	movs	r0, r4
 80045b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045b6:	2a00      	cmp	r2, #0
 80045b8:	d103      	bne.n	80045c2 <_realloc_r+0x24>
 80045ba:	f7fe fe3f 	bl	800323c <_free_r>
 80045be:	0034      	movs	r4, r6
 80045c0:	e7f7      	b.n	80045b2 <_realloc_r+0x14>
 80045c2:	f000 f812 	bl	80045ea <_malloc_usable_size_r>
 80045c6:	002c      	movs	r4, r5
 80045c8:	42b0      	cmp	r0, r6
 80045ca:	d2f2      	bcs.n	80045b2 <_realloc_r+0x14>
 80045cc:	0031      	movs	r1, r6
 80045ce:	0038      	movs	r0, r7
 80045d0:	f7fe fe7e 	bl	80032d0 <_malloc_r>
 80045d4:	1e04      	subs	r4, r0, #0
 80045d6:	d0ec      	beq.n	80045b2 <_realloc_r+0x14>
 80045d8:	0029      	movs	r1, r5
 80045da:	0032      	movs	r2, r6
 80045dc:	f7ff fb38 	bl	8003c50 <memcpy>
 80045e0:	0029      	movs	r1, r5
 80045e2:	0038      	movs	r0, r7
 80045e4:	f7fe fe2a 	bl	800323c <_free_r>
 80045e8:	e7e3      	b.n	80045b2 <_realloc_r+0x14>

080045ea <_malloc_usable_size_r>:
 80045ea:	1f0b      	subs	r3, r1, #4
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	1f18      	subs	r0, r3, #4
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	da01      	bge.n	80045f8 <_malloc_usable_size_r+0xe>
 80045f4:	580b      	ldr	r3, [r1, r0]
 80045f6:	18c0      	adds	r0, r0, r3
 80045f8:	4770      	bx	lr
	...

080045fc <_init>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr

08004608 <_fini>:
 8004608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800460e:	bc08      	pop	{r3}
 8004610:	469e      	mov	lr, r3
 8004612:	4770      	bx	lr
