Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Sengupta, D., Snigdha, F.S., Hu, J., Sapatnekar, S.S.","SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits",2017,"Proceedings - Design Automation Conference","Part 128280",, 72,"","",,,10.1145/3061639.3062314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023611925&doi=10.1145%2f3061639.3062314&partnerID=40&md5=6902f6f079a14b5f0add9df007aa3ce8",Conference Paper,Scopus,2-s2.0-85023611925
"Mishra, V., Jain, P., Marella, S.K., Sapatnekar, S.S.","Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays",2017,"Proceedings - Design Automation Conference","Part 128280",, 21,"","",,,10.1145/3061639.3062266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023627554&doi=10.1145%2f3061639.3062266&partnerID=40&md5=56e6d3dff8c507b15ac1e002f5daf558",Conference Paper,Scopus,2-s2.0-85023627554
"Wang, J.-P., Sapatnekar, S.S., Kim, C.H., Crowell, P., Koester, S., Datta, S., Roy, K., Raghunathan, A., Hu, X.S., Niemier, M., Naeemi, A., Chien, C.-L., Ross, C., Kawakami, R.","A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited",2017,"Proceedings - Design Automation Conference","Part 128280",, 16,"","",,,10.1145/3061639.3072942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023639883&doi=10.1145%2f3061639.3072942&partnerID=40&md5=b4bc59a3c597f6aff0490c495428297b",Conference Paper,Scopus,2-s2.0-85023639883
"Perricone, R., Ahmed, I., Liang, Z., Mankalale, M.G., Hu, X.S., Kim, C.H., Niemier, M., Sapatnekar, S.S., Wang, J.-P.","Advanced spintronic memory and logic for non-volatile processors",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927132,"972","977",,2,10.23919/DATE.2017.7927132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020163973&doi=10.23919%2fDATE.2017.7927132&partnerID=40&md5=d4bd5da783161e4b7d59d28dca07380b",Conference Paper,Scopus,2-s2.0-85020163973
"Fan, Q., Sapatnekar, S.S., Lilja, D.J.","Cost-quality trade-offs of approximate memory repair mechanisms for image data",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918355,"438","444",,,10.1109/ISQED.2017.7918355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019557345&doi=10.1109%2fISQED.2017.7918355&partnerID=40&md5=2ed42dc0c5c4de429241e162a049435f",Conference Paper,Scopus,2-s2.0-85019557345
"Mishra, V., Sapatnekar, S.S.","Probabilistic wire resistance degradation due to electromigration in power grids",2017,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","36","4", 7498565,"628","640",,,10.1109/TCAD.2016.2584054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017629821&doi=10.1109%2fTCAD.2016.2584054&partnerID=40&md5=73079e8dcade951e679c095df653610b",Article,Scopus,2-s2.0-85017629821
"Li, C., Sapatnekar, S.S., Hu, J.","Control synthesis and delay sensor deployment for efficient ASV designs",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967017,"","",,,10.1145/2966986.2967017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001129230&doi=10.1145%2f2966986.2967017&partnerID=40&md5=29440d241e92edfa36c1218faa454f66",Conference Paper,Scopus,2-s2.0-85001129230
"Mankalale, M.G., Sapatnekar, S.S.","Optimized standard cells for all-spin logic",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","2", 21,"","",,,10.1145/2967612,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997471126&doi=10.1145%2f2967612&partnerID=40&md5=29a8728218799d136dc20a12139eff72",Article,Scopus,2-s2.0-84997471126
"Cortadella, J., Lupon, M., Moreno, A., Roca, A., Sapatnekar, S.S.","Ring oscillator clocks and margins",2016,"Proceedings - International Symposium on Asynchronous Circuits and Systems","2016-October",, 7584887,"19","26",,,10.1109/ASYNC.2016.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994633756&doi=10.1109%2fASYNC.2016.14&partnerID=40&md5=f482a15d382f10aa757f983e03b22898",Conference Paper,Scopus,2-s2.0-84994633756
"Mankalale, M.G., Liang, Z., Smith, A.K., Mahendra, D.C., Jamali, M., Wang, J.-P., Sapatnekar, S.S.","A fast magnetoelectric device based on current-driven domain wall propagation",2016,"Device Research Conference - Conference Digest, DRC","2016-August",, 7548457,"","",,2,10.1109/DRC.2016.7548457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987719079&doi=10.1109%2fDRC.2016.7548457&partnerID=40&md5=ac1c041f0838b35f9c7625b991728b53",Conference Paper,Scopus,2-s2.0-84987719079
"Mishra, V., Sapatnekar, S.S.","Predicting electromigration mortality under temperature and product lifetime specifications",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a43,"","",,1,10.1145/2897937.2898070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977111925&doi=10.1145%2f2897937.2898070&partnerID=40&md5=3d9b841ca2449544eaf7a8ee30a62db1",Conference Paper,Scopus,2-s2.0-84977111925
"Snigdha, F.S., Sengupta, D., Hu, J., Sapatnekar, S.S.","Optimal design of JPEG hardware under the approximate computing paradigm",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a106,"","",,3,10.1145/2897937.2898057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977090401&doi=10.1145%2f2897937.2898057&partnerID=40&md5=a69b74bd536918aeb6aea5c4667d744f",Conference Paper,Scopus,2-s2.0-84977090401
"Sengupta, D., Mishra, V., Sapatnekar, S.S.","Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a31,"","",,,10.1145/2897937.2905016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977142710&doi=10.1145%2f2897937.2905016&partnerID=40&md5=3213de1e878b35f574196642097841d3",Conference Paper,Scopus,2-s2.0-84977142710
"Jain, P., Cortadella, J., Sapatnekar, S.S.","A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","6", 7374743,"2345","2358",,2,10.1109/TVLSI.2015.2505504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954067922&doi=10.1109%2fTVLSI.2015.2505504&partnerID=40&md5=34fdc4c62a25b849a64f591ed07430a8",Article,Scopus,2-s2.0-84954067922
"Posser, G., Mishra, V., Jain, P., Reis, R., Sapatnekar, S.S.","Impact on performance, power, area and wirelength using electromigration-aware cells",2016,"Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems","2016-March",, 7440266,"129","132",,,10.1109/ICECS.2015.7440266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964900660&doi=10.1109%2fICECS.2015.7440266&partnerID=40&md5=e0973775552e7ccdc8b92734570bfd0d",Conference Paper,Scopus,2-s2.0-84964900660
"Liang, Z., Mankalale, M., Del Bel, B., Sapatnekar, S.S.","Logic and memory design using spin-based circuits",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7427996,"103","108",,,10.1109/ASPDAC.2016.7427996,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996799478&doi=10.1109%2fASPDAC.2016.7427996&partnerID=40&md5=b2ca511ed896e39e78d697ca5dc2042e",Conference Paper,Scopus,2-s2.0-84996799478
"Posser, G., Mishra, V., Jain, P., Reis, R., Sapatnekar, S.S.","Cell-Internal Electromigration: Analysis and Pin Placement Based Optimization",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","2", 7156109,"220","231",,2,10.1109/TCAD.2015.2456427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962393974&doi=10.1109%2fTCAD.2015.2456427&partnerID=40&md5=cbcaff5094684ba05670f7f9624a3851",Article,Scopus,2-s2.0-84962393974
"Sengupta, D., Sapatnekar, S.S.","FEMTO: Fast error analysis in Multipliers through Topological Traversal",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372583,"294","299",,1,10.1109/ICCAD.2015.7372583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964459859&doi=10.1109%2fICCAD.2015.7372583&partnerID=40&md5=0326a1b23470c3c7b7c87ec9fe0cf041",Conference Paper,Scopus,2-s2.0-84964459859
"Marella, S.K., Trivedi, A.R., Mukhopadhyay, S., Sapatnekar, S.S.","Optimization of FinFET-based circuits using a dual gate pitch technique",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372646,"758","763",,,10.1109/ICCAD.2015.7372646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964461779&doi=10.1109%2fICCAD.2015.7372646&partnerID=40&md5=340021249dd6cca3e9a1947dfa992179",Conference Paper,Scopus,2-s2.0-84964461779
"Posser, G., Sapatnekar, S.S., Reis, R.","Electromigration inside logic cells: Modeling, analyzing and mitigating signal electromigration in NanoCMOS",2016,"Electromigration Inside Logic Cells: Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS",,,,"1","118",,,10.1007/978-3-319-48899-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018544564&doi=10.1007%2f978-3-319-48899-8&partnerID=40&md5=7f24c5aa980fe61d088ba15617440bc3",Book,Scopus,2-s2.0-85018544564
"Posser, G., Sapatnekar, S.S., Reis, R.","Preface",2016,"Electromigration Inside Logic Cells: Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS",,,,"v","vi",,,10.1007/978-3-319-48899-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018542062&doi=10.1007%2f978-3-319-48899-8&partnerID=40&md5=99b379b7d19319a4dcc037008d930056",Editorial,Scopus,2-s2.0-85018542062
"Posser, G., Jain, P., Mishra, V., Reis, R., Sapatnekar, S.S.","Current calculation",2016,"Electromigration Inside Logic Cells: Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS",,,,"45","58",,,10.1007/978-3-319-48899-8_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018565681&doi=10.1007%2f978-3-319-48899-8_4&partnerID=40&md5=300f4cec92d5a068b22adec143efbf5d",Book Chapter,Scopus,2-s2.0-85018565681
"Posser, G., Mishra, V., Jain, P., Reis, R., Sapatnekar, S.S.","Modeling cell-internal EM",2016,"Electromigration Inside Logic Cells: Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS",,,,"33","43",,,10.1007/978-3-319-48899-8_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018551980&doi=10.1007%2f978-3-319-48899-8_3&partnerID=40&md5=595c66b7dcce613b0de3fc666d4a2881",Book Chapter,Scopus,2-s2.0-85018551980
"Cortadella, J., Lavagno, L., Lopez, P., Lupon, M., Moreno, A., Roca, A., Sapatnekar, S.S.","Reactive clocks with variability-Tracking jitter",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357159,"511","518",,2,10.1109/ICCD.2015.7357159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962339688&doi=10.1109%2fICCD.2015.7357159&partnerID=40&md5=897460579b7930373d170c7fb84fd03c",Conference Paper,Scopus,2-s2.0-84962339688
"Cortadella, J., Galceran-Oms, M., Kishinevsky, M., Sapatnekar, S.S.","RTL Synthesis: From Logic Synthesis to Automatic Pipelining",2015,"Proceedings of the IEEE","103","11", 7275092,"2061","2075",,,10.1109/JPROC.2015.2456189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946493770&doi=10.1109%2fJPROC.2015.2456189&partnerID=40&md5=0c2b8c9c2f6f1b9b3a0cf56b91ef4df8",Article,Scopus,2-s2.0-84946493770
"Marella, S.K., Sapatnekar, S.S.","A Holistic Analysis of Circuit Performance Variations in 3-D ICs with Thermal and TSV-Induced Stress Considerations",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","7", 6870451,"1308","1321",,3,10.1109/TVLSI.2014.2335154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934278408&doi=10.1109%2fTVLSI.2014.2335154&partnerID=40&md5=166105fc49857735cad091d989fccf00",Article,Scopus,2-s2.0-84934278408
"Mishra, V., Sapatnekar, S.S.","Circuit delay variability due to wire resistance evolution under AC electromigration",2015,"IEEE International Reliability Physics Symposium Proceedings","2015-May",, 7112713,"3D31","3D37",,2,10.1109/IRPS.2015.7112713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942897973&doi=10.1109%2fIRPS.2015.7112713&partnerID=40&md5=0942e5202c1e2da6c88beb1cc037e7e2",Conference Paper,Scopus,2-s2.0-84942897973
"Sengupta, D., Sapatnekar, S.S.","ReSCALE: Recalibrating sensor circuits for aging and lifetime estimation under BTI",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001396,"492","497",,3,10.1109/ICCAD.2014.7001396,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936884207&doi=10.1109%2fICCAD.2014.7001396&partnerID=40&md5=396feec4212f871ad59f1142494a0890",Conference Paper,Scopus,2-s2.0-84936884207
"Jain, P., Sapatnekar, S.S., Cortadella, J.","A retargetable and accurate methodology for logic-IP-internal electromigration assessment",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059029,"346","351",,4,10.1109/ASPDAC.2015.7059029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926429806&doi=10.1109%2fASPDAC.2015.7059029&partnerID=40&md5=cd44f2e37fa265d8877d7e1cd975461c",Conference Paper,Scopus,2-s2.0-84926429806
"Li, C., Luo, W., Sapatnekar, S.S., Hu, J.","Joint precision optimization and high level synthesis for approximate computing",2015,"Proceedings - Design Automation Conference","2015-July",, 7167288,"","",,12,10.1145/2744769.2744863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944096285&doi=10.1145%2f2744769.2744863&partnerID=40&md5=e6dc5dfccb81b5c8b42d131f5df69c7f",Conference Paper,Scopus,2-s2.0-84944096285
"Jain, P., Sapatnekar, S.S., Cortadella, J.","Stochastic and topologically aware electromigration analysis for clock skew",2015,"IEEE International Reliability Physics Symposium Proceedings","2015-May",, 7112714,"3D41","3D46",,2,10.1109/IRPS.2015.7112714,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942872455&doi=10.1109%2fIRPS.2015.7112714&partnerID=40&md5=c40ec6f1278861bdd610afda0b53b7d4",Conference Paper,Scopus,2-s2.0-84942872455
"Posser, G., Mishra, V., Jain, P., Reis, R., Sapatnekar, S.S.","A systematic approach for analyzing and optimizing cell-internal signal electromigration",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001395,"486","491",,8,10.1109/ICCAD.2014.7001395,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936864858&doi=10.1109%2fICCAD.2014.7001395&partnerID=40&md5=4f5c6be48b88c3eee1a256bea519894f",Conference Paper,Scopus,2-s2.0-84936864858
"Posser, G., De Paris, L., Mishra, V., Jain, P., Reis, R., Sapatnekar, S.S.","Reducing the signal Electromigration effects on different logic gates by cell layout optimization",2015,"2015 IEEE 6th Latin American Symposium on Circuits and Systems, LASCAS 2015 - Conference Proceedings",,, 7250429,"","",,3,10.1109/LASCAS.2015.7250429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945162132&doi=10.1109%2fLASCAS.2015.7250429&partnerID=40&md5=a28720c8b33f4840368eab4c3e2fa287",Conference Paper,Scopus,2-s2.0-84945162132
"Kim, J., Paul, A., Crowell, P.A., Koester, S.J., Sapatnekar, S.S., Wang, J.-P., Kim, C.H.","Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor",2015,"Proceedings of the IEEE","103","1", 6967696,"106","130",,39,10.1109/JPROC.2014.2361767,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919903694&doi=10.1109%2fJPROC.2014.2361767&partnerID=40&md5=c6ad28bcd2754cb543cc68e8525a8579",Article,Scopus,2-s2.0-84919903694
"Marella, S.K., Sapatnekar, S.S.","A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,1,10.1109/TVLSI.2014.2335154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905321285&doi=10.1109%2fTVLSI.2014.2335154&partnerID=40&md5=7d5c8ff23c10b048545eaed8a75e30f4",Article in Press,Scopus,2-s2.0-84905321285
"Sengupta, D., Sapatnekar, S.S.","Predicting circuit aging using ring oscillators",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742929,"430","435",,4,10.1109/ASPDAC.2014.6742929,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897850084&doi=10.1109%2fASPDAC.2014.6742929&partnerID=40&md5=8c81e133b6edd3d7a1d54a17b1ddda4e",Conference Paper,Scopus,2-s2.0-84897850084
"Paul, A., Kshirsagar, C., Sapatnekar, S.S., Koester, S., Kim, C.H.","Leakage modeling for devices with steep sub-threshold slope considering random threshold variations",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733164,"399","404",,,10.1109/VLSID.2014.75,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894551457&doi=10.1109%2fVLSID.2014.75&partnerID=40&md5=f956cc4cee66b3cb243394a4b4f2a103",Conference Paper,Scopus,2-s2.0-84894551457
"Boghrati, B., Sapatnekar, S.S.","Incremental analysis of power grids using backward random walks",2014,"ACM Transactions on Design Automation of Electronic Systems","19","3", 31,"","",,1,10.1145/2611763,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902959361&doi=10.1145%2f2611763&partnerID=40&md5=efe62c3feaf0866ff6d2f4df0d1a975d",Article,Scopus,2-s2.0-84902959361
"Gupta, S., Sapatnekar, S.S.","Variation-aware variable latency design",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","5", 6560440,"1106","1117",,3,10.1109/TVLSI.2013.2265662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899866323&doi=10.1109%2fTVLSI.2013.2265662&partnerID=40&md5=32da17a62b6650ee629dbf6dd3dbb7b3",Article,Scopus,2-s2.0-84899866323
"Fang, J., Sapatnekar, S.S.","Incorporating hot-carrier injection effects into timing analysis for large circuits",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","12", 6710185,"2738","2751",,6,10.1109/TVLSI.2013.2296499,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913585213&doi=10.1109%2fTVLSI.2013.2296499&partnerID=40&md5=c12335173248621a74b032ae0883def5",Article,Scopus,2-s2.0-84913585213
"Del Bel, B., Kim, J., Kim, C.H., Sapatnekar, S.S.","Improving STT-MRAM density through multibit error correction",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800396,"","",,16,10.7873/DATE2014.195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903852848&doi=10.7873%2fDATE2014.195&partnerID=40&md5=f95a1f3886962de3caeac0f7f85133f1",Conference Paper,Scopus,2-s2.0-84903852848
"Zhou, P., Paul, A., Kim, C.H., Sapatnekar, S.S.","Distributed on-chip switched-capacitor DC-DC converters supporting DVFS in multicore systems",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","9", 6609141,"1954","1967",,4,10.1109/TVLSI.2013.2280139,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906948663&doi=10.1109%2fTVLSI.2013.2280139&partnerID=40&md5=f69f819968603d6d7bdbd2c086df4901",Article,Scopus,2-s2.0-84906948663
"Yin, J., Zhou, P., Sapatnekar, S.S., Zhai, A.","Energy-efficient time-division multiplexed hybrid-switched noc for heterogeneous multicore systems",2014,"Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS",,, 6877264,"293","303",,7,10.1109/IPDPS.2014.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906671709&doi=10.1109%2fIPDPS.2014.40&partnerID=40&md5=600f71579099929b6d602a56a08c9a28",Conference Paper,Scopus,2-s2.0-84906671709
"Posser, G., Mishra, V., Reis, R., Sapatnekar, S.S.","Analyzing the electromigration effects on different metal layers and different wire lengths",2014,"2014 21st IEEE International Conference on Electronics, Circuits and Systems, ICECS 2014",,, 7050077,"682","685",,3,10.1109/ICECS.2014.7050077,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945166868&doi=10.1109%2fICECS.2014.7050077&partnerID=40&md5=54716a1d25ebd75fb820da27334f63c6",Conference Paper,Scopus,2-s2.0-84945166868
"Wei, Y., Sze, C., Viswanathan, N., Li, Z., Alpert, C.J., Reddy, L., Huber, A.D., Tellez, G.E., Keller, D., Sapatnekar, S.S.","Techniques for scalable and effective routability evaluation",2014,"ACM Transactions on Design Automation of Electronic Systems","19","2", 2566663,"","",,2,10.1145/2566663,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896981643&doi=10.1145%2f2566663&partnerID=40&md5=b6a37db09d97ce40050a362818c73a89",Article,Scopus,2-s2.0-84896981643
"Sapatnekar, S.S.","Editorial",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","12", 6663229,"1837","1838",,,10.1109/TCAD.2013.2290171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890962959&doi=10.1109%2fTCAD.2013.2290171&partnerID=40&md5=d965cb83e59a04228b4fefd26b35c101",Article,Scopus,2-s2.0-84890962959
"Marella, S.K., Sapatnekar, S.S.","The impact of shallow trench isolation effects on circuit performance",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691134,"289","294",,3,10.1109/ICCAD.2013.6691134,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893422623&doi=10.1109%2fICCAD.2013.6691134&partnerID=40&md5=d9755c5e008dd843a41d7795010daff8",Conference Paper,Scopus,2-s2.0-84893422623
"Paul, A., Jiao, D., Sapatnekar, S., Kim, C.H.","Deep trench capacitor based step-up and step-down DC/DC converters in 32nm SOI with opportunistic current borrowing and fast DVFS capabilities",2013,"Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013",,, 6690979,"49","52",,7,10.1109/ASSCC.2013.6690979,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893533670&doi=10.1109%2fASSCC.2013.6690979&partnerID=40&md5=25ab5b2a9556141217883e43dc702758",Conference Paper,Scopus,2-s2.0-84893533670
"Zhou, P., Mishra, V., Sapatnekar, S.S.","Placement optimization of power supply pads based on locality",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513781,"1655","1660",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885662471&partnerID=40&md5=be597f08bad61b535feb77bfdb65641a",Conference Paper,Scopus,2-s2.0-84885662471
"Wei, Y., Li, Z., Sze, C., Hu, S., Alpert, C.J., Sapatnekar, S.S.","CATALYST: Planning layer directives for effective design closure",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513819,"1873","1878",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879872741&partnerID=40&md5=826fb689d2e5aeffb61af6ebab287a2d",Conference Paper,Scopus,2-s2.0-84879872741
"Sapatnekar, S.S.","What happens when circuits grow old: Aging issues in CMOS design",2013,"2013 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT 2013",,, 6533827,"","",,1,10.1109/VLDI-DAT.2013.6533827,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881343476&doi=10.1109%2fVLDI-DAT.2013.6533827&partnerID=40&md5=20ca35374e32e76c2ee81531e7773806",Conference Paper,Scopus,2-s2.0-84881343476
"Sapatnekar, S.S.","What happens when circuits grow old: Aging issues in CMOS design",2013,"2013 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2013",,, 6545621,"","",,4,10.1109/VLSI-TSA.2013.6545621,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881159578&doi=10.1109%2fVLSI-TSA.2013.6545621&partnerID=40&md5=645d411bead213ae7b03e6bf807505f5",Conference Paper,Scopus,2-s2.0-84881159578
"Mishra, V., Sapatnekar, S.S.","The impact of electromigration in copper interconnects on power grid integrity",2013,"Proceedings - Design Automation Conference",,, 88,"","",,24,10.1145/2463209.2488842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879868315&doi=10.1145%2f2463209.2488842&partnerID=40&md5=5288ce8dd3c7d9b67bf96da540e7fe4d",Conference Paper,Scopus,2-s2.0-84879868315
"Jain, A., Sapatnekar, S.S.","Message from the technical program chairs",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472680,"","",,,10.1109/VLSID.2013.119,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875593292&doi=10.1109%2fVLSID.2013.119&partnerID=40&md5=9e6969758c0d7cd10a80333bb16a6d5f",Editorial,Scopus,2-s2.0-84875593292
"Fang, J., Sapatnekar, S.S.","The impact of BTI variations on timing in digital logic circuits",2013,"IEEE Transactions on Device and Materials Reliability","13","1", 6407977,"277","286",,10,10.1109/TDMR.2013.2237910,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874978609&doi=10.1109%2fTDMR.2013.2237910&partnerID=40&md5=4d45b8ff4eab6491d79531ebd57d375b",Article,Scopus,2-s2.0-84874978609
"Sapatnekar, S.S.","Editorial",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","1", 6387704,"1","",,,10.1109/TCAD.2012.2233032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871763121&doi=10.1109%2fTCAD.2012.2233032&partnerID=40&md5=1f106b71b24f41634cd9aacea8597241",Editorial,Scopus,2-s2.0-84871763121
"Gupta, S., Sapatnekar, S.S.","Employing circadian rhythms to enhance power and reliability",2013,"ACM Transactions on Design Automation of Electronic Systems","18","3", 2491482,"","",,10,10.1145/2491477.2491482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897005539&doi=10.1145%2f2491477.2491482&partnerID=40&md5=b60760ea2173b9374b9df66fe5472356",Article,Scopus,2-s2.0-84897005539
"Keane, J.P., Kim, C.H., Liu, Q., Sapatnekar, S.S.","Process and reliability sensors for Nanoscale CMOS",2012,"IEEE Design and Test of Computers","29","5", 6266774,"8","17",,1,10.1109/MDT.2012.2211561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873039107&doi=10.1109%2fMDT.2012.2211561&partnerID=40&md5=cb62678c855ffc1465868bea74bae2d1",Article,Scopus,2-s2.0-84873039107
"Marella, S.K., Kumar, S.V., Sapatnekar, S.S.","A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386629,"317","324",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872331334&partnerID=40&md5=edc0b8cb083d7555484a0c557214cb0b",Conference Paper,Scopus,2-s2.0-84872331334
"Zhou, P., Choi, W.H., Kim, B., Kim, C.H., Sapatnekar, S.S.","Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386619,"263","270",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872302022&partnerID=40&md5=f1dbcfd9b86b0a546c270790242f6881",Conference Paper,Scopus,2-s2.0-84872302022
"Fang, J., Gupta, S., Kumar, S.V., Marella, S.K., Mishra, V., Zhou, P., Sapatnekar, S.S.","Circuit reliability: From physics to architectures: Embedded tutorial paper",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386616,"243","246",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872313116&partnerID=40&md5=0a97f6c350454a44ec75458288687e6e",Conference Paper,Scopus,2-s2.0-84872313116
"Paul, A., Amrein, M., Gupta, S., Vinod, A., Arun, A., Sapatnekar, S., Kim, C.H.","Staggered core activation: A circuit/architectural approach for mitigating resonant supply noise issues in multi-core multi-power domain processors",2012,"Proceedings of the Custom Integrated Circuits Conference",,, 6330673,"","",,1,10.1109/CICC.2012.6330673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869387621&doi=10.1109%2fCICC.2012.6330673&partnerID=40&md5=bf50657e66c3524ac025c1a9b5f24f62",Conference Paper,Scopus,2-s2.0-84869387621
"Fang, J., Sapatnekar, S.S.","Understanding the impact of transistor-level BTI variability",2012,"IEEE International Reliability Physics Symposium Proceedings",,, 6241887,"CR.2.1","CR.2.6",,,10.1109/IRPS.2012.6241887,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866628787&doi=10.1109%2fIRPS.2012.6241887&partnerID=40&md5=0140a3547e525ac4f634a0bd39ad5431",Conference Paper,Scopus,2-s2.0-84866628787
"Yin, J., Zhou, P., Holey, A., Sapatnekar, S.S., Zhai, A.","Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"57","62",,8,10.1145/2333660.2333675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865563005&doi=10.1145%2f2333660.2333675&partnerID=40&md5=feb65a41ac6f6b8a4f624004f5e4a815",Conference Paper,Scopus,2-s2.0-84865563005
"Wei, Y., Sze, C., Viswanathan, N., Li, Z., Alpert, C.J., Reddy, L., Huber, A.D., Tellez, G.E., Keller, D., Sapatnekar, S.S.","GLARE: Global and local wiring aware routability evaluation",2012,"Proceedings - Design Automation Conference",,,,"768","773",,39,10.1145/2228360.2228499,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863541951&doi=10.1145%2f2228360.2228499&partnerID=40&md5=985f0bc53a5e1382d5c8c0a2496e6f58",Conference Paper,Scopus,2-s2.0-84863541951
"Qian, H., Sapatnekar, S.S., Kursun, E.","Fast poisson solvers for thermal analysis",2012,"ACM Transactions on Design Automation of Electronic Systems","17","3", 32,"","",,3,10.1145/2209291.2209305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878494205&doi=10.1145%2f2209291.2209305&partnerID=40&md5=70f0445147e5c2b16d0680b933e91370",Article,Scopus,2-s2.0-84878494205
"Kumaraguruparan, N., Sivaramakrishnan, H., Sapatnekar, S.S.","Residential task scheduling under dynamic pricing using the multiple knapsack method",2012,"2012 IEEE PES Innovative Smart Grid Technologies, ISGT 2012",,, 6175656,"","",,17,10.1109/ISGT.2012.6175656,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860864094&doi=10.1109%2fISGT.2012.6175656&partnerID=40&md5=a21e057d5ca190f332e5372482eb48a1",Conference Paper,Scopus,2-s2.0-84860864094
"Fang, J., Sapatnekar, S.S.","The impact of hot carriers on timing in large circuits",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6165025,"591","596",,8,10.1109/ASPDAC.2012.6165025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859972855&doi=10.1109%2fASPDAC.2012.6165025&partnerID=40&md5=43341b072a852d0ee82d6457411f6e52",Conference Paper,Scopus,2-s2.0-84859972855
"Boghrati, B., Sapatnekar, S.S.","Incremental power network analysis using backward random walks",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164983,"41","46",,6,10.1109/ASPDAC.2012.6164983,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859949212&doi=10.1109%2fASPDAC.2012.6164983&partnerID=40&md5=b7d0786e3f48bae31642947df65a0912",Conference Paper,Scopus,2-s2.0-84859949212
"Gupta, S., Sapatnekar, S.S.","GNOMO: Greater-than-NOMinal V <inf>dd</inf> operation for BTI mitigation",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164957,"271","276",,13,10.1109/ASPDAC.2012.6164957,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859996302&doi=10.1109%2fASPDAC.2012.6164957&partnerID=40&md5=1bdea4b596a951b288108a038c009664",Conference Paper,Scopus,2-s2.0-84859996302
"Gupta, S., Sapatnekar, S.S.","BTI-aware design using variable latency units",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6165059,"775","780",,4,10.1109/ASPDAC.2012.6165059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859986454&doi=10.1109%2fASPDAC.2012.6165059&partnerID=40&md5=5b1ae5c2342482db541bc412f8c0f47d",Conference Paper,Scopus,2-s2.0-84859986454
"Zhou, P., Yuh, P.-H., Sapatnekar, S.S.","Optimized 3D Network-on-Chip design using simulated allocation",2012,"ACM Transactions on Design Automation of Electronic Systems","17","2", a12,"","",,4,10.1145/2159542.2159544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860306896&doi=10.1145%2f2159542.2159544&partnerID=40&md5=b16aa0527f27dbd9748bef50c4bc0b7b",Article,Scopus,2-s2.0-84860306896
"Sapatnekar, S.S.","Editorial",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","1", 6106728,"1","",,,10.1109/TCAD.2011.2178171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84255178362&doi=10.1109%2fTCAD.2011.2178171&partnerID=40&md5=c952e889e869a4166dd819f61e94a391",Editorial,Scopus,2-s2.0-84255178362
"Gupta, S., Sapatnekar, S.S.","Compact current source models for timing analysis under temperature and body bias variations",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","11", 6054046,"2104","2117",,10,10.1109/TVLSI.2011.2169686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864582574&doi=10.1109%2fTVLSI.2011.2169686&partnerID=40&md5=4d353365764db2f11baea50518939bca",Article,Scopus,2-s2.0-84864582574
"Fang, J., Sapatnekar, S.S.","Scalable methods for analyzing the circuit failure probability due to gate oxide breakdown",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","11", 6043901,"1960","1973",,7,10.1109/TVLSI.2011.2166568,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864605242&doi=10.1109%2fTVLSI.2011.2166568&partnerID=40&md5=704f700ad1f9f102b7423fb78a96dc41",Article,Scopus,2-s2.0-84864605242
"Sapatnekar, S.S.","Statistical design of integrated circuits",2011,"Low-Power Variation-Tolerant Design in Nanometer Silicon",,,,"109","149",,,10.1007/978-1-4419-7418-1_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890010909&doi=10.1007%2f978-1-4419-7418-1_4&partnerID=40&md5=9de32185e6d92bd3575c55c6ba7f77e1",Book Chapter,Scopus,2-s2.0-84890010909
"Zhou, P., Jiao, D., Kim, C.H., Sapatnekar, S.S.","Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network",2011,"Proceedings of the Custom Integrated Circuits Conference",,, 6055333,"","",,16,10.1109/CICC.2011.6055333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455150153&doi=10.1109%2fCICC.2011.6055333&partnerID=40&md5=155dfc6e2a29584ca77523b30da7f125",Conference Paper,Scopus,2-s2.0-80455150153
"Zhou, P., Yin, J., Zhai, A., Sapatnekar, S.S.","NoC frequency scaling with flexible-pipeline routers",2011,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 5993674,"403","408",,10,10.1109/ISLPED.2011.5993674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052729005&doi=10.1109%2fISLPED.2011.5993674&partnerID=40&md5=ee0572b1260bc6b49e0403baf8e252cb",Conference Paper,Scopus,2-s2.0-80052729005
"Kung, J., Han, I., Sapatnekar, S., Shin, Y.","Thermal signature: A simple yet accurate thermal index for floorplan optimization",2011,"Proceedings - Design Automation Conference",,, 5981925,"108","113",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052677826&partnerID=40&md5=8017ca093686573ad445e17b3de7efc5",Conference Paper,Scopus,2-s2.0-80052677826
"Boghrati, B., Sapatnekar, S.","A scaled random walk solver for fast power grid analysis",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763013,"38","43",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957559247&partnerID=40&md5=6735f8d5ce66cb0ebf737feb21b80406",Conference Paper,Scopus,2-s2.0-79957559247
"Kolpe, T., Zhai, A., Sapatnekar, S.S.","Enabling improved power management in multicore processors through clustered DVFS",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763052,"293","298",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957558684&partnerID=40&md5=1ded7ed87663f064092e4d91fe922e4f",Conference Paper,Scopus,2-s2.0-79957558684
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","4", 5371864,"603","614",,40,10.1109/TVLSI.2009.2036628,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953092815&doi=10.1109%2fTVLSI.2009.2036628&partnerID=40&md5=cf6687c4a99ca31eddb6223916c43da8",Article,Scopus,2-s2.0-79953092815
"Fang, J., Sapatnekar, S.S.","Accounting for inherent circuit resilience and process variations in analyzing gate oxide reliability",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722275,"689","694",,6,10.1109/ASPDAC.2011.5722275,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952924280&doi=10.1109%2fASPDAC.2011.5722275&partnerID=40&md5=c5a6e736113edd3d009ec3d02345723f",Conference Paper,Scopus,2-s2.0-79952924280
"Sapatnekar, S.S.","IEEE Journal on Emerging and Selected Topics in Circuits and Systems: Guest editorial",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","1", 5762378,"4","",,,10.1109/JETCAS.2011.2140430,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957806726&doi=10.1109%2fJETCAS.2011.2140430&partnerID=40&md5=32d1ee7cb35cb50023e3227910a40079",Editorial,Scopus,2-s2.0-79957806726
"Sapatnekar, S.S.","Overcoming variations in nanometer-scale technologies",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","1", 5762377,"5","18",,31,10.1109/JETCAS.2011.2138250,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957847236&doi=10.1109%2fJETCAS.2011.2138250&partnerID=40&md5=70859904fdfe2c704adc8c75a95a0c82",Article,Scopus,2-s2.0-79957847236
"Sapatnekar, S.S.","IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems: Editorial",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","1",,"1","",,,10.1109/TCAD.2010.2097013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902304876&doi=10.1109%2fTCAD.2010.2097013&partnerID=40&md5=33e972e6d00cbeeefb2791c0d4106985",Editorial,Scopus,2-s2.0-84902304876
"Qian, H., Sapatnekar, S.S.","Fast poisson solvers for thermal analysis",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654249,"698","702",,6,10.1109/ICCAD.2010.5654249,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650907870&doi=10.1109%2fICCAD.2010.5654249&partnerID=40&md5=605d883050b3baf5dd76b8e88d138516",Conference Paper,Scopus,2-s2.0-78650907870
"Sapatnekar, S.S.","Let's meet at DAC",2010,"Proceedings - Design Automation Conference",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956205005&partnerID=40&md5=c809e62fa74566be27aa68ab531f8c0a",Editorial,Scopus,2-s2.0-77956205005
"Fang, J., Sapatnekar, S.S.","Scalable methods for the analysis and optimization of gate oxide breakdown",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450507,"638","645",,15,10.1109/ISQED.2010.5450507,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952596529&doi=10.1109%2fISQED.2010.5450507&partnerID=40&md5=1d3537956ff31cd759fbf42aac9520bc",Conference Paper,Scopus,2-s2.0-77952596529
"Wei, Y., Sapatnekar, S.S.","Dummy fill optimization for enhanced manufacturability",2010,"Proceedings of the International Symposium on Physical Design",,,,"97","104",,2,10.1145/1735023.1735051,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952254688&doi=10.1145%2f1735023.1735051&partnerID=40&md5=e576360846c9c97144e67185727b70b5",Conference Paper,Scopus,2-s2.0-77952254688
"Boghrati, B., Sapatnekar, S.","Incremental solution of power grids using random walks",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419787,"757","762",,9,10.1109/ASPDAC.2010.5419787,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951224539&doi=10.1109%2fASPDAC.2010.5419787&partnerID=40&md5=0fba35fe65b7933276cd3a1c7b0f82fa",Conference Paper,Scopus,2-s2.0-77951224539
"Gupta, S., Sapatnekar, S.S.","Current source modeling in the presence of body bias",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419896,"199","204",,3,10.1109/ASPDAC.2010.5419896,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951217017&doi=10.1109%2fASPDAC.2010.5419896&partnerID=40&md5=bdf0a641ae35af85682323977000aec6",Conference Paper,Scopus,2-s2.0-77951217017
"Zhou, P., Yuh, P.-H., Sapatnekar, S.S.","Application-specific 3D network-on-chip design using simulated allocation",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419830,"517","522",,22,10.1109/ASPDAC.2010.5419830,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951241020&doi=10.1109%2fASPDAC.2010.5419830&partnerID=40&md5=2d17286335f948e7f15b0d6874044fa6",Conference Paper,Scopus,2-s2.0-77951241020
"Wei, Y., Hu, J., Liu, F., Sapatnekar, S.S.","Physical design techniques for optimizing RTA-induced variations",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419789,"745","750",,1,10.1109/ASPDAC.2010.5419789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951228483&doi=10.1109%2fASPDAC.2010.5419789&partnerID=40&md5=7a1d20cf15274af3d4c5e2017d0d8ae8",Conference Paper,Scopus,2-s2.0-77951228483
"Liu, Q., Sapatnekar, S.S.","Capturing post-silicon variations using a representative critical path",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","2", 5395738,"211","222",,20,10.1109/TCAD.2009.2035552,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76649127082&doi=10.1109%2fTCAD.2009.2035552&partnerID=40&md5=10425043a14fe3bb797f027f225913de",Conference Paper,Scopus,2-s2.0-76649127082
"Sapatnekar, S.S.","IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems: Editorial",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","1", 5356287,"1","",,,10.1109/TCAD.2009.2037282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249147648&doi=10.1109%2fTCAD.2009.2037282&partnerID=40&md5=a4de8074af2841a6f759a8770c4f5e98",Editorial,Scopus,2-s2.0-73249147648
"Sapatnekar, S.S.","Temperature as a first-class citizen in chip design",2009,"15th International Workshop on Thermal Investigations of ICs and Systems, THERMINIC 2009",,, 5340041,"1","",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71749104679&partnerID=40&md5=c43757ba88240fd1cac22def80e2b81b",Conference Paper,Scopus,2-s2.0-71749104679
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","A finite-oxide thickness-based analytical model for negative bias temperature instability",2009,"IEEE Transactions on Device and Materials Reliability","9","4", 5184870,"537","556",,19,10.1109/TDMR.2009.2028578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72649088516&doi=10.1109%2fTDMR.2009.2028578&partnerID=40&md5=cb6e7174479a4adb0722618fb2a31796",Conference Paper,Scopus,2-s2.0-72649088516
"Zhou, P., Sridharan, K., Sapatnekar, S.S.","Optimizing decoupling capacitors in 3D circuits for power grid integrity",2009,"IEEE Design and Test of Computers","26","5",,"15","25",,12,10.1109/MDT.2009.120,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350596023&doi=10.1109%2fMDT.2009.120&partnerID=40&md5=c055642b3ce07f19b834b54f93410f47",Article,Scopus,2-s2.0-70350596023
"Liu, Q., Sapatnekar, S.S.","Synthesizing a representative critical path for post-silicon delay prediction",2009,"Proceedings of the International Symposium on Physical Design",,,,"183","190",,28,10.1145/1514932.1514973,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349089251&doi=10.1145%2f1514932.1514973&partnerID=40&md5=60e328fb159fbe64706dc6ad7f9f9298",Conference Paper,Scopus,2-s2.0-70349089251
"Yuh, P.-H., Sapatnekar, S.S., Yang, C.-L., Chang, Y.-W.","A progressive-ILP-based routing algorithm for the synthesis of cross-referencing biochips",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","9", 5208480,"1295","1306",,1,10.1109/TCAD.2009.2023196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69649093909&doi=10.1109%2fTCAD.2009.2023196&partnerID=40&md5=b289a1c680befc1c70578693ebbcf478",Article,Scopus,2-s2.0-69649093909
"Sapatnekar, S.S.","Technical perspective: Where the chips may fall",2009,"Communications of the ACM","52","8",,"94","",,,10.1145/1536616.1536640,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69149104730&doi=10.1145%2f1536616.1536640&partnerID=40&md5=ee57091cdc0243f0863e9a081bea4208",Article,Scopus,2-s2.0-69149104730
"Liu, Q., Sapatnekar, S.S.","A framework for scalable postsilicon statistical delay prediction under process variations",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","8", 5166631,"1201","1212",,4,10.1109/TCAD.2009.2021732,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68549126870&doi=10.1109%2fTCAD.2009.2021732&partnerID=40&md5=44587d525aed21314f15e39bcf839c8e",Article,Scopus,2-s2.0-68549126870
"Sapatnekar, S.S.","Addressing thermal and power delivery bottlenecks in 3D circuits",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796518,"423","428",,31,10.1109/ASPDAC.2009.4796518,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549151567&doi=10.1109%2fASPDAC.2009.4796518&partnerID=40&md5=f2aaf44af8c42730516b2e6d21380643",Conference Paper,Scopus,2-s2.0-64549151567
"Zhou, P., Sridharan, K., Sapatnekar, S.S.","Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796477,"179","184",,24,10.1109/ASPDAC.2009.4796477,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549114103&doi=10.1109%2fASPDAC.2009.4796477&partnerID=40&md5=c28ebf7f9a650c87952ac112d2f70f4f",Conference Paper,Scopus,2-s2.0-64549114103
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Adaptive techniques for overcoming performance degradation due to aging in digital circuits",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796494,"284","289",,69,10.1109/ASPDAC.2009.4796494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549131250&doi=10.1109%2fASPDAC.2009.4796494&partnerID=40&md5=68ecc91f7907abfa39c070ccf79de0c4",Conference Paper,Scopus,2-s2.0-64549131250
"Mogal, H.D., Qian, H., Sapatnekar, S.S., Bazargan, K.","Fast and accurate statistical criticality computation under process variations",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","3", 7,"350","363",,12,10.1109/TCAD.2009.2013278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749122839&doi=10.1109%2fTCAD.2009.2013278&partnerID=40&md5=d942af5ca3d52d6cbb01268c968382a7",Article,Scopus,2-s2.0-60749122839
"Liu, Q., Sapatnekar, S.S.","A framework for scalable postsilicon statistical delay prediction under process variations",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1201","1212",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955216099&partnerID=40&md5=c2c6fe5657627547b8054ed688009524",Article,Scopus,2-s2.0-77955216099
"Yuh, P.-H., Sapatnekar, S.S., Yang, C.-L., Chang, Y.-W.","A progressive-ILP-based routing algorithm for the synthesis of cross-referencing biochips",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1295","1306",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955182254&partnerID=40&md5=a1d9b05e5fea901d7ad1be2b447753e0",Article,Scopus,2-s2.0-77955182254
"Mogal, H.D., Qian, H., Sapatnekar, S.S., Bazargan, K.","Fast and accurate statistical criticality computation under process variations",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"350","363",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955192510&partnerID=40&md5=ced76e702b1e6a776cd5a4b5eec9aeeb",Article,Scopus,2-s2.0-77955192510
"Sapatnekar, S.S.","Computer-Aided Design for 3D Circuits at the University of Minnesota",2008,"Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits","2",,,"583","597",,1,10.1002/9783527623051.ch30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891281555&doi=10.1002%2f9783527623051.ch30&partnerID=40&md5=75b9f914d5fb2f08bf695afa072124f7",Book Chapter,Scopus,2-s2.0-84891281555
"Zhan, Y., Sapatnekar, S.S.","Automated module assignment in stacked-Vdd designs for high-efficiency power delivery",2008,"ACM Journal on Emerging Technologies in Computing Systems","4","4", 18,"","",,2,10.1145/1412587.1412591,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56349142103&doi=10.1145%2f1412587.1412591&partnerID=40&md5=2961e029945f954ef1c2e4d5a4ac8b1a",Article,Scopus,2-s2.0-56349142103
"Kumar, S.V., Kashyap, C.V., Sapatnekar, S.S.","A framework for block-based timing sensitivity analysis",2008,"Proceedings - Design Automation Conference",,, 4555907,"688","693",,17,10.1109/DAC.2008.4555907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549092578&doi=10.1109%2fDAC.2008.4555907&partnerID=40&md5=12e6c71fadf647baf3fc884403708b30",Conference Paper,Scopus,2-s2.0-51549092578
"Yuh, P.-H., Sapatnekar, S., Yang, C.-L., Chang, Y.-W.","A progressive-ILP based routing algorithm for cross-referencing biochips",2008,"Proceedings - Design Automation Conference",,, 4555824,"284","289",,50,10.1109/DAC.2008.4555824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549119115&doi=10.1109%2fDAC.2008.4555824&partnerID=40&md5=11b95c7c6968c98252ae2460ff53f64d",Conference Paper,Scopus,2-s2.0-51549119115
"Sapatnekar, S.S.","Variability and statistical design",2008,"IPSJ Transactions on System LSI Design Methodology","1",,,"18","32",,4,10.2197/ipsjtsldm.1.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549136426&doi=10.2197%2fipsjtsldm.1.18&partnerID=40&md5=ef9564d9f34abcc3e66d6958604f3d1f",Review,Scopus,2-s2.0-64549136426
"Keane, J., Eom, H., Kim, T.-H., Sapatnekar, S., Kim, C.","Stack sizing for optimal current drivability in subthreshold circuits",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","5", 4469919,"598","602",,11,10.1109/TVLSI.2008.917571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42649108070&doi=10.1109%2fTVLSI.2008.917571&partnerID=40&md5=267299847dcad49a5ac19cc1706571d5",Article,Scopus,2-s2.0-42649108070
"Hu, J., Sapatnekar, S.","Editorial: Design for manufacturability",2008,"IET Circuits, Devices and Systems","2","1",,"1","",,,10.1049/iet-cds:20089003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349103661&doi=10.1049%2fiet-cds%3a20089003&partnerID=40&md5=5cf42717a7312f7408a8531d6cf50de7",Editorial,Scopus,2-s2.0-40349103661
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Body bias voltage computations for process and temperature compensation",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","3", 4444165,"249","262",,30,10.1109/TVLSI.2007.912137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749184704&doi=10.1109%2fTVLSI.2007.912137&partnerID=40&md5=df08617101409378f8da1c39c82dfbbe",Article,Scopus,2-s2.0-39749184704
"Zhang, T., Sapatnekar, S.S.","Buffering global interconnects in structured ASIC design",2008,"Integration, the VLSI Journal","41","2",,"171","182",,,10.1016/j.vlsi.2007.04.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36048952998&doi=10.1016%2fj.vlsi.2007.04.002&partnerID=40&md5=dd45e1657bd3fd86a0c6d7b06bf308b0",Article,Scopus,2-s2.0-36048952998
"Gu, J., Keane, J., Sapatnekar, S., Kim, C.H.","Statistical leakage estimation of double gate FinFET devices considering the width quantization property",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","2",,"206","209",,13,10.1109/TVLSI.2007.909809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38349114770&doi=10.1109%2fTVLSI.2007.909809&partnerID=40&md5=424ef57499fa5e00cedecf41c739d985",Article,Scopus,2-s2.0-38349114770
"Singh, J., Luo, Z.-Q., Sapatnekar, S.S.","A geometric programming-based worst case gate sizing method incorporating spatial correlation",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","2",,"295","308",,7,10.1109/TCAD.2007.913391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38649129071&doi=10.1109%2fTCAD.2007.913391&partnerID=40&md5=6bbfbfdca62ea41fcf6e964ef8313675",Article,Scopus,2-s2.0-38649129071
"Singh, J., Sapatnekar, S.S.","A scalable statistical static timing analyzer incorporating correlated non-Gaussian and Gaussian parameter variations",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","1",,"160","173",,26,10.1109/TCAD.2007.907241,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249034691&doi=10.1109%2fTCAD.2007.907241&partnerID=40&md5=fe97fe09108522b866a3f0005afda556",Article,Scopus,2-s2.0-37249034691
"Karandikar, S.K., Sapatnekar, S.S.","Technology mapping using logical effort for solving the load-distribution problem",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","1",,"45","58",,5,10.1109/TCAD.2007.907067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249089468&doi=10.1109%2fTCAD.2007.907067&partnerID=40&md5=cf18f6fe6fb8a9e6de7771265a4695a2",Article,Scopus,2-s2.0-37249089468
"Sapatnekar, S.S.","CAD for 3D circuits: Solutions and challenges",2007,"2007 Proceedings - 24th International VLSI Multilevel Interconnection Conference, VMIC 2007",,,,"245","252",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549100972&partnerID=40&md5=39c394c7d22b063e44190238ffa74cd3",Conference Paper,Scopus,2-s2.0-64549100972
"Qian, H., Sapatnekar, S.S.","Stochastic preconditioning for diagonally dominant matrices",2007,"SIAM Journal on Scientific Computing","30","3",,"1178","1204",,16,10.1137/07068713X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55349138468&doi=10.1137%2f07068713X&partnerID=40&md5=889dc42ce90f94ca8d3e85e9eba3971a",Article,Scopus,2-s2.0-55349138468
"Bufistov, D., Cortadella, J., Kishinevsky, M., Sapatnekar, S.","A general model for performance optimization of sequential systems",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397291,"362","369",,5,10.1109/ICCAD.2007.4397291,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249089639&doi=10.1109%2fICCAD.2007.4397291&partnerID=40&md5=955565d3f8b99b159b366af9cee95c0f",Conference Paper,Scopus,2-s2.0-50249089639
"Zhan, Y., Kumar, S.V., Sapatnekar, S.S.","Thermally aware design",2007,"Foundations and Trends in Electronic Design Automation","2","3",,"255","370",,16,10.1561/1500000007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55349100869&doi=10.1561%2f1500000007&partnerID=40&md5=2348e4ea211dfc51e8828619fd13fd90",Article,Scopus,2-s2.0-55349100869
"Yong, Z., Tianpei, Z., Sapatnekar, S.S.","Module assignment for pin-limited designs under the stacked-Vdd paradigm",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397340,"656","659",,1,10.1109/ICCAD.2007.4397340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249098201&doi=10.1109%2fICCAD.2007.4397340&partnerID=40&md5=033faebef87908d45a59cc4c93a949fd",Conference Paper,Scopus,2-s2.0-50249098201
"Mogal, H.D., Haifeng, Q., Sapatnekar, S.S., Bazargan, K.","Clustering based pruning for statistical criticality computation under process variations",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397287,"340","343",,13,10.1109/ICCAD.2007.4397287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249177742&doi=10.1109%2fICCAD.2007.4397287&partnerID=40&md5=0042e7b169eebeaabd6eaee483d65bdc",Conference Paper,Scopus,2-s2.0-50249177742
"Chakrabarty, K., Sapatnekar, S.","Editorial to special issue DAC 2006",2007,"ACM Journal on Emerging Technologies in Computing Systems","3","3", 11,"","",,,10.1145/1295231.1295232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949031737&doi=10.1145%2f1295231.1295232&partnerID=40&md5=ac87353fb5edc41cd3afa3388cace3dd",Editorial,Scopus,2-s2.0-36949031737
"Sapatnekar, S.S.","Computer-aided design of 3d integrated circuits",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228788,"317","",,,10.1145/1228784.1228788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748834297&doi=10.1145%2f1228784.1228788&partnerID=40&md5=7d7de006e9f830d8cbbe3863f070158c",Conference Paper,Scopus,2-s2.0-34748834297
"Marques, F.S., Rosa Jr., L.S., Ribas, R.P., Sapatnekar, S.S., Reis, A.I.","DAG based library-free technology mapping",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228857,"293","298",,15,10.1145/1228784.1228857,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748874921&doi=10.1145%2f1228784.1228857&partnerID=40&md5=a47a1db23d9486da1cf106612d54310f",Conference Paper,Scopus,2-s2.0-34748874921
"Zhan, Y., Sapatnekar, S.S.","High-efficiency green function-based thermal simulation algorithms",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","9",,"1661","1675",,52,10.1109/TCAD.2007.895754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548279935&doi=10.1109%2fTCAD.2007.895754&partnerID=40&md5=0968b52c6b3d197d24244448858b0e64",Article,Scopus,2-s2.0-34548279935
"Sapatnekar, S., Stok, L.","DAC highlights",2007,"IEEE Design and Test of Computers","24","5",,"502","504",,,10.1109/MDT.2007.160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348877973&doi=10.1109%2fMDT.2007.160&partnerID=40&md5=5c2549e339ed21cf6994f56f23b463b4",Conference Paper,Scopus,2-s2.0-35348877973
"Li, Z., Alpert, C.J., Quay, S.T., Sapatnekar, S., Shi, W.","Probabilistic congestion prediction with partial blockages",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149138,"841","846",,6,10.1109/ISQED.2007.124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548133275&doi=10.1109%2fISQED.2007.124&partnerID=40&md5=01524f07df3b270ff25af6db83404180",Conference Paper,Scopus,2-s2.0-34548133275
"Qunzeng, L., Sapatnekar, S.S.","Confidence scalable post-silicon statistical delay prediction under process variations",2007,"Proceedings - Design Automation Conference",,, 4261235,"497","502",,20,10.1109/DAC.2007.375216,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547322816&doi=10.1109%2fDAC.2007.375216&partnerID=40&md5=ed365851e60d8df6e9c2a32cee710c4b",Conference Paper,Scopus,2-s2.0-34547322816
"Goplen, B., Sapatnekar, S.","Placement of 3D ICs with thermal and interlayer via considerations",2007,"Proceedings - Design Automation Conference",,, 4261258,"626","631",,77,10.1109/DAC.2007.375239,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547301387&doi=10.1109%2fDAC.2007.375239&partnerID=40&md5=99ac1eff1969cf5ec86582cf1b22dc9e",Conference Paper,Scopus,2-s2.0-34547301387
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","NBTI-aware synthesis of digital circuits",2007,"Proceedings - Design Automation Conference",,, 4261208,"370","375",,132,10.1109/DAC.2007.375189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547358150&doi=10.1109%2fDAC.2007.375189&partnerID=40&md5=4fc6861c1f6c6d0bb78677aec8872888",Conference Paper,Scopus,2-s2.0-34547358150
"Gu, J., Sapatnekar, S.S., Kim, C.","Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift",2007,"Proceedings - Design Automation Conference",,, 4261149,"87","92",,12,10.1109/DAC.2007.375130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547328040&doi=10.1109%2fDAC.2007.375130&partnerID=40&md5=7195a2a48f22da1468665b9da2e96e8c",Conference Paper,Scopus,2-s2.0-34547328040
"Zhang, T., Sapatnekar, S.S.","Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","6",,"624","636",,15,10.1109/TVLSI.2007.898641,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250167248&doi=10.1109%2fTVLSI.2007.898641&partnerID=40&md5=4a31df234af5c2a8e2383f3a8bce17de",Article,Scopus,2-s2.0-34250167248
"Chang, H., Sapatnekar, S.S.","Prediction of leakage power under process uncertainties",2007,"ACM Transactions on Design Automation of Electronic Systems","12","2", 1230804,"","",,36,10.1145/1230800.1230804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248335446&doi=10.1145%2f1230800.1230804&partnerID=40&md5=affe2cb3b96e9485c2114a77fc555d1a",Article,Scopus,2-s2.0-34248335446
"Sapatnekar, S.S.","Physical design automation challenges for 3D ICs",2006,"2006 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT'06",,, 1669407,"","",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42749104013&partnerID=40&md5=256e6073066207c2064bd4d106e87c92",Conference Paper,Scopus,2-s2.0-42749104013
"Singh, J., Sapatnekar, S.","Statistical timing analysis with correlated non-gaussian parameters using independent component analysis",2006,"Proceedings - Design Automation Conference",,,,"155","160",,68,10.1145/1146909.1146953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547223772&doi=10.1145%2f1146909.1146953&partnerID=40&md5=8485adffaef43dbfb14c9c3ad93f0732",Conference Paper,Scopus,2-s2.0-34547223772
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Impact of NBTI on SRAM read stability and design for reliability",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613138,"210","218",,190,10.1109/ISQED.2006.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886738276&doi=10.1109%2fISQED.2006.73&partnerID=40&md5=45ba62035b1bf713aaa51b87fd753246",Conference Paper,Scopus,2-s2.0-84886738276
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","An analytical model for negative bias temperature instability",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110220,"493","496",,150,10.1109/ICCAD.2006.320163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149102717&doi=10.1109%2fICCAD.2006.320163&partnerID=40&md5=9cc88f11454b553f48fed7ae2caf035d",Conference Paper,Scopus,2-s2.0-46149102717
"Nookala, V., Lilja, D.J., Sapatnekar, S.S.","Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"298","303",,22,10.1145/1165573.1165644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247252970&doi=10.1145%2f1165573.1165644&partnerID=40&md5=e99ae3a5105d4bddc9a199798ce7da12",Conference Paper,Scopus,2-s2.0-34247252970
"Gu, J., Keane, J., Sapatnekar, S., Kim, C.","Width quantization aware FinFET circuit design",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4114973,"337","340",,19,10.1109/CICC.2006.320916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547350738&doi=10.1109%2fCICC.2006.320916&partnerID=40&md5=bcbe81d3b53de07637db4eb9656edc0f",Conference Paper,Scopus,2-s2.0-34547350738
"Keane, J., Eom, H., Kim, T.-H., Sapatnekar, S., Kim, C.","Subthreshold logical effort: A systematic framework for optimal subthreshold device sizing",2006,"Proceedings - Design Automation Conference",,,,"425","428",,42,10.1145/1146909.1147022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34347222026&doi=10.1145%2f1146909.1147022&partnerID=40&md5=634cf737e3321cc17c350000bf7bdbc6",Conference Paper,Scopus,2-s2.0-34347222026
"Da Rosa Jr., L.S., Marques, F.S., Cardoso, T.M.G., Ribas, R.P., Sapatnekar, S.S., Reis, A.I.","Fast disjoint transistor networks from BDDs",2006,"SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design","2006",,,"137","142",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750929909&partnerID=40&md5=08b5a82bf7d19031b5a8b4a807779051",Conference Paper,Scopus,2-s2.0-33750929909
"Nookala, V., Chen, Y., Lilja, D.J., Sapatnekar, S.S.","Comparing simulation techniques for microarchitecture-aware floorplanning",2006,"ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006","2006",, 1620792,"80","88",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750823430&partnerID=40&md5=80deb7c4158cdf46df6f0497d7758c4a",Conference Paper,Scopus,2-s2.0-33750823430
"Zhan, Y., Goplen, B., Sapatnekar, S.S.","Electrothermal analysis and optimization techniques for nanoscale integrated circuits",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594685,"219","222",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748612424&partnerID=40&md5=c0b0076bf926c5de12c65780baf386d2",Conference Paper,Scopus,2-s2.0-33748612424
"Zhang, T., Zhan, Y., Sapatnekar, S.S.","Temperature-aware routing in 3D ICs",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594700,"309","314",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748589691&partnerID=40&md5=6ef4dcb77e0bdd32d98a75b51b4c4102",Conference Paper,Scopus,2-s2.0-33748589691
"Zhan, Y., Feng, Y., Sapatnekar, S.S.","A fixed-die floorplanning algorithm using an analytical approach",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594779,"771","776",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748595788&partnerID=40&md5=a3fd0e73aa2184df9b72bc08c3fd2fbe",Conference Paper,Scopus,2-s2.0-33748595788
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Mathematically assisted adaptive body bias (ABB) for temperature compensation in gigascale LSI systems",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594744,"559","564",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748584309&partnerID=40&md5=5201c169d2aee9c5e4c4ceef7e2cac84",Conference Paper,Scopus,2-s2.0-33748584309
"Tsai, J.-L., Chen, C.C.-P., Chen, G., Goplen, B., Qian, H., Zhan, Y., Kang, S.-M., Wong, M.D.F., Sapatnekar, S.S.","Temperature-aware placement for SOCs",2006,"Proceedings of the IEEE","94","8",,"1502","1517",,33,10.1109/JPROC.2006.879804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947226035&doi=10.1109%2fJPROC.2006.879804&partnerID=40&md5=61f9a245fc286439f7065db6142e0d5a",Article,Scopus,2-s2.0-33947226035
"Alpert, C.J., Hu, J., Sapatnekar, S.S., Sze, C.N.","Accurate estimation of global buffer delay within a floorplan",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","6",,"1140","1146",,20,10.1109/TCAD.2005.855889,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646729462&doi=10.1109%2fTCAD.2005.855889&partnerID=40&md5=ae48f1f93bf762d3d8ef7f83adad0cf3",Article,Scopus,2-s2.0-33646729462
"Singh, J., Sapatnekar, S.S.","Partition-based algorithm for power grid design using locality",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","4",,"664","677",,20,10.1109/TCAD.2006.870071,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645662958&doi=10.1109%2fTCAD.2006.870071&partnerID=40&md5=c68d3e640b38829a074873b28ddd7ae2",Conference Paper,Scopus,2-s2.0-33645662958
"Goplen, B., Sapatnekar, S.S.","Placement of thermal vias in 3-D ICs using various thermal objectives",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","4",,"692","708",,93,10.1109/TCAD.2006.870069,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645668035&doi=10.1109%2fTCAD.2006.870069&partnerID=40&md5=b4305842ee16c5ce73aaeb833160bd4c",Conference Paper,Scopus,2-s2.0-33645668035
"Shelar, R.S., Saxena, P., Sapatnekar, S.S.","Technology mapping algorithm targeting routing congestion under delay constraints",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","4",,"625","635",,2,10.1109/TCAD.2006.870078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645669618&doi=10.1109%2fTCAD.2006.870078&partnerID=40&md5=9d2717828de28075193ae5aea7f3610a",Conference Paper,Scopus,2-s2.0-33645669618
"Marques, F.S., Ribas, R.P., Sapatnekar, S., Reis, A.I.","A new approach to the use of satisfiability in false path detection",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S9.3S,"308","311",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244444231&partnerID=40&md5=86c0fa16b6be9818a33bcc90035c2530",Conference Paper,Scopus,2-s2.0-29244444231
"Singh, J., Sapatnekar, S.S.","A fast algorithm for power grid design",2005,"Proceedings of the International Symposium on Physical Design",,,,"70","77",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144453438&partnerID=40&md5=27b59c146fc911cd4d915f918b5b4fef",Conference Paper,Scopus,2-s2.0-29144453438
"Goplen, B., Sapatnekar, S.","Thermal via placement in 3D ICs",2005,"Proceedings of the International Symposium on Physical Design",,,,"167","174",,128,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344443452&partnerID=40&md5=b2118c43948138a93b51b5e60c50f531",Conference Paper,Scopus,2-s2.0-28344443452
"Shelar, R.S., Wang, X., Saxena, P., Sapatnekar, S.S.","An efficient technology mapping algorithm targeting routing congestion under delay constraints",2005,"Proceedings of the International Symposium on Physical Design",,,,"137","144",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144476567&partnerID=40&md5=159f873a859b5f752a37c3c747e2e24e",Conference Paper,Scopus,2-s2.0-29144476567
"Karandikar, S.K., Sapatnekar, S.S.","Fast estimation of area-delay trade-offs in circuit sizing",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1465402,"3575","3578",,3,10.1109/ISCAS.2005.1465402,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31644448859&doi=10.1109%2fISCAS.2005.1465402&partnerID=40&md5=fddccf722cf0fe9ae02be20cc86b58dd",Conference Paper,Scopus,2-s2.0-31644448859
"Zhan, Y., Sapatnekar, S.S.","Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466136,"87","92",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861418911&partnerID=40&md5=11797e86fc9b133c59155286150cffc7",Conference Paper,Scopus,2-s2.0-84861418911
"Nookala, V., Sapatnekar, S.S.","Designing optimized pipelined global interconnects: Algorithms and methodology impact",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1464661,"608","611",,16,10.1109/ISCAS.2005.1464661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250851799&doi=10.1109%2fISCAS.2005.1464661&partnerID=40&md5=360563280dcd491fa723a3d62b39680c",Conference Paper,Scopus,2-s2.0-34250851799
"Karandikar, S.K., Sapatnekar, S.S.","Fast comparisons of circuit implementations",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","12",,"1329","1339",,3,10.1109/TVLSI.2005.862727,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31644436243&doi=10.1109%2fTVLSI.2005.862727&partnerID=40&md5=000c7b16790bde53f0cc2901afa0ef2d",Article,Scopus,2-s2.0-31644436243
"Chang, H., Sapatnekar, S.S.","Full-chip analysis of leakage power under process variations, including spatial correlations",2005,"Proceedings - Design Automation Conference",,, 32.1,"523","528",,159,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944470947&partnerID=40&md5=d6618876d0cf9d442a7bfd868f53cb30",Conference Paper,Scopus,2-s2.0-27944470947
"Zhan, Y., Sapatnekar, S.S.","A high efficiency full-chip thermal simulation algorithm",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560144,"634","637",,45,10.1109/ICCAD.2005.1560144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751427407&doi=10.1109%2fICCAD.2005.1560144&partnerID=40&md5=6f47a631234c31db06b9d432606047ea",Conference Paper,Scopus,2-s2.0-33751427407
"Zhang, T., Sapatnekar, S.S.","Buffering global interconnects in structured ASIC design",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466123,"23","26",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861426445&partnerID=40&md5=4a6e3638fcc4c71dcdb573aae04b3976",Conference Paper,Scopus,2-s2.0-84861426445
"Qian, H., Sapatnekar, S.S.","A hybrid linear equation solver and its application in quadratic placement",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560190,"904","908",,19,10.1109/ICCAD.2005.1560190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751415052&doi=10.1109%2fICCAD.2005.1560190&partnerID=40&md5=ed5160cc7716813ef1d5fb253877f887",Conference Paper,Scopus,2-s2.0-33751415052
"Goplen, B., Saxena, P., Sapatnekar, S.","Net weighting to reduce repeater counts during placement",2005,"Proceedings - Design Automation Conference",,, 30.2,"503","508",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944437839&partnerID=40&md5=307190615de8c65480586d064f180a54",Conference Paper,Scopus,2-s2.0-27944437839
"Sultania, A.K., Sylvester, D., Sapatnekar, S.S.","Gate oxide leakage and delay tradeoffs for dual-T<inf>ox</inf> circuits",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","12",,"1362","1375",,6,10.1109/TVLSI.2005.862723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31644447904&doi=10.1109%2fTVLSI.2005.862723&partnerID=40&md5=635a474d3950a4e07fbaa7cd4cd0ecaf",Article,Scopus,2-s2.0-31644447904
"Singh, J., Nookala, V., Luo, Z.-Q., Sapatnekar, S.","Robust gate sizing by geometric programming",2005,"Proceedings - Design Automation Conference",,, 19.2,"315","320",,85,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944492787&partnerID=40&md5=722f8c22705cc72217a7c8969911bd3d",Conference Paper,Scopus,2-s2.0-27944492787
"Sapatnekar, S., Roychowdhury, J., Harjani, R.","Tutorial: High-speed interconnect technology: On-chip and off-chip",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"7","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944449963&partnerID=40&md5=bab8730f2b9f2cd0140cfe5d66473d9e",Conference Paper,Scopus,2-s2.0-27944449963
"Nookala, V., Chen, Y., Lilja, D.J., Sapatnekar, S.S.","Microarchitecture-aware floorplanning using a statistical design of experiments approach",2005,"Proceedings - Design Automation Conference",,, 35.1,"579","584",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944502073&partnerID=40&md5=1193e8cdc5893cc1300062027cc1472c",Conference Paper,Scopus,2-s2.0-27944502073
"Schneider, F.R., Ribas, R.P., Sapatnekar, S.S., Reis, A.I.","Exact lower bound for the number of switches in series to implement a combinational logic cell",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524175,"357","362",,12,10.1109/ICCD.2005.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748565956&doi=10.1109%2fICCD.2005.51&partnerID=40&md5=5e0094fe1aee736ff7f8ef2ad9d32988",Conference Paper,Scopus,2-s2.0-33748565956
"Sapatnekar, S., Nowka, K.","Guest editors' introduction: New dimensions in 3D integration",2005,"IEEE Design and Test of Computers","22","6",,"496","497",,7,10.1109/MDT.2005.142,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344447569&doi=10.1109%2fMDT.2005.142&partnerID=40&md5=684646e30acd73424f1902f2c883c9a1",Editorial,Scopus,2-s2.0-28344447569
"Ababei, C., Feng, Y., Goplen, B., Mogal, H., Zhang, T., Bazargan, K., Sapatnekar, S.","Placement and routing in 3D integrated circuits",2005,"IEEE Design and Test of Computers","22","6",,"520","531",,98,10.1109/MDT.2005.150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344432776&doi=10.1109%2fMDT.2005.150&partnerID=40&md5=e55656906de716a56c3503e66005dc6c",Article,Scopus,2-s2.0-28344432776
"Chang, H., Sapatnekar, S.S.","Statistical timing analysis under spatial correlations",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","9",,"1467","1482",,186,10.1109/TCAD.2005.850834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644526873&doi=10.1109%2fTCAD.2005.850834&partnerID=40&md5=318ac6283511470d71531207c385f5f7",Article,Scopus,2-s2.0-27644526873
"Shelar, R.S., Sapatnekar, S.S.","BDD decomposition for delay oriented pass transistor logic synthesis",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","8",,"957","970",,32,10.1109/TVLSI.2005.853601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144518279&doi=10.1109%2fTVLSI.2005.853601&partnerID=40&md5=12ce5e3e818784bd8c8df0040fe59517",Article,Scopus,2-s2.0-27144518279
"Qian, H., Nassif, S.R., Sapatnekar, S.S.","Power grid analysis using random walks",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","8",,"1204","1224",,113,10.1109/TCAD.2005.850863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23744444927&doi=10.1109%2fTCAD.2005.850863&partnerID=40&md5=d03421ff56662376b70b692e8be75811",Article,Scopus,2-s2.0-23744444927
"Ranganathan, N., Agrawal, V.D., Chakradhar, S.T., Chakrabarty, K., Courtois, B., DeMara, R., Hu, X.S., Ismail, Y.I., Jha, N.K., John, L.K., Ker, M.-D., Koren, I., Liu, B.-D., Marculescu, D., Marculescu, R., Narayanan, V., Nassif, S.R., Nowick, S.M., Sapatnekar, S.S., Sherlekar, S., Sylvester, D., Vemuri, R., Pham, M.","Appointments for 2005-2006 term",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","7",,"773","782",,,10.1109/TVLSI.2005.854285,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644570173&doi=10.1109%2fTVLSI.2005.854285&partnerID=40&md5=7c5f90c336a1f96d38b78acafcef400d",Editorial,Scopus,2-s2.0-27644570173
"Singh, J., Sapatnekar, S.S.","Congestion-aware topology optimization of structured power/ground networks",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","5",,"683","695",,26,10.1109/TCAD.2005.846369,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18744408849&doi=10.1109%2fTCAD.2005.846369&partnerID=40&md5=ffa9e5b47d14b7dc1b42107d90a61a94",Article,Scopus,2-s2.0-18744408849
"Qian, H., Nassif, S.R., Sapatnekar, S.S.","Early-stage power grid analysis for uncertain working modes",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","5",,"676","682",,18,10.1109/TCAD.2005.846370,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18744380734&doi=10.1109%2fTCAD.2005.846370&partnerID=40&md5=0f16b8aa691f21a26fb6d1b42af0d250",Article,Scopus,2-s2.0-18744380734
"Shelar, R.S., Sapatnekar, S.S., Saxena, P., Wang, X.","A predictive distributed congestion metric with application to technology mapping",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","5",,"696","709",,5,10.1109/TCAD.2005.846368,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18744396148&doi=10.1109%2fTCAD.2005.846368&partnerID=40&md5=de4c52144f9c029cf7a84ba18acefb2b",Article,Scopus,2-s2.0-18744396148
"Zhang, T., Sapatnekar, S.S.","Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"93","98",,7,10.1109/ICCD.2004.1347906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644383034&doi=10.1109%2fICCD.2004.1347906&partnerID=40&md5=bd8d4e0f9303c102d923a1a0ede7b5bc",Conference Paper,Scopus,2-s2.0-17644383034
"Karandikar, S.K., Sapatnekar, S.S.","Logical effort based technology mapping",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5D.2,"419","422",,10,10.1109/ICCAD.2004.1382611,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244404924&doi=10.1109%2fICCAD.2004.1382611&partnerID=40&md5=fa761441ce97ca3667deb0f4443c6e31",Conference Paper,Scopus,2-s2.0-16244404924
"Yong, Z., Sapatnekar, S.S.","Optimization of integrated spiral inductors using sequential quadratic programming",2004,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1268914,"622","629",,6,10.1109/DATE.2004.1268914,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893734648&doi=10.1109%2fDATE.2004.1268914&partnerID=40&md5=6ae859111cb7ad50de6ecb8249df5e2e",Conference Paper,Scopus,2-s2.0-84893734648
"Alpert, C.J., Hu, J., Sapatnekar, S.S., Sze, C.N.","Accurate estimation of global buffer delay within a floorplan",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 9A.3,"706","711",,14,10.1109/ICCAD.2004.1382667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244382538&doi=10.1109%2fICCAD.2004.1382667&partnerID=40&md5=771a3c21ac02b790545af4263c80fe29",Conference Paper,Scopus,2-s2.0-16244382538
"Chang, H., Qian, H., Sapatnekar, S.S.","The certainty of uncertainty: Randomness in nanometer design",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3254",,,"36","47",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048884778&partnerID=40&md5=05abac043044b85b4de3315819e49843",Article,Scopus,2-s2.0-35048884778
"Su, H., Hu, J., Sapatnekar, S.S., Nassif, S.R.","A methodology for the simultaneous design of supply and signal networks",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","12",,"1614","1624",,9,10.1109/TCAD.2004.837728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10044229223&doi=10.1109%2fTCAD.2004.837728&partnerID=40&md5=69af6dc8ccb3b7cdbf5fb10e5376fad3",Article,Scopus,2-s2.0-10044229223
"Zhan, Y., Harjani, R., Sapatnekar, S.S.","On the selection of on-chip inductors for the optimal VCO design",2004,"Proceedings of the Custom Integrated Circuits Conference",,,,"277","280",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044407841&partnerID=40&md5=e0eff5152112b3df80dd1603c9cb5d66",Conference Paper,Scopus,2-s2.0-17044407841
"Sultania, A.K., Sylvester, D., Sapatnekar, S.S.","Transistor and pin reordering for gate oxide leakage reduction in dual T ox circuits",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"228","233",,12,10.1109/ICCD.2004.1347927,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644368287&doi=10.1109%2fICCD.2004.1347927&partnerID=40&md5=143b63592b7609fb09bcc1e31d31aa3a",Conference Paper,Scopus,2-s2.0-17644368287
"Qian, H., Kozhaya, J.N., Nassif, S.R., Sapatnekar, S.S.","A chip-level electrostatic discharge simulation strategy",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4D.1,"315","318",,7,10.1109/ICCAD.2004.1382593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244379545&doi=10.1109%2fICCAD.2004.1382593&partnerID=40&md5=cf59df985c41a51f43fe47eb7bcf8ae3",Conference Paper,Scopus,2-s2.0-16244379545
"Nookala, V., Sapatnekar, S.S.","A method for correcting the functionality of a wire-pipelined circuit",2004,"Proceedings - Design Automation Conference",,,,"570","575",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444361440&partnerID=40&md5=4b96a0bddb6195f321f08edb549b798c",Conference Paper,Scopus,2-s2.0-4444361440
"Sultania, A.K., Sylvester, D., Sapatnekar, S.S.","Tradeoffs between gate oxide leakage and delay for dual T ox circuits",2004,"Proceedings - Design Automation Conference",,,,"761","766",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444319095&partnerID=40&md5=c41eb242e2253a51548b6c3c515bb8d1",Conference Paper,Scopus,2-s2.0-4444319095
"Karandikar, S.K., Sapatnekar, S.S.","Fast comparisons of circuit implementations",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","2",,,"910","915",,6,10.1109/DATE.2004.1269005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042517220&doi=10.1109%2fDATE.2004.1269005&partnerID=40&md5=94c238f166516e0ff99a0ba224722b16",Conference Paper,Scopus,2-s2.0-3042517220
"Zhan, Y., Sapatnekar, S.S.","Optimization of integrated spiral inductors using sequential quadratic programming",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"622","627",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042604717&partnerID=40&md5=c4a0c513664bcad84dea0c6eb1bec132",Conference Paper,Scopus,2-s2.0-3042604717
"Sundararajan, V., Sapatnekar, S.S., Parhi, K.K.","A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints",2004,"ACM Transactions on Design Automation of Electronic Systems","9","3",,"273","289",,,10.1145/1013948.1013949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30744456519&doi=10.1145%2f1013948.1013949&partnerID=40&md5=681dfd73bd18fcf3679b445c983f8e76",Article,Scopus,2-s2.0-30744456519
"Singh, J., Sapatnekar, S.S.","Topology optimization of structured power/ground networks",2004,"Proceedings of the International Symposium on Physical Design",,,,"116","123",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942644082&partnerID=40&md5=249ccbb67b879eac884d6930fdb0c107",Conference Paper,Scopus,2-s2.0-2942644082
"Shelar, R.S., Sapatnekar, S.S., Saxena, P., Wang, X.","A predictive distributed congestion metric and its application to technology mapping",2004,"Proceedings of the International Symposium on Physical Design",,,,"210","217",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942672234&partnerID=40&md5=922655117ada14deaeb96882c34405dd",Conference Paper,Scopus,2-s2.0-2942672234
"Qian, H., Nassif, S.R., Sapatnekar, S.S.","Early-stage power grid analysis for uncertain working modes",2004,"Proceedings of the International Symposium on Physical Design",,,,"132","137",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942652573&partnerID=40&md5=a206bfc0526760005ae34b710ecf67c9",Conference Paper,Scopus,2-s2.0-2942652573
"Qian, H., Sapatnekar, S.S.","Hierarchical random-walk algorithms for power grid analysis",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"499","504",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442618136&partnerID=40&md5=f5da4414cadb36409e83876b796bcd3d",Conference Paper,Scopus,2-s2.0-2442618136
"Sapatnekar, S.S.","High-performance power grids for nanometer technologies",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"839","844",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342576811&partnerID=40&md5=09a34c370953efabed4d53e5935f4aa6",Conference Paper,Scopus,2-s2.0-2342576811
"Goplen, B., Sapatnekar, S.","Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"86","89",,189,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347409236&partnerID=40&md5=98f2a19fba8bb7ea08b2458921a9c09a",Conference Paper,Scopus,2-s2.0-0347409236
"Chang, H., Sapatnekar, S.S.","Statistical timing analysis considering spatial correlations using a single PERT-like traversal",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"621","625",,380,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346778721&partnerID=40&md5=e9c17857ebfbb387b2e1d33b76191423",Conference Paper,Scopus,2-s2.0-0346778721
"Rajappan, V., Sapatnekar, S.S.","An efficient algorithm for calculating the worst-case delay due to crosstalk",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"76","81",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344982143&partnerID=40&md5=21e9729d4d7d9bb6712d05a63aa19c04",Conference Paper,Scopus,2-s2.0-0344982143
"Karandikar, S.K., Sapatnekar, S.S.","Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effect",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","6",,"1094","1105",,2,10.1109/TVLSI.2003.817137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742321609&doi=10.1109%2fTVLSI.2003.817137&partnerID=40&md5=299329a1fffc8d007863a91b5e9f611b",Article,Scopus,2-s2.0-0742321609
"Su, H., Gala, K.H., Sapatnekar, S.S.","Analysis and optimization of structured power-ground networks",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","11",,"1533","1544",,15,10.1109/TCAD.2003.818372,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242720636&doi=10.1109%2fTCAD.2003.818372&partnerID=40&md5=123e336aeec78ee86081949186a8176f",Article,Scopus,2-s2.0-0242720636
"Qian, H., Nassif, S.R., Sapatnekar, S.S.","Random walks in a supply network",2003,"Proceedings - Design Automation Conference",,,,"93","98",,120,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041589396&partnerID=40&md5=148ad7da8b96281da5002a75d0aa2c4d",Conference Paper,Scopus,2-s2.0-0041589396
"Chen, G., Sapatnekar, S.","Partition-driven standard cell thermal placement",2003,"Proceedings of the International Symposium on Physical Design",,,,"75","80",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038716791&partnerID=40&md5=d6e049aeec63d6cc32d875f253a00b44",Conference Paper,Scopus,2-s2.0-0038716791
"Hu, H., Blaauw, D.T., Zolotov, V., Gala, K., Zhao, M., Panda, R., Sapatnekar, S.S.","Table look-up based compact modeling for on-chip interconnect timing and noise analysis",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV668","IV671",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037743435&partnerID=40&md5=52e7ca289c0aa0beeb245c217c65d964",Conference Paper,Scopus,2-s2.0-0037743435
"Sapatnekar, S.S., Su, H.","Analysis and optimization of power grids",2003,"IEEE Design and Test of Computers","20","3",,"7","15",,31,10.1109/MDT.2003.1198680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038382898&doi=10.1109%2fMDT.2003.1198680&partnerID=40&md5=8a6919138ed7a68ff359e240112d5b1a",Review,Scopus,2-s2.0-0038382898
"Alpert, C.J., Hu, J., Sapatnekar, S.S., Villarubia, P.G.","A practical methodology for early buffer and wire resource allocation",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","5",,"573","583",,24,10.1109/TCAD.2003.810749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037853079&doi=10.1109%2fTCAD.2003.810749&partnerID=40&md5=d76b07b6db824d9be5be28c8707c85b5",Article,Scopus,2-s2.0-0037853079
"Alpert, C.J., Sapatnekar, S.S.","Guest editorial",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","4",,"385","386",,,10.1109/TCAD.2003.809644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037387736&doi=10.1109%2fTCAD.2003.809644&partnerID=40&md5=2cc0bc4c3b2a22ff3d2b393a79645c9a",Editorial,Scopus,2-s2.0-0037387736
"Su, H., Sapatnekar, S.S., Nassif, S.R.","Optimal decoupling capacitor sizing and placement for standard-cell layout designs",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","4",,"428","436",,79,10.1109/TCAD.2003.809658,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344089095&doi=10.1109%2fTCAD.2003.809658&partnerID=40&md5=a4afc92652aa90178bb478801ed1052d",Article,Scopus,2-s2.0-0344089095
"Roy, K., Sapatnekar, S.S., Secareanu, R., Ismail, Y.I.","2. High-performance design techniques in nanometer integrated circuits",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","1",, 1490897,"5","210",,,10.1109/TUTCAS.2003.1490897,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945975322&doi=10.1109%2fTUTCAS.2003.1490897&partnerID=40&md5=61f5ac7ba7beb3b059de4efaffadfa90",Conference Paper,Scopus,2-s2.0-84945975322
"Hu, H., Blaauw, D.T., Zolotov, V., Gala, K., Zhao, M., Panda, R., Sapatnekar, S.S.","Fast on-chip inductance simulation using a precorrected-FFT method",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","1",,"49","66",,10,10.1109/TCAD.2002.805719,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037230578&doi=10.1109%2fTCAD.2002.805719&partnerID=40&md5=cf23cb2cc8e38190a7698a4a6c3c8a25",Article,Scopus,2-s2.0-0037230578
"Ketkar, M., Sapatnekar, S.S.","Standby power optimization via transistor sizing and dual threshold voltage assignment",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"375","378",,72,10.1145/774572.774628,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907253&doi=10.1145%2f774572.774628&partnerID=40&md5=9bca927508612b134d5350a8350488f3",Conference Paper,Scopus,2-s2.0-0036907253
"Hu, H., Sapatnekar, S.S.","Efficient inductance extraction using circuit-aware techniques",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","6",,"746","761",,,10.1109/TVLSI.2002.808455,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036999682&doi=10.1109%2fTVLSI.2002.808455&partnerID=40&md5=e349f28631e5eebc05d41ffb17820d1e",Article,Scopus,2-s2.0-0036999682
"Zhang, T., Sapatnekar, S.S.","Optimized Pin Assignment for Lower Routing Congestion After Floorplanning Phase",2002,"International Workshop on System Level Interconnect Prediction",,,,"17","21",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442309111&partnerID=40&md5=1ad53d0771ed9b8d4a875213a4feb8a8",Conference Paper,Scopus,2-s2.0-1442309111
"Hu, H., Blaauw, D.T., Zolotov, V., Gala, K., Zhao, M., Panda, R., Sapatnekar, S.S.","A precorrected-FFT method for simulating on-chip inductance",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"221","227",,1,10.1145/774572.774605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036916007&doi=10.1145%2f774572.774605&partnerID=40&md5=0d2c1481f659ceb6530cbd6093da9d88",Conference Paper,Scopus,2-s2.0-0036916007
"Hu, J., Sapatnekar, S.S.","A timing-constrained simultaneous global routing algorithm",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","9",,"1025","1036",,19,10.1109/TCAD.2002.801083,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036734970&doi=10.1109%2fTCAD.2002.801083&partnerID=40&md5=4478c9cb686e9cf7303e3b201347352d",Article,Scopus,2-s2.0-0036734970
"Pangjun, J., Sapatnekar, S.S.","Low-power clock distribution using multiple voltages and reduced swings",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","3",,"309","318",,69,10.1109/TVLSI.2002.1043334,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036625235&doi=10.1109%2fTVLSI.2002.1043334&partnerID=40&md5=6a3a7469fd19320092098f309e1ed028",Article,Scopus,2-s2.0-0036625235
"Sundararajan, V., Sapatnekar, S.S., Parhi, K.K.","Fast and exact transistor sizing based on iterative relaxation",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","5",,"568","581",,51,10.1109/43.998628,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036575359&doi=10.1109%2f43.998628&partnerID=40&md5=5cfa2624327ba243f7e0638ffadc7a6e",Article,Scopus,2-s2.0-0036575359
"Zhao, M., Sapatnekar, S.S.","Technology mapping algorithms for domino logic",2002,"ACM Transactions on Design Automation of Electronic Systems","7","2",,"306","335",,5,10.1145/544536.544541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036016181&doi=10.1145%2f544536.544541&partnerID=40&md5=0cb7470af9d7c4d36bb1c12195d71878",Article,Scopus,2-s2.0-0036016181
"Zhao, M., Panda, R.V., Sapatnekar, S.S., Blaauw, D.","Hierarchical analysis of power distribution networks",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","2",,"159","168",,142,10.1109/43.980256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036474411&doi=10.1109%2f43.980256&partnerID=40&md5=528778630d5722dad98bd0878fdebdc3",Article,Scopus,2-s2.0-0036474411
"Shelar, R.S., Sapatnekar, S.S.","An efficient algorithm for low power pass transistor logic synthesis",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994890,"87","92",,10,10.1109/ASPDAC.2002.994890,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547369344&doi=10.1109%2fASPDAC.2002.994890&partnerID=40&md5=df8286b4d210d6bfdb50973031025b38",Conference Paper,Scopus,2-s2.0-34547369344
"Hu, H., Sapatnekar, S.S.","Efficient PEEC-based inductance extraction using circuit-aware techniques",2002,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"434","439",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036398349&partnerID=40&md5=daf8bbf23d1b443e0a492ecf52fdd96e",Conference Paper,Scopus,2-s2.0-0036398349
"Ketkar, M., Sapatnekar, S.S.","Standby power optimization via transistor sizing and dual threshold voltage assignment",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"375","378",,,10.1109/ICCAD.2002.1167561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013988343&doi=10.1109%2fICCAD.2002.1167561&partnerID=40&md5=eeb1be1da3efe5f409959927b83a936e",Article,Scopus,2-s2.0-85013988343
"Hu, J., Sapatnekar, S.S.","Performance driven global routing through gradual refinement",2002,"VLSI Design","15","3",,"595","604",,1,10.1080/1065514021000012219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036458524&doi=10.1080%2f1065514021000012219&partnerID=40&md5=6d71c86e45560f2ef59e71b07b69c5f2",Article,Scopus,2-s2.0-0036458524
"Pedram, M., Sapatnekar, S.","Proceedings of the International Symposium on Physical Design: Foreword",2002,"Proceedings of the International Symposium on Physical Design",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036374265&partnerID=40&md5=bae1553ba55990599e8ef81e2255a4db",Conference Paper,Scopus,2-s2.0-0036374265
"Sapatnekar, S.S., Wong, M.D.F.","IEEE Transactions on Computer-Aided Design of Integrated Circuits and System: Guest editorial",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","1",,"1","2",,,10.1109/43.974132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036176243&doi=10.1109%2f43.974132&partnerID=40&md5=6fef5c871e265f3af7480c3d877983a2",Editorial,Scopus,2-s2.0-0036176243
"Su, H., Hu, J., Sapatnekar, S.S., Nassif, S.R.","Congestion-driven codesign of power and signal networks",2002,"Proceedings - Design Automation Conference",,,,"64","69",,21,10.1109/DAC.2002.1012595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036058076&doi=10.1109%2fDAC.2002.1012595&partnerID=40&md5=1af92650dd98ba2a5376dd4881537cb7",Article,Scopus,2-s2.0-0036058076
"Su, H., Sapatnekar, S.S., Nassif, S.R.","An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts",2002,"Proceedings of the International Symposium on Physical Design",,,,"68","73",,57,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036374252&partnerID=40&md5=50d6a19f749032f61c7017e95bdf5aae",Conference Paper,Scopus,2-s2.0-0036374252
"Alpert, C.J., Gandham, G., Hrkic, M., Hu, J., Kahng, A.B., Lillis, J., Liu, B., Quay, S.T., Sapatnekar, S.S., Sullivan, A.J.","Buffered Steiner trees for difficult instances",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","1",,"3","14",,20,10.1109/43.974132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036180537&doi=10.1109%2f43.974132&partnerID=40&md5=5786bc5a39323fe6f88af7b5d087cfc8",Article,Scopus,2-s2.0-0036180537
"Hu, J., Sapatnekar, S.S.","A survey on multi-net global routing for integrated circuits",2001,"Integration, the VLSI Journal","31","1",,"1","49",,41,10.1016/S0167-9260(01)00020-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035513318&doi=10.1016%2fS0167-9260%2801%2900020-7&partnerID=40&md5=138464f253e8fbbfaf1b398e73fcc2c8",Review,Scopus,2-s2.0-0035513318
"Jiang, Y., Sapatnekar, S.S., Bamji, C.","Technology mapping for high-performance static CMOS and pass transistor logic designs",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","5",,"577","589",,9,10.1109/92.953492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035472377&doi=10.1109%2f92.953492&partnerID=40&md5=c8b73ae48fb00dac928bed25a3d336d7",Article,Scopus,2-s2.0-0035472377
"Carpenter, C., McLellan, P., Murgal, R., Nikolić, B., Sohail, F., Sapatnekar, S., Roy, K.","Design closure with cell-based synthesis",2001,"IEEE Design and Test of Computers","18","5",,"112","119",,,10.1109/MDT.2001.953278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035445055&doi=10.1109%2fMDT.2001.953278&partnerID=40&md5=6065cef27b8f9d1fcee1f02e9ce7b341",Review,Scopus,2-s2.0-0035445055
"Kuhlmann, M., Sapatnekar, S.S.","Exact and efficient crosstalk estimation",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","7",,"858","866",,63,10.1109/43.931008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035398361&doi=10.1109%2f43.931008&partnerID=40&md5=fcc8ee09f578f2ddaa418d0643a4dac0",Article,Scopus,2-s2.0-0035398361
"Alpert, C.J., Gandham, G., Hu, J., Neves, J.L., Quay, S.T., Sapatnekar, S.S.","Steiner tree optimization for buffers, blockages, and bays",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","4",,"556","562",,22,10.1109/43.918213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035307013&doi=10.1109%2f43.918213&partnerID=40&md5=de9bcfa15cb5ce8c126fd83ed26348a5",Article,Scopus,2-s2.0-0035307013
"Menezes, N., Sapatnekar, S.","Tutorial: Optimization and analysis techniques for the deep submicron regime",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"3","4",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034995967&partnerID=40&md5=bf01282b39fcf1ce32f3e5748a0fffe4",Conference Paper,Scopus,2-s2.0-0034995967
"Zhao, M., Sapatnekar, S.S.","A new structural pattern matching algorithm for technology mapping",2001,"Proceedings - Design Automation Conference",,,,"371","376",,6,10.1109/DAC.2001.156168,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034854482&doi=10.1109%2fDAC.2001.156168&partnerID=40&md5=1a0e75fe5ff223b0348cc205e46816bf",Article,Scopus,2-s2.0-0034854482
"Hu, H., Sapatnekar, S.S.","Circuit-aware on-chip inductance extraction",2001,"Proceedings of the Custom Integrated Circuits Conference",,,,"245","248",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034834937&partnerID=40&md5=2780d0b43f356337e78dc94b86d064ca",Conference Paper,Scopus,2-s2.0-0034834937
"Shelar, R.S., Sapatnekar, S.S.","Recursive bipartitioning of BDDs for performance driven synthesis of pass transistor logic circuits",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"449","452",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035215354&partnerID=40&md5=1d1e08f5827868e9f14ce45e519c6c71",Conference Paper,Scopus,2-s2.0-0035215354
"Sapatnekar, S., Wiesel, M.","Proceedings of the International Symposium on Physical Design: Foreword",2001,"Proceedings of the International Symposium on Physical Design",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034826204&partnerID=40&md5=fa636083eab609170f72753073044e7c",Conference Paper,Scopus,2-s2.0-0034826204
"Hu, J., Sapatnekar, S.S.","Performance driven global routing through gradual refinement",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 70,"481","483",,4,10.1109/ICCD.2001.955070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035183425&doi=10.1109%2fICCD.2001.955070&partnerID=40&md5=0fe8fa821180e3ffec81a1132a30d7b5",Article,Scopus,2-s2.0-0035183425
"Karandikar, S.K., Sapatnekar, S.S.","Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effect",2001,"Proceedings - Design Automation Conference",,,,"377","382",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034848150&partnerID=40&md5=1fc4055c9cfc3cc2c217d5d8f4cbfee5",Conference Paper,Scopus,2-s2.0-0034848150
"Su, H., Sapatnekar, S.S.","Hybrid structured clock network construction",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,, 50,"333","336",,41,10.1109/ICCAD.2001.968643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035215162&doi=10.1109%2fICCAD.2001.968643&partnerID=40&md5=2ab5a9a3fa0f29b39f46757aea5a2ae3",Article,Scopus,2-s2.0-0035215162
"Alpert, C.J., Hu, J., Sapatnekar, S.S., Villarrubia, P.G.","A practical methodology for early buffer and wire resource allocation",2001,"Proceedings - Design Automation Conference",,,,"189","194",,57,10.1109/DAC.2001.156133,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034841272&doi=10.1109%2fDAC.2001.156133&partnerID=40&md5=0fb72b556b9256ec4f2cf101470726bc",Article,Scopus,2-s2.0-0034841272
"Alpert, C.J., Sapatnekar, S.S., Raje, S.","Tutorial 3: Optimization strategies for physical synthesis and timing closure",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035209034&partnerID=40&md5=490eda26509dbca0a0b60239698a2226",Conference Paper,Scopus,2-s2.0-0035209034
"Alpert, C.J., Gandham, G., Hu, J., Neves, J.L., Quay, S.T., Sapatnekar, S.S.","Steiner tree optimization for buffers. Blockages and bays",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","5",, 922069,"399","402",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035008679&partnerID=40&md5=bc18761daecd3e3c2f0cd232b68e806e",Conference Paper,Scopus,2-s2.0-0035008679
"Alpert, C.J., Gandham, G., Hu, J., Neves, J.L., Quay, S.T., Sapatnekar, S.S.","Steiner tree optimization for buffers, blockages, and bays",2001,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"399","402",,,10.1109/43.918213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85003550182&doi=10.1109%2f43.918213&partnerID=40&md5=b230a977ee9e0e243dfd29f9d5388179",Article,Scopus,2-s2.0-85003550182
"Alpert, C.J., Hrkic, M., Hu, J., Kahng, A.B., Lillis, J., Liu, B., Quay, S.T., Sapatnekar, S.S., Sullivan, A.J., Villarrubia, P.","Buffered Steiner trees for difficult instances",2001,"Proceedings of the International Symposium on Physical Design",,,,"4","9",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034832739&partnerID=40&md5=cea7c5de91dcdd93780012ce001d17ba",Conference Paper,Scopus,2-s2.0-0034832739
"Sapatnekar, S.S.","A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","5",,"550","559",,64,10.1109/43.845079,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033716473&doi=10.1109%2f43.845079&partnerID=40&md5=ba76eab077149186136ee830804d58af",Article,Scopus,2-s2.0-0033716473
"Sapatnekar, S.S., Chuang, W.","Power-Delay optimizations in gate sizing",2000,"ACM Transactions on Design Automation of Electronic Systems","5","1",,"98","114",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23044519982&partnerID=40&md5=55896b4050c6d896552594d7f2265d45",Article,Scopus,2-s2.0-23044519982
"Zhao, M., Sapatnekar, S.S.","Timingdriven partitioning and timing optimization of mixed staticdomino implementations",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"13221336","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747517899&partnerID=40&md5=23d6145b7fcc9572096506429df0f883",Article,Scopus,2-s2.0-33747517899
"Hu, J., Sapatnekar, S.S.","Algorithms for non-hanan-based optimization for VLSI interconnect under a higher-order AWE model",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","4",,"446","458",,10,10.1109/43.838994,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0001150939&doi=10.1109%2f43.838994&partnerID=40&md5=a28bd6066e8333c7593f9d4ed4136231",Article,Scopus,2-s2.0-0001150939
"Zhao, M., Sapatnekar, S.S.","Timing-driven partitioning and timing optimization of mixed static-domino implementations",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"1322","1336",,9,10.1109/43.892856,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034313466&doi=10.1109%2f43.892856&partnerID=40&md5=32035ef8bee987ff46518ab02ff9fb28",Article,Scopus,2-s2.0-0034313466
"Sapatnekar, Sachin S.","Capturing the effect of crosstalk on delay",2000,"Proceedings of the IEEE International Conference on VLSI Design",,,,"364","369",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033885244&partnerID=40&md5=643c6608bc30a55dc044c05aba7b7140",Conference Paper,Scopus,2-s2.0-0033885244
"Hu, J., Sapatnekar, S.S.","A timing-constrained algorithm for simultaneous global routing of multiple nets",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896457,"99","103",,41,10.1109/ICCAD.2000.896457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034478158&doi=10.1109%2fICCAD.2000.896457&partnerID=40&md5=78b14faec9abefdea17db9beda88736a",Conference Paper,Scopus,2-s2.0-0034478158
"Zhao, Min, Sapatnekar, Sachin S.","Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic",2000,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II","309-II-312",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033683885&partnerID=40&md5=0528907b3ee316a1079ab4427e579729",Conference Paper,Scopus,2-s2.0-0033683885
"Raman, Suresh, Sapatnekar, Sachin S., Alpert, Charles J.","Datapath routing based on a decongestion metric",2000,"Proceedings of the International Symposium on Physical Design",,,,"122","127",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033684405&partnerID=40&md5=adaf3e05e5ff8f62a98c269dab9b4e84",Conference Paper,Scopus,2-s2.0-0033684405
"Sundararajan, Vijay, Sapatnekar, Sachin S., Parhi, Keshab K.","MINFLOTRANSIT: min-cost flow based transistor sizing tool",2000,"Proceedings - Design Automation Conference",,,,"649","654",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033684206&partnerID=40&md5=f8a2545e7a9963caab5cfd5804f3e3fa",Conference Paper,Scopus,2-s2.0-0033684206
"Su, H., Gala, K.H., Sapatnekar, S.S.","Fast analysis and optimization of power/ground networks",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896518,"477","480",,69,10.1109/ICCAD.2000.896518,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034483875&doi=10.1109%2fICCAD.2000.896518&partnerID=40&md5=1576b6fbbd106593538e2b4038b56c7e",Conference Paper,Scopus,2-s2.0-0034483875
"Kasamsetty, K., Ketkar, M., Sapatnekar, S.S.","A new class of convex functions for delay modeling and its application to the transistor sizing problem",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","7",,"779","788",,47,10.1109/43.851993,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034228756&doi=10.1109%2f43.851993&partnerID=40&md5=07a81ab96a640cf22f8ceb7092bcf392",Article,Scopus,2-s2.0-0034228756
"Ketkar, Mahesh, Kasamsetty, Kishore, Sapatnekar, Sachin","Convex delay models for transistor sizing",2000,"Proceedings - Design Automation Conference",,,,"655","660",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033716234&partnerID=40&md5=8a20ba9275e7171b20895af1b3b02319",Conference Paper,Scopus,2-s2.0-0033716234
"Zhao, M., Panda, R.V., Sapatnekar, S.S., Edwards, T., Chaudhry, R., Blaauw, D.","Hierarchical analysis of power distribution networks",2000,"Proceedings-Design Automation Conference",,,,"150","155",,80,10.1109/DAC.2000.855294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033720566&doi=10.1109%2fDAC.2000.855294&partnerID=40&md5=d7b55376f7a932dafd7cc74d4b99d8c0",Article,Scopus,2-s2.0-0033720566
"Sapatnekar, Sachin S.","On the chicken-and-egg problem of determining the effect of crosstalk on delay in integrated circuits",1999,"IEEE Topical Meeting on Electrical Performance of Electronic Packaging",,,,"245","248",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033351076&partnerID=40&md5=f80e189aeed66947b3a8f0879c090409",Article,Scopus,2-s2.0-0033351076
"Zhao, Min, Sapatnekar, Sachin S.","Timing-driven partitioning for two-phase domino and mixed static/domino implementations",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"107","110",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033319556&partnerID=40&md5=6d0a5a931886e593055e57cf9e218477",Conference Paper,Scopus,2-s2.0-0033319556
"Pangjun, Jatuchai, Sapatnekar, Sachin S.","Clock distribution using multiple voltages",1999,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"145","150",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033362386&partnerID=40&md5=3c5bb3e61c61bf80c963e6aba835bc54",Article,Scopus,2-s2.0-0033362386
"Jiang, Yanbin, Sapatnekar, Sachin S.","Integrated algorithm for combined placement and libraryless technology mapping",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"102","105",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033346501&partnerID=40&md5=5931cdbf1745299f86d13a0aa2bf3758",Conference Paper,Scopus,2-s2.0-0033346501
"Sundararajan, Vijay, Sapatnekar, Sachin S., Parhi, Keshab K.","Marsh: min-area retiming with setup and hold constraints",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"2","6",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033319365&partnerID=40&md5=111a40cd91bb2204a2744d11cc20716b",Conference Paper,Scopus,2-s2.0-0033319365
"Hou, H., Hu, J., Sapatnekar, S.S.","Non-hanan routing",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","4",,"436","444",,5,10.1109/43.752927,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748184441&doi=10.1109%2f43.752927&partnerID=40&md5=d25f5b5d6082a7781d76a57b9ab16282",Article,Scopus,2-s2.0-33748184441
"Kuhlmann, Martin, Sapatnekar, Sachin S., Parhi, Keshab K.","Efficient crosstalk estimation",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"266","272",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033297670&partnerID=40&md5=073cf8abe0158d0af37b11fdc3786a07",Article,Scopus,2-s2.0-0033297670
"Maheshwari, N., Sapatnekar, S.S.","Retiming control logic",1999,"Integration, the VLSI Journal","28","1",,"33","53",,,10.1016/S0167-9260(99)00010-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032597962&doi=10.1016%2fS0167-9260%2899%2900010-3&partnerID=40&md5=7a75d51af6e6471fad9e459bcf424d06",Article,Scopus,2-s2.0-0032597962
"Maheshwari, N., Sapatnekar, S.S.","Optimizing large multiphase level-clocked circuits",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","9",,"1249","1264",,9,10.1109/43.784118,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032595828&doi=10.1109%2f43.784118&partnerID=40&md5=05c83c6fb024fbdb0eec2da1a988283d",Article,Scopus,2-s2.0-0032595828
"Hu, Jiang, Sapatnekar, Sachin S.","Simultaneous Buffer Insertion and Non-Hanan Optimization for VLSI interconnect under a higher order AWE model",1999,"Proceedings of the International Symposium on Physical Design",,,,"133","138",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032684975&partnerID=40&md5=5eaa63df1b70172d8d2e294326bf79fe",Article,Scopus,2-s2.0-0032684975
"Hu, Jiang, Sapatnekar, Sachin S.","FAR-DS: Full-plane AWE Routing with Driver Sizing",1999,"Proceedings - Design Automation Conference",,,,"84","89",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032657593&partnerID=40&md5=dc1a41045113864a73fef44d783b897d",Article,Scopus,2-s2.0-0032657593
"Hou, Huibo, Hu, Jiang, Sapatnekar, Sachin S.","Non-Hanan routing",1999,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","46","3",,"436","444",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032656316&partnerID=40&md5=c55fe18cd6f6b1fd9a69decd046cba72",Article,Scopus,2-s2.0-0032656316
"Maheshwari, N., Sapatnekar, S.","Efficient retiming of large circuits",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","1",,"74","83",,28,10.1109/92.661250,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032028272&doi=10.1109%2f92.661250&partnerID=40&md5=5ba8902ad7dc22f769c5d88ec3ecfa71",Article,Scopus,2-s2.0-0032028272
"Zhao, Min, Sapatnekar, Sachin S.","Technology mapping for domino logic",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"248","251",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032314734&partnerID=40&md5=99cff5524688fe02ed55d9d3ea6a357f",Conference Paper,Scopus,2-s2.0-0032314734
"Maheshwari, N., Sapatnekar, S.S.","Efficient minarea retiming of large level-clocked circuits",1998,"Proceedings -Design, Automation and Test in Europe, DATE",,, 655956,"840","845",,1,10.1109/DATE.1998.655956,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893741528&doi=10.1109%2fDATE.1998.655956&partnerID=40&md5=88422fb0d5ed21b41ed7ff80ae9a21e2",Conference Paper,Scopus,2-s2.0-84893741528
"Jiang, Yanbin, Sapatnekar, Sachin S., Bamji, Cyrus","Fast global gate collapsing technique for high performance designs using static CMOS and pass transistor logic",1998,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"276","281",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032301092&partnerID=40&md5=a885beda411fab3a040d7f12e6544b13",Conference Paper,Scopus,2-s2.0-0032301092
"Jiang, Y., Sapatnekar, S.S., Bamji, C., Kim, J.","Interleaving buffer insertion and transistor sizing into a single optimization",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","4",,"625","633",,21,10.1109/92.736136,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032303080&doi=10.1109%2f92.736136&partnerID=40&md5=a86d0f91ad95833802a0988e12dc14a5",Article,Scopus,2-s2.0-0032303080
"Sathyamurthy, H., Sapatnekar, S.S., Fishburn, J.P.","SpeEding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","2",,"173","182",,8,10.1109/43.681267,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032000745&doi=10.1109%2f43.681267&partnerID=40&md5=e5b198e244e2ccfd2fb7e8d2aa073082",Article,Scopus,2-s2.0-0032000745
"Shah, J.C., Younis, A.A., Sapatnekar, S.S., Hassoun, M.M.","An algorithm for simulating power/ground networks using padé approximants and its symbolic implementation",1998,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","45","10",,"1372","1382",,10,10.1109/82.728850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032183636&doi=10.1109%2f82.728850&partnerID=40&md5=9fc5a9622bed0e97ed598b94d9f31209",Article,Scopus,2-s2.0-0032183636
"Zhao, Min, Sapatnekar, Sachin S.","Timing optimization of mixed static and domino logic",1998,"Proceedings - IEEE International Symposium on Circuits and Systems","6",,,"266","269",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031635606&partnerID=40&md5=b55a49b7cd2587c87ad759882c56974b",Conference Paper,Scopus,2-s2.0-0031635606
"Hou, Huibo, Sapatnekar, Sachin S.","Routing tree topology construction to meet interconnect timing constraints",1998,"Proceedings of the International Symposium on Physical Design",,,,"205","210",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031678748&partnerID=40&md5=394b13bc291ca08027b21c7806f2be19",Conference Paper,Scopus,2-s2.0-0031678748
"Jiang, Yanbin, Sapatnekar, Sachin S., Bamji, Cyrus, Kim, Juho","Combined transistor sizing with buffer insertion for timing optimization",1998,"Proceedings of the Custom Integrated Circuits Conference",,,,"605","608",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031620164&partnerID=40&md5=23d935c28f992ef9d0501d0966d76ccc",Conference Paper,Scopus,2-s2.0-0031620164
"Maheshwari, Naresh, Sapatnekar, Sachin S.","Minimum area retiming with equivalent initial states",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"216","219",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031374719&partnerID=40&md5=b2e43e0737a20d4e76f8daa5179c525d",Conference Paper,Scopus,2-s2.0-0031374719
"Ramaswamy, S., Sapatnekar, S., Banerjee, P.","A framework for exploiting task and data parallelism on distributed memory multicomputers",1997,"IEEE Transactions on Parallel and Distributed Systems","8","11",,"1098","1116",,68,10.1109/71.642945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031271853&doi=10.1109%2f71.642945&partnerID=40&md5=32a966b589a8acd3abf9053b074b446c",Article,Scopus,2-s2.0-0031271853
"Maheshwari, Naresh, Sapatnekar, Sachin S.","Improved algorithm for minimum-area retiming",1997,"Proceedings - Design Automation Conference",,,,"2","7",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030686018&partnerID=40&md5=328949c697766cec04a91046a5605cf1",Conference Paper,Scopus,2-s2.0-0030686018
"Pilli, Sabita, Sapatnekar, Sachin S.","Power estimation considering statistical IC parametric variations",1997,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1524","1527",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030648748&partnerID=40&md5=6127e91c01631e0cd48edcff01aea6c0",Conference Paper,Scopus,2-s2.0-0030648748
"Kim, Juho, Bamji, Cyrus, Jiang, Yanbin, Sapatnekar, Sachin","Concurrent transistor sizing and buffer insertion by considering cost-delay tradeoffs",1997,"Proceedings of the International Symposium on Physical Design",,,,"130","135",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030645044&partnerID=40&md5=3c8d64c3ca755031d7ca36e9808515fa",Conference Paper,Scopus,2-s2.0-0030645044
"Sapatnekar, S.S.","Wire sizing as a convex optimization problem: exploring the area-delay tradeoff",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","8",,"1001","1011",,21,10.1109/43.511579,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030214814&doi=10.1109%2f43.511579&partnerID=40&md5=20c2c727e7d93f56fba76c75f000f3b2",Article,Scopus,2-s2.0-0030214814
"Lehther, Daksh, Sapatnekar, Sachin S.","Clock tree synthesis for multi-chip modules",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"50","53",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030421299&partnerID=40&md5=7fd9c0e69c979bd276228faf1036f1c9",Conference Paper,Scopus,2-s2.0-0030421299
"Maheshwari, Naresh, Sapatnekar, Sachin S.","Practical algorithm for retiming level-clocked circuits",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"440","445",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030386860&partnerID=40&md5=be0d582c8f2241e58075dfe41afed68e",Conference Paper,Scopus,2-s2.0-0030386860
"Sapatnekar, S.S., Deokar, R.B.","Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","10",,"1237","1248",,40,10.1109/43.541443,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030260869&doi=10.1109%2f43.541443&partnerID=40&md5=29dec1d46b68902e96da4d1d4ae458d3",Article,Scopus,2-s2.0-0030260869
"Sancheti, P.K., Sapatnekar, S.S.","Optimal design of macrocells for low power and high speed",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","9",,"1160","1166",,2,10.1109/43.536722,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030245516&doi=10.1109%2f43.536722&partnerID=40&md5=bc846d5002963daaf55f6dc631ba0ab4",Article,Scopus,2-s2.0-0030245516
"Sapatnekar, Sachin S.","Efficient calculation of all-pairs input-to-output delays in synchronous sequential circuits",1996,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"520","523",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029708044&partnerID=40&md5=c9157b5740a5c3a80fd731074702fc81",Conference Paper,Scopus,2-s2.0-0029708044
"Shah, Jatan C., Sapatnekar, Sachin S.","Wiresizing with buffer placement and sizing for power-delay tradeoffs",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"346","351",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029702518&partnerID=40&md5=9b20feb99b2eafb0e20b1f42758afe72",Conference Paper,Scopus,2-s2.0-0029702518
"Maheshwari, Naresh, Sapatnekar, Sachin S.","Gate size optimization for row-based layouts",1995,"Midwest Symposium on Circuits and Systems","2",,,"777","780",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029457745&partnerID=40&md5=8166a85ce8db289fa9efb29e36b63ca4",Conference Paper,Scopus,2-s2.0-0029457745
"Sapatnekar, Sachin S., Chuang, Weitong","Power vs. delay in gate sizing: Conflicting objectives?",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"463","466",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029534108&partnerID=40&md5=69aca80631bac2d0867ac98d296ae033",Conference Paper,Scopus,2-s2.0-0029534108
"Sathyamurthy, Harsha, Sapatnekar, Sachin S., Fishburn, John P.","Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"467","470",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029521454&partnerID=40&md5=687dfbfd3878d66ea5e74ca8bc56dbf7",Conference Paper,Scopus,2-s2.0-0029521454
"Sancheti, Piyush K., Sapatnekar, Sachin S.","Layout optimization using arbitrarily high degree posynomial models",1995,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"53","56",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029201396&partnerID=40&md5=6380848d2befe65bdb6292febf50c034",Conference Paper,Scopus,2-s2.0-0029201396
"Deokar, Rahul B., Sapatnekar, Sachin S.","Fresh look at retiming via clock skew optimization",1995,"Proceedings - Design Automation Conference",,,,"310","315",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029233969&partnerID=40&md5=f429a8eddd4094b436542aeb41428a9d",Conference Paper,Scopus,2-s2.0-0029233969
"Sapatnekar, Sachin S.","RC interconnect optimization under the Elmore delay model",1994,"Proceedings - Design Automation Conference",,,,"387","391",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028560876&partnerID=40&md5=3c90f2cbe58a43780def20896131780f",Conference Paper,Scopus,2-s2.0-0028560876
"Deokar, Rahul B., Sapatnekar, Sachin S.","Graph-theoretic approach to clock skew optimization",1994,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"407","410",,112,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028571323&partnerID=40&md5=4d64c00fd65ad4392e8adef299d5ea47",Conference Paper,Scopus,2-s2.0-0028571323
"Kim, Jaewon, Kang, S.M., Sapatnekar, Sachin S.","High performance CMOS macromodule layout synthesis",1994,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"179","182",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028573753&partnerID=40&md5=8ae52a71204488e7817134a35d1aede3",Conference Paper,Scopus,2-s2.0-0028573753
"Sancheti, Piyush K., Sapatnekar, Sachin S.","Interconnect design using convex optimization",1994,"Proceedings of the Custom Integrated Circuits Conference",,,,"549","552",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027940784&partnerID=40&md5=d800e4ddfa7593852f225f7d0aa0052c",Conference Paper,Scopus,2-s2.0-0027940784
"Sapatnekar, S.S., Vaidya, P.M., Kang, S.-M.","Convexity-Based Algorithms for Design Centering",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","12",,"1536","1549",,32,10.1109/43.331410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028752636&doi=10.1109%2f43.331410&partnerID=40&md5=ea76b490808a65746865a7d4ae246c03",Article,Scopus,2-s2.0-0028752636
"Ramaswamy, S., Sapatnekar, S., Banerjee, P.","A convex programming approach for exploiting data and functional parallelism on distributed memory multicomputers",1994,"Proceedings of the International Conference on Parallel Processing","2",, 5727772,"II116","II125",,13,10.1109/ICPP.1994.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904357426&doi=10.1109%2fICPP.1994.21&partnerID=40&md5=4d8e7f354863dfd2da05ceae99d9ce31",Conference Paper,Scopus,2-s2.0-84904357426
"Chuang, Weitong, Sapatnekar, Sachin S., Hajj, Ibrahim N.","Unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area",1993,,,,,"220","223",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027839526&partnerID=40&md5=27b6ebb7ead7b0378921fcdec2db5ea5",Conference Paper,Scopus,2-s2.0-0027839526
"Sapatnekar, Sachin S., Vaidya, Pravin M., Kang, Steve M.","Convexity-based algorithms for design centering",1993,,,,,"206","209",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027832650&partnerID=40&md5=f9e29c079a556cd9a310aae837e27b05",Conference Paper,Scopus,2-s2.0-0027832650
"Chuang, Weitong, Sapatnekar, Sachin S., Hajj, Ibrahim N.","Delay and area optimization for discrete gate sizes under double-sided timing constraints",1993,"Proceedings of the Custom Integrated Circuits Conference",,,,"9.4.1","9.4.4",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027271133&partnerID=40&md5=81c8fcadccfb67afab7c41ff0e00dfbe",Conference Paper,Scopus,2-s2.0-0027271133
"Sapatnekar, Sachin S., Vaidya, Pravin M., Kang, S.M.","Feasible region approximation using convex polytopes",1993,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1786","1789",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027269181&partnerID=40&md5=56fe420b0665206e35d303c0f02f9a1a",Conference Paper,Scopus,2-s2.0-0027269181
"Sapatnekar, S.S., Rao, V.B., Vaidya, P.M., Kang, S.-M.","An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","11",,"1621","1634",,149,10.1109/43.248073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027701389&doi=10.1109%2f43.248073&partnerID=40&md5=0903cf3c2b31d20c493e77177cddb969",Article,Scopus,2-s2.0-0027701389
"Sapatnekar, Sachin S., Rao, Vasant B., Vaidya, Pravin M.","A convex optimization approach to transistor sizing for CMOS circuits",1992,"1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers",,,,"482","485",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027071571&partnerID=40&md5=fd09ab3397d94f69ab0a37d9f87cc1e7",Conference Paper,Scopus,2-s2.0-0027071571
"Sapatnekar, Sachin S., Rao, Vasant B.","iDEAS: A delay estimator and transistor sizing tool for CMOS circuits",1990,"Proceedings of the Custom Integrated Circuits Conference",,,,"","",4,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025693499&partnerID=40&md5=ccb670020edf071d1b8cba6d701bb9b1",Conference Paper,Scopus,2-s2.0-0025693499
