// Seed: 1150815905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_1),
      .id_3(id_2),
      .id_4(1'b0),
      .id_5(id_4 ? id_5 : 1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1 - 1)
  );
  always @(*) begin
    id_4 = 1;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    output tri0  id_4,
    output wor   id_5,
    output tri0  id_6,
    input  uwire id_7
);
  tri0 id_9 = 1;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9
  );
endmodule
