/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi4stream_vip_v1_1_4
/opt/MentorGraphics/modeltech/bin/vmap axi4stream_vip_v1_1_4 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi4stream_vip_v1_1_4
/opt/MentorGraphics/modeltech/bin/vlog  -64 -L axi4stream_vip_v1_1_4 -L xilinx_vip +incdir+/home/dmonk/.cxl.ip/incl -sv -work axi4stream_vip_v1_1_4 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi4stream_vip_v1_1_4/.cxl.systemverilog.axi4stream_vip_v1_1_4.axi4stream_vip_v1_1_4.lin64.cmf
