// Seed: 125226206
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  wire  id_4,
    output uwire id_5,
    output uwire id_6,
    input  wor   id_7,
    input  tri   id_8
);
  wire id_10;
  assign id_10 = 1;
  wire id_11;
  wire id_12;
  assign id_0 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    input wire id_8,
    output tri1 id_9,
    input tri0 id_10
);
  wire id_12;
  module_0(
      id_5, id_4, id_8, id_8, id_6, id_5, id_5, id_8, id_6
  );
endmodule
