INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.sim/sim_1/synth/timing/xsim/topTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUFDS_INTERMDISABLE_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUFDS_INTERMDISABLE_HD365
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUFDS_INTERMDISABLE_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUFDS_INTERMDISABLE_HD324
INFO: [VRFC 10-311] analyzing module IOBUF_HD309
INFO: [VRFC 10-311] analyzing module IOBUF_HD310
INFO: [VRFC 10-311] analyzing module IOBUF_HD311
INFO: [VRFC 10-311] analyzing module IOBUF_HD312
INFO: [VRFC 10-311] analyzing module IOBUF_HD313
INFO: [VRFC 10-311] analyzing module IOBUF_HD314
INFO: [VRFC 10-311] analyzing module IOBUF_HD315
INFO: [VRFC 10-311] analyzing module IOBUF_HD316
INFO: [VRFC 10-311] analyzing module IOBUF_HD317
INFO: [VRFC 10-311] analyzing module IOBUF_HD318
INFO: [VRFC 10-311] analyzing module IOBUF_HD319
INFO: [VRFC 10-311] analyzing module IOBUF_HD320
INFO: [VRFC 10-311] analyzing module IOBUF_HD321
INFO: [VRFC 10-311] analyzing module IOBUF_HD322
INFO: [VRFC 10-311] analyzing module IOBUF_HD323
INFO: [VRFC 10-311] analyzing module OBUFDS_DUAL_BUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module OBUFTDS_DUAL_BUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module OBUFTDS_DUAL_BUF_HD366
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD245
INFO: [VRFC 10-311] analyzing module RAM32M_HD246
INFO: [VRFC 10-311] analyzing module RAM32M_HD247
INFO: [VRFC 10-311] analyzing module RAM32M_HD248
INFO: [VRFC 10-311] analyzing module RAM32M_HD249
INFO: [VRFC 10-311] analyzing module RAM32M_HD250
INFO: [VRFC 10-311] analyzing module RAM32M_HD251
INFO: [VRFC 10-311] analyzing module RAM32M_HD252
INFO: [VRFC 10-311] analyzing module RAM32M_HD253
INFO: [VRFC 10-311] analyzing module RAM32M_HD254
INFO: [VRFC 10-311] analyzing module RAM32M_HD255
INFO: [VRFC 10-311] analyzing module RAM32M_HD256
INFO: [VRFC 10-311] analyzing module RAM32M_HD257
INFO: [VRFC 10-311] analyzing module RAM32M_HD258
INFO: [VRFC 10-311] analyzing module RAM32M_HD259
INFO: [VRFC 10-311] analyzing module RAM32M_HD260
INFO: [VRFC 10-311] analyzing module RAM32M_HD261
INFO: [VRFC 10-311] analyzing module RAM32M_HD262
INFO: [VRFC 10-311] analyzing module RAM32M_HD263
INFO: [VRFC 10-311] analyzing module RAM32M_HD264
INFO: [VRFC 10-311] analyzing module RAM32M_HD265
INFO: [VRFC 10-311] analyzing module RAM32M_HD266
INFO: [VRFC 10-311] analyzing module RAM32M_HD267
INFO: [VRFC 10-311] analyzing module RAM32M_HD268
INFO: [VRFC 10-311] analyzing module RAM32M_HD269
INFO: [VRFC 10-311] analyzing module RAM32M_HD270
INFO: [VRFC 10-311] analyzing module RAM32M_HD271
INFO: [VRFC 10-311] analyzing module RAM32M_HD272
INFO: [VRFC 10-311] analyzing module RAM32M_HD273
INFO: [VRFC 10-311] analyzing module RAM32M_HD274
INFO: [VRFC 10-311] analyzing module RAM32M_HD275
INFO: [VRFC 10-311] analyzing module RAM32M_HD276
INFO: [VRFC 10-311] analyzing module RAM32M_HD277
INFO: [VRFC 10-311] analyzing module RAM32M_HD278
INFO: [VRFC 10-311] analyzing module RAM32M_HD279
INFO: [VRFC 10-311] analyzing module RAM32M_HD280
INFO: [VRFC 10-311] analyzing module RAM32M_HD281
INFO: [VRFC 10-311] analyzing module RAM32M_HD282
INFO: [VRFC 10-311] analyzing module RAM32M_HD283
INFO: [VRFC 10-311] analyzing module RAM32M_HD284
INFO: [VRFC 10-311] analyzing module RAM32M_HD285
INFO: [VRFC 10-311] analyzing module RAM32M_HD286
INFO: [VRFC 10-311] analyzing module RAM32M_HD287
INFO: [VRFC 10-311] analyzing module RAM32M_HD288
INFO: [VRFC 10-311] analyzing module RAM32M_HD289
INFO: [VRFC 10-311] analyzing module RAM32M_HD290
INFO: [VRFC 10-311] analyzing module RAM32M_HD291
INFO: [VRFC 10-311] analyzing module RAM32M_HD292
INFO: [VRFC 10-311] analyzing module RAM32M_HD293
INFO: [VRFC 10-311] analyzing module RAM32M_HD294
INFO: [VRFC 10-311] analyzing module RAM32M_HD295
INFO: [VRFC 10-311] analyzing module RAM32M_HD296
INFO: [VRFC 10-311] analyzing module RAM32M_HD297
INFO: [VRFC 10-311] analyzing module RAM32M_HD298
INFO: [VRFC 10-311] analyzing module RAM32M_HD299
INFO: [VRFC 10-311] analyzing module RAM32M_HD300
INFO: [VRFC 10-311] analyzing module RAM32M_HD301
INFO: [VRFC 10-311] analyzing module RAM32M_HD302
INFO: [VRFC 10-311] analyzing module RAM32M_HD303
INFO: [VRFC 10-311] analyzing module RAM32M_HD304
INFO: [VRFC 10-311] analyzing module RAM32M_HD305
INFO: [VRFC 10-311] analyzing module RAM32M_HD306
INFO: [VRFC 10-311] analyzing module RAM32M_HD307
INFO: [VRFC 10-311] analyzing module RAM32M_HD308
INFO: [VRFC 10-311] analyzing module RAM32M_HD325
INFO: [VRFC 10-311] analyzing module RAM32M_HD326
INFO: [VRFC 10-311] analyzing module RAM32M_HD327
INFO: [VRFC 10-311] analyzing module RAM32M_HD328
INFO: [VRFC 10-311] analyzing module RAM32M_HD329
INFO: [VRFC 10-311] analyzing module RAM32M_HD330
INFO: [VRFC 10-311] analyzing module RAM32M_HD331
INFO: [VRFC 10-311] analyzing module RAM32M_HD332
INFO: [VRFC 10-311] analyzing module RAM32M_HD333
INFO: [VRFC 10-311] analyzing module RAM32M_HD334
INFO: [VRFC 10-311] analyzing module RAM32M_HD335
INFO: [VRFC 10-311] analyzing module RAM32M_HD336
INFO: [VRFC 10-311] analyzing module RAM32M_HD337
INFO: [VRFC 10-311] analyzing module RAM32M_HD338
INFO: [VRFC 10-311] analyzing module RAM32M_HD339
INFO: [VRFC 10-311] analyzing module RAM32M_HD340
INFO: [VRFC 10-311] analyzing module RAM32M_HD341
INFO: [VRFC 10-311] analyzing module RAM32M_HD342
INFO: [VRFC 10-311] analyzing module RAM32M_HD343
INFO: [VRFC 10-311] analyzing module RAM32M_HD344
INFO: [VRFC 10-311] analyzing module RAM32M_HD345
INFO: [VRFC 10-311] analyzing module RAM32M_HD346
INFO: [VRFC 10-311] analyzing module RAM32M_HD347
INFO: [VRFC 10-311] analyzing module RAM32M_HD348
INFO: [VRFC 10-311] analyzing module RAM32M_HD349
INFO: [VRFC 10-311] analyzing module RAM32M_HD350
INFO: [VRFC 10-311] analyzing module RAM32M_HD351
INFO: [VRFC 10-311] analyzing module RAM32M_HD352
INFO: [VRFC 10-311] analyzing module RAM32M_HD353
INFO: [VRFC 10-311] analyzing module RAM32M_HD354
INFO: [VRFC 10-311] analyzing module RAM32M_HD355
INFO: [VRFC 10-311] analyzing module RAM32M_HD356
INFO: [VRFC 10-311] analyzing module RAM32M_HD357
INFO: [VRFC 10-311] analyzing module RAM32M_HD358
INFO: [VRFC 10-311] analyzing module RAM32M_HD359
INFO: [VRFC 10-311] analyzing module RAM32M_HD360
INFO: [VRFC 10-311] analyzing module RAM32M_HD361
INFO: [VRFC 10-311] analyzing module RAM32M_HD362
INFO: [VRFC 10-311] analyzing module RAM32M_HD363
INFO: [VRFC 10-311] analyzing module RAM32M_HD364
INFO: [VRFC 10-311] analyzing module MemController
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module VGADriver
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_0_mig
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_mux
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_row_col
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_select
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_common
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_col_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_7
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_infrastructure
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_mc
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_common
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_tempmon
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_extdepth_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_extdepth_v6_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_top_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_1_builtin_extdepth_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_1_builtin_prim_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_1_builtin_top_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_5_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_1_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_1_reset_builtin
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TB
