Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\17.1\quartus\MyDev\fft_atan2_v1\cordic_atan2_v1\cordic_atan2_v1.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\17.1\quartus\MyDev\fft_atan2_v1\cordic_atan2_v1\cordic_atan2_v1 --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading cordic_atan2_v1/cordic_atan2_v1.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\17.1\quartus\MyDev\fft_atan2_v1\cordic_atan2_v1\cordic_atan2_v1.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\17.1\quartus\MyDev\fft_atan2_v1\cordic_atan2_v1\cordic_atan2_v1\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading cordic_atan2_v1/cordic_atan2_v1.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordic_atan2_v1: Generating cordic_atan2_v1 "cordic_atan2_v1" for QUARTUS_SYNTH
Info: CORDIC_0: C:/intelfpga_lite/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 200 -name cordic_atan2_v1_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -speedgrade 8_H7 FXPAtan2Expert 16 15 1 13 0 0
Info: CORDIC_0: Latency on Cyclone V is 20 cycles
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 2261
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "cordic_atan2_v1" instantiated altera_CORDIC "CORDIC_0"
Info: cordic_atan2_v1: Done "cordic_atan2_v1" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
