# do ex1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB04/EX1/dec3a8.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:27 on Oct 12,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB04/EX1/dec3a8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec3a8
# -- Compiling architecture logic1 of dec3a8
# End time: 20:40:27 on Oct 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB04/EX1/ex1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:27 on Oct 12,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB04/EX1/ex1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex1
# -- Compiling architecture logic1 of ex1
# End time: 20:40:27 on Oct 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB04/EX1/simulation/modelsim/ex1.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:27 on Oct 12,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB04/EX1/simulation/modelsim/ex1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex1_vhd_tst
# -- Compiling architecture ex1_arch of ex1_vhd_tst
# End time: 20:40:27 on Oct 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  ex1_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" ex1_vhd_tst 
# Start time: 20:40:27 on Oct 12,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ex1_vhd_tst(ex1_arch)
# Loading work.ex1(logic1)
# Loading work.dec3a8(logic1)
# 
# do C:/Users/ANDREA/Desktop/LAB04/EX1/start.do.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../dec3a8.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:29 on Oct 12,2020
# vcom -reportprogress 300 -93 -work work ../../dec3a8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec3a8
# -- Compiling architecture logic1 of dec3a8
# End time: 20:40:30 on Oct 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../ex1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:30 on Oct 12,2020
# vcom -reportprogress 300 -93 -work work ../../ex1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex1
# -- Compiling architecture logic1 of ex1
# End time: 20:40:30 on Oct 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {ex1.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:30 on Oct 12,2020
# vcom -reportprogress 300 -93 -work work ex1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex1_vhd_tst
# -- Compiling architecture ex1_arch of ex1_vhd_tst
# End time: 20:40:30 on Oct 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  ex1_vhd_tst
# End time: 20:40:30 on Oct 12,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" ex1_vhd_tst 
# Start time: 20:40:30 on Oct 12,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ex1_vhd_tst(ex1_arch)
# Loading work.ex1(logic1)
# Loading work.dec3a8(logic1)
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Entradas
# add wave -noupdate /ex1_vhd_tst/EN
# add wave -noupdate -radix decimal /ex1_vhd_tst/A
# add wave -noupdate -radix decimal /ex1_vhd_tst/B
# add wave -noupdate -radix decimal /ex1_vhd_tst/C
# add wave -noupdate -radix decimal /ex1_vhd_tst/D
# add wave -noupdate -divider {Señales Internas}
# add wave -noupdate /ex1_vhd_tst/i1/dec1/Y
# add wave -noupdate /ex1_vhd_tst/i1/dec2/Y
# add wave -noupdate -divider Salida
# add wave -noupdate /ex1_vhd_tst/F
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {177507 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {20045 ps}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 160 ns
# End time: 20:40:44 on Oct 12,2020, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
