Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jan 11 18:13:35 2025
| Host         : devansh-Nitro-AN515-54 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopMod_timing_summary_routed.rpt -pb TopMod_timing_summary_routed.pb -rpx TopMod_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMod
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 55          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (602)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: v1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (602)
--------------------------------------------------
 There are 602 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.148        0.000                      0                    2        0.413        0.000                      0                    2        3.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.148        0.000                      0                    2        0.413        0.000                      0                    2        3.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 v1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.426%)  route 1.266ns (68.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.672     5.340    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  v1/clk_out_reg/Q
                         net (fo=2, routed)           1.266     7.062    v1/clk_out_reg_0
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.186 r  v1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.186    v1/clk_out_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  v1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.498    12.890    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/clk_out_reg/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.029    13.334    v1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 v1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.744ns (46.071%)  route 0.871ns (53.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.672     5.340    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.759 f  v1/counter_reg[0]/Q
                         net (fo=2, routed)           0.871     6.630    v1/counter
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.325     6.955 r  v1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.955    v1/counter[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.498    12.890    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.075    13.380    v1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  6.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 v1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.228ns (43.856%)  route 0.292ns (56.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.562     1.474    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  v1/counter_reg[0]/Q
                         net (fo=2, routed)           0.292     1.894    v1/counter
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.100     1.994 r  v1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.994    v1/counter[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.830     1.989    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.107     1.581    v1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 v1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.227ns (43.748%)  route 0.292ns (56.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.562     1.474    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  v1/counter_reg[0]/Q
                         net (fo=2, routed)           0.292     1.894    v1/counter
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.099     1.993 r  v1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.993    v1/clk_out_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  v1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.830     1.989    v1/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  v1/clk_out_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.565    v1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    v1/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    v1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    v1/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           620 Endpoints
Min Delay           620 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_15/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.464ns  (logic 7.183ns (49.662%)  route 7.281ns (50.338%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 f  pixel_addr/P[15]
                         net (fo=48, routed)          6.313    13.348    vmem/sel[15]
    SLICE_X6Y72          LUT1 (Prop_lut1_I0_O)        0.150    13.498 r  vmem/pixel_data_reg_0_15_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.966    14.464    vmem/pixel_data_reg_0_15_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y16         RAMB36E1                                     r  vmem/pixel_data_reg_0_15/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_1_15/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.832ns  (logic 7.033ns (50.847%)  route 6.799ns (49.153%))
  Logic Levels:           2  (DSP48E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 r  pixel_addr/P[15]
                         net (fo=48, routed)          6.797    13.832    vmem/sel[15]
    RAMB36_X0Y17         RAMB36E1                                     r  vmem/pixel_data_reg_1_15/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_12/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.814ns  (logic 7.157ns (51.810%)  route 6.657ns (48.190%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 f  pixel_addr/P[15]
                         net (fo=48, routed)          6.313    13.348    vmem/sel[15]
    SLICE_X6Y72          LUT1 (Prop_lut1_I0_O)        0.124    13.472 r  vmem/pixel_data_reg_0_12_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.343    13.814    vmem/pixel_data_reg_0_12_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y14         RAMB36E1                                     r  vmem/pixel_data_reg_0_12/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_13/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.805ns  (logic 7.157ns (51.845%)  route 6.648ns (48.155%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 f  pixel_addr/P[15]
                         net (fo=48, routed)          5.584    12.619    vmem/sel[15]
    SLICE_X6Y52          LUT1 (Prop_lut1_I0_O)        0.124    12.743 r  vmem/pixel_data_reg_0_13_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.062    13.805    vmem/pixel_data_reg_0_13_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y12         RAMB36E1                                     r  vmem/pixel_data_reg_0_13/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_15/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.636ns  (logic 7.033ns (51.578%)  route 6.603ns (48.422%))
  Logic Levels:           2  (DSP48E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 r  pixel_addr/P[15]
                         net (fo=48, routed)          6.601    13.636    vmem/sel[15]
    RAMB36_X0Y16         RAMB36E1                                     r  vmem/pixel_data_reg_0_15/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.358ns  (logic 7.183ns (53.772%)  route 6.175ns (46.228%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 f  pixel_addr/P[15]
                         net (fo=48, routed)          5.418    12.453    vmem/sel[15]
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.150    12.603 r  vmem/pixel_data_reg_0_3_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.755    13.358    vmem/pixel_data_reg_0_3_ENARDEN_cooolgate_en_sig_10
    RAMB36_X0Y6          RAMB36E1                                     r  vmem/pixel_data_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_14/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.305ns  (logic 7.183ns (53.985%)  route 6.122ns (46.015%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 f  pixel_addr/P[15]
                         net (fo=48, routed)          5.584    12.619    vmem/sel[15]
    SLICE_X6Y52          LUT1 (Prop_lut1_I0_O)        0.150    12.769 r  vmem/pixel_data_reg_0_14_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.536    13.305    vmem/pixel_data_reg_0_14_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y10         RAMB36E1                                     r  vmem/pixel_data_reg_0_14/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_1_12/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.197ns  (logic 7.033ns (53.291%)  route 6.164ns (46.709%))
  Logic Levels:           2  (DSP48E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 r  pixel_addr/P[15]
                         net (fo=48, routed)          6.162    13.197    vmem/sel[15]
    RAMB36_X0Y15         RAMB36E1                                     r  vmem/pixel_data_reg_1_12/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_2/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.109ns  (logic 7.033ns (53.649%)  route 6.076ns (46.351%))
  Logic Levels:           2  (DSP48E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     7.035 r  pixel_addr/P[7]
                         net (fo=32, routed)          6.074    13.109    vmem/sel[7]
    RAMB36_X0Y4          RAMB36E1                                     r  vmem/pixel_data_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_addr1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vmem/pixel_data_reg_0_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.107ns  (logic 7.157ns (54.604%)  route 5.950ns (45.396%))
  Logic Levels:           3  (DSP48E1=2 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1                      0.000     0.000 r  pixel_addr1/CLK
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     5.515 r  pixel_addr1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.517    pixel_addr1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.035 f  pixel_addr/P[15]
                         net (fo=48, routed)          5.418    12.453    vmem/sel[15]
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.124    12.577 r  vmem/pixel_data_reg_0_2_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.530    13.107    vmem/pixel_data_reg_0_2_ENARDEN_cooolgate_en_sig_9
    RAMB36_X0Y4          RAMB36E1                                     r  vmem/pixel_data_reg_0_2/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr1/CED
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.029%)  route 0.230ns (61.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.230     0.371    v_en
    DSP48_X1Y26          DSP48E1                                      r  pixel_addr1/CED
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v3/Vcnt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.230     0.371    v3/E[0]
    SLICE_X32Y67         FDRE                                         r  v3/Vcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v3/Vcnt_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.230     0.371    v3/E[0]
    SLICE_X32Y67         FDRE                                         r  v3/Vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v3/Vcnt_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.230     0.371    v3/E[0]
    SLICE_X32Y67         FDRE                                         r  v3/Vcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v3/Vcnt_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.230     0.371    v3/E[0]
    SLICE_X32Y67         FDRE                                         r  v3/Vcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v3/Vcnt_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.230     0.371    v3/E[0]
    SLICE_X32Y67         FDRE                                         r  v3/Vcnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v2/hcnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE                         0.000     0.000 r  v2/hcnt_reg[0]/C
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  v2/hcnt_reg[0]/Q
                         net (fo=9, routed)           0.203     0.344    v2/hcnt_wire[0]
    SLICE_X33Y65         LUT1 (Prop_lut1_I0_O)        0.042     0.386 r  v2/pixel_addr_i_11/O
                         net (fo=2, routed)           0.000     0.386    v2/D[0]
    SLICE_X33Y65         FDRE                                         r  v2/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v2/hcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.763%)  route 0.187ns (47.237%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE                         0.000     0.000 r  v2/hcnt_reg[7]/C
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v2/hcnt_reg[7]/Q
                         net (fo=22, routed)          0.187     0.351    v2/hcnt_wire[7]
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.396 r  v2/pixel_addr_i_4/O
                         net (fo=2, routed)           0.000     0.396    v2/D[7]
    SLICE_X32Y65         FDRE                                         r  v2/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v2/hcnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE                         0.000     0.000 r  v2/hcnt_reg[6]/C
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  v2/hcnt_reg[6]/Q
                         net (fo=9, routed)           0.198     0.362    v2/hcnt_wire[6]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  v2/pixel_addr_i_5/O
                         net (fo=2, routed)           0.000     0.407    v2/D[6]
    SLICE_X32Y64         FDRE                                         r  v2/hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2/v_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v3/Vcnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.141ns (34.006%)  route 0.274ns (65.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  v2/v_en_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v2/v_en_reg/Q
                         net (fo=12, routed)          0.274     0.415    v3/E[0]
    SLICE_X32Y66         FDRE                                         r  v3/Vcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------





