<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: CMP_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_c_m_p___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">CMP_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p__structs___g_r_o_u_p.html">CMP struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ad84d485b61d0a301e766a2b58e0c2b39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CR0</a></td></tr>
<tr class="memdesc:ad84d485b61d0a301e766a2b58e0c2b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: CMP Control Register 0  <a href="#ad84d485b61d0a301e766a2b58e0c2b39">More...</a><br /></td></tr>
<tr class="separator:ad84d485b61d0a301e766a2b58e0c2b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47763017202bec732ed0b9fe089f0820"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CR1</a></td></tr>
<tr class="memdesc:a47763017202bec732ed0b9fe089f0820"><td class="mdescLeft">&#160;</td><td class="mdescRight">0001: CMP Control Register 1  <a href="#a47763017202bec732ed0b9fe089f0820">More...</a><br /></td></tr>
<tr class="separator:a47763017202bec732ed0b9fe089f0820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d6d877c8d3ddc7febc7314cf1a0376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">FPR</a></td></tr>
<tr class="memdesc:a47d6d877c8d3ddc7febc7314cf1a0376"><td class="mdescLeft">&#160;</td><td class="mdescRight">0002: CMP Filter Period Register  <a href="#a47d6d877c8d3ddc7febc7314cf1a0376">More...</a><br /></td></tr>
<tr class="separator:a47d6d877c8d3ddc7febc7314cf1a0376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba1232e4d84912b6f6110d2b3194cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">SCR</a></td></tr>
<tr class="memdesc:a5ba1232e4d84912b6f6110d2b3194cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0003: CMP Status and Control Register  <a href="#a5ba1232e4d84912b6f6110d2b3194cb8">More...</a><br /></td></tr>
<tr class="separator:a5ba1232e4d84912b6f6110d2b3194cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13eed556a0b4ba771dbe4cf5ff71d156"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">DACCR</a></td></tr>
<tr class="memdesc:a13eed556a0b4ba771dbe4cf5ff71d156"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: DAC Control Register  <a href="#a13eed556a0b4ba771dbe4cf5ff71d156">More...</a><br /></td></tr>
<tr class="separator:a13eed556a0b4ba771dbe4cf5ff71d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d02ec6f721c03aadaab1c0555cd9fdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">MUXCR</a></td></tr>
<tr class="memdesc:a6d02ec6f721c03aadaab1c0555cd9fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0005: MUX Control Register  <a href="#a6d02ec6f721c03aadaab1c0555cd9fdd">More...</a><br /></td></tr>
<tr class="separator:a6d02ec6f721c03aadaab1c0555cd9fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad84d485b61d0a301e766a2b58e0c2b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84d485b61d0a301e766a2b58e0c2b39">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: CMP Control Register 0 </p>

</div>
</div>
<a id="a47763017202bec732ed0b9fe089f0820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47763017202bec732ed0b9fe089f0820">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0001: CMP Control Register 1 </p>

</div>
</div>
<a id="a13eed556a0b4ba771dbe4cf5ff71d156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13eed556a0b4ba771dbe4cf5ff71d156">&#9670;&nbsp;</a></span>DACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::DACCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: DAC Control Register </p>

</div>
</div>
<a id="a47d6d877c8d3ddc7febc7314cf1a0376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d6d877c8d3ddc7febc7314cf1a0376">&#9670;&nbsp;</a></span>FPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::FPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0002: CMP Filter Period Register </p>

</div>
</div>
<a id="a6d02ec6f721c03aadaab1c0555cd9fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d02ec6f721c03aadaab1c0555cd9fdd">&#9670;&nbsp;</a></span>MUXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::MUXCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0005: MUX Control Register </p>

</div>
</div>
<a id="a5ba1232e4d84912b6f6110d2b3194cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba1232e4d84912b6f6110d2b3194cb8">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMP_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0003: CMP Status and Control Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:25 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
