

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:34:36 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.859 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln30_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_2"   --->   Operation 6 'read' 'zext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 7 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = zext i32 %zext_ln30_2_read"   --->   Operation 8 'zext' 'zext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 9 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:22]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 13 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [d3.cpp:23]   --->   Operation 15 'trunc' 'trunc_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [d3.cpp:22]   --->   Operation 16 'bitselect' 'tmp' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp" [d3.cpp:22]   --->   Operation 17 'zext' 'zext_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i" [d3.cpp:22]   --->   Operation 18 'sub' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %empty" [d3.cpp:26]   --->   Operation 19 'trunc' 'trunc_ln26' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3" [d3.cpp:26]   --->   Operation 20 'partselect' 'lshr_ln2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %lshr_ln2" [d3.cpp:30]   --->   Operation 21 'zext' 'zext_ln30_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 22 'getelementptr' 'arg1_r_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr" [d3.cpp:30]   --->   Operation 23 'load' 'arg1_r_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 24 'getelementptr' 'arr_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 25 'load' 'arr_1_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%add_ln30_1 = add i3 %trunc_ln26, i3 7" [d3.cpp:30]   --->   Operation 26 'add' 'add_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln30_1, i32 1, i32 2" [d3.cpp:30]   --->   Operation 27 'partselect' 'lshr_ln3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i2 %lshr_ln3" [d3.cpp:30]   --->   Operation 28 'zext' 'zext_ln30_6' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg1_r_1_addr = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 29 'getelementptr' 'arg1_r_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 30 'getelementptr' 'arr_2_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln30_2 = add i4 %empty, i4 14" [d3.cpp:30]   --->   Operation 31 'add' 'add_ln30_2' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln30_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln30_2, i32 1, i32 3" [d3.cpp:30]   --->   Operation 32 'partselect' 'lshr_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i3 %lshr_ln30_1" [d3.cpp:30]   --->   Operation 33 'zext' 'zext_ln30_7' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 34 'getelementptr' 'arg1_r_addr_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 35 'getelementptr' 'arr_3_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 3" [d3.cpp:29]   --->   Operation 36 'add' 'add_ln29' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln29, i32 2, i32 3" [d3.cpp:22]   --->   Operation 37 'partselect' 'lshr_ln22_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i2 %lshr_ln22_1" [d3.cpp:30]   --->   Operation 38 'zext' 'zext_ln30_8' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln30_3 = add i4 %empty, i4 13" [d3.cpp:30]   --->   Operation 39 'add' 'add_ln30_3' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln30_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln30_3, i32 1, i32 3" [d3.cpp:30]   --->   Operation 40 'partselect' 'lshr_ln30_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i3 %lshr_ln30_2" [d3.cpp:30]   --->   Operation 41 'zext' 'zext_ln30_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_1_addr_2 = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln30_9" [d3.cpp:30]   --->   Operation 42 'getelementptr' 'arg1_r_1_addr_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%arg1_r_1_load_1 = load i3 %arg1_r_1_addr" [d3.cpp:30]   --->   Operation 43 'load' 'arg1_r_1_load_1' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 44 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i3 %arg1_r_addr_2" [d3.cpp:30]   --->   Operation 44 'load' 'arg1_r_load_1' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr_2" [d3.cpp:30]   --->   Operation 45 'load' 'arg1_r_1_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_8" [d3.cpp:30]   --->   Operation 46 'getelementptr' 'arr_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 47 'load' 'arr_2_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 48 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 48 'load' 'arr_3_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 49 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 49 'load' 'arr_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 4" [d3.cpp:23]   --->   Operation 50 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 51 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 52 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:22]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:23]   --->   Operation 54 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr" [d3.cpp:30]   --->   Operation 55 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_load" [d3.cpp:30]   --->   Operation 56 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.80ns)   --->   Input mux for Operation 57 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_2 : Operation 57 [1/1] (2.61ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 57 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 58 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 59 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 60 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (0.67ns)   --->   "%arg1_r_1_load_1 = load i3 %arg1_r_1_addr" [d3.cpp:30]   --->   Operation 61 'load' 'arg1_r_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 62 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i3 %arg1_r_addr_2" [d3.cpp:30]   --->   Operation 62 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_load_1" [d3.cpp:30]   --->   Operation 63 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.80ns)   --->   Input mux for Operation 64 '%mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast'
ST_2 : Operation 64 [1/1] (2.61ns)   --->   "%mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 64 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr_2" [d3.cpp:30]   --->   Operation 65 'load' 'arg1_r_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 66 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 66 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_4)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_2_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 67 'mux' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_1_load_1" [d3.cpp:30]   --->   Operation 68 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 69 '%mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3'
ST_2 : Operation 69 [1/1] (2.65ns)   --->   "%mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3" [d3.cpp:30]   --->   Operation 69 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_4)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_2, i1 0" [d3.cpp:30]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_4 = add i64 %tmp_5, i64 %shl_ln" [d3.cpp:30]   --->   Operation 71 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 72 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_5)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_3_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 73 'mux' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_5 = add i64 %tmp_6, i64 %mul_ln30_1" [d3.cpp:30]   --->   Operation 74 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 75 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_6)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 76 'mux' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %arg1_r_1_load" [d3.cpp:30]   --->   Operation 77 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 78 '%mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5'
ST_2 : Operation 78 [1/1] (2.65ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5" [d3.cpp:30]   --->   Operation 78 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_6)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 79 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_6 = add i64 %tmp_7, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 80 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 81 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 82 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 83 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i2 %arr_addr" [d3.cpp:30]   --->   Operation 84 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 85 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010]
zext_ln30_2_read       (read             ) [ 000]
conv17_read            (read             ) [ 000]
zext_ln30_2_cast       (zext             ) [ 011]
conv17_cast            (zext             ) [ 011]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln23              (icmp             ) [ 010]
br_ln23                (br               ) [ 000]
trunc_ln23             (trunc            ) [ 011]
tmp                    (bitselect        ) [ 000]
zext_ln22              (zext             ) [ 000]
empty                  (sub              ) [ 000]
trunc_ln26             (trunc            ) [ 000]
lshr_ln2               (partselect       ) [ 000]
zext_ln30_4            (zext             ) [ 000]
arg1_r_addr            (getelementptr    ) [ 011]
arr_1_addr             (getelementptr    ) [ 011]
add_ln30_1             (add              ) [ 000]
lshr_ln3               (partselect       ) [ 000]
zext_ln30_6            (zext             ) [ 000]
arg1_r_1_addr          (getelementptr    ) [ 011]
arr_2_addr             (getelementptr    ) [ 011]
add_ln30_2             (add              ) [ 000]
lshr_ln30_1            (partselect       ) [ 000]
zext_ln30_7            (zext             ) [ 000]
arg1_r_addr_2          (getelementptr    ) [ 011]
arr_3_addr             (getelementptr    ) [ 011]
add_ln29               (add              ) [ 000]
lshr_ln22_1            (partselect       ) [ 000]
zext_ln30_8            (zext             ) [ 000]
add_ln30_3             (add              ) [ 000]
lshr_ln30_2            (partselect       ) [ 000]
zext_ln30_9            (zext             ) [ 000]
arg1_r_1_addr_2        (getelementptr    ) [ 011]
arr_addr               (getelementptr    ) [ 011]
add_ln23               (add              ) [ 000]
store_ln23             (store            ) [ 000]
specpipeline_ln25      (specpipeline     ) [ 000]
speclooptripcount_ln22 (speclooptripcount) [ 000]
specloopname_ln23      (specloopname     ) [ 000]
arg1_r_load            (load             ) [ 000]
zext_ln30              (zext             ) [ 000]
mul_ln30               (mul              ) [ 000]
arr_1_load             (load             ) [ 000]
tmp_1                  (mux              ) [ 000]
add_ln30               (add              ) [ 000]
arg1_r_1_load_1        (load             ) [ 000]
arg1_r_load_1          (load             ) [ 000]
zext_ln30_1            (zext             ) [ 000]
mul_ln30_1             (mul              ) [ 000]
arg1_r_1_load          (load             ) [ 000]
arr_2_load             (load             ) [ 000]
tmp_5                  (mux              ) [ 000]
zext_ln30_3            (zext             ) [ 000]
mul_ln30_2             (mul              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
add_ln30_4             (add              ) [ 000]
arr_3_load             (load             ) [ 000]
tmp_6                  (mux              ) [ 000]
add_ln30_5             (add              ) [ 000]
arr_load               (load             ) [ 000]
tmp_7                  (mux              ) [ 000]
zext_ln30_5            (zext             ) [ 000]
mul_ln30_3             (mul              ) [ 000]
shl_ln30_1             (bitconcatenate   ) [ 000]
add_ln30_6             (add              ) [ 000]
store_ln30             (store            ) [ 000]
store_ln30             (store            ) [ 000]
store_ln30             (store            ) [ 000]
store_ln30             (store            ) [ 000]
br_ln23                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln30_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln30_2_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv17_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arg1_r_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_load/1 arg1_r_load_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="arr_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_1_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="arr_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr_2/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="arr_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_1_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_1_addr_2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_load_1/1 arg1_r_1_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="arr_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="2" slack="0"/>
<pin id="171" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="182" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="192" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="1"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln30_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln30_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln30_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul_ln30_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln30_2_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv17_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln23_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln23_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln22_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln26_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lshr_ln2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="0" index="3" bw="3" slack="0"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln30_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln30_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="lshr_ln3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="3" slack="0"/>
<pin id="297" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln30_6_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln30_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lshr_ln30_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="3" slack="0"/>
<pin id="318" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln30_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln30_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln29_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="lshr_ln22_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="0" index="2" bw="3" slack="0"/>
<pin id="338" dir="0" index="3" bw="3" slack="0"/>
<pin id="339" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln30_8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_8/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln30_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lshr_ln30_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="0" index="3" bw="3" slack="0"/>
<pin id="360" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln30_2/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln30_9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_9/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln23_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln23_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="64" slack="0"/>
<pin id="390" dir="0" index="3" bw="1" slack="1"/>
<pin id="391" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln30_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="0"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln30_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="64" slack="0"/>
<pin id="411" dir="0" index="3" bw="1" slack="1"/>
<pin id="412" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln30_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="shl_ln_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="63" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln30_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_4/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="64" slack="0"/>
<pin id="440" dir="0" index="3" bw="1" slack="1"/>
<pin id="441" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln30_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="64" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="64" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="1"/>
<pin id="457" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln30_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln30_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="63" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln30_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_6/2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="zext_ln30_2_cast_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="63" slack="1"/>
<pin id="490" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_2_cast "/>
</bind>
</comp>

<comp id="494" class="1005" name="conv17_cast_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln23_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="511" class="1005" name="arg1_r_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="arr_1_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="1"/>
<pin id="518" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="arg1_r_1_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="1"/>
<pin id="524" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="arr_2_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="1"/>
<pin id="529" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="arg1_r_addr_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="1"/>
<pin id="535" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="arr_3_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="1"/>
<pin id="540" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="arg1_r_1_addr_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="1"/>
<pin id="546" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_addr_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="arr_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="1"/>
<pin id="551" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="120" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="134" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="166"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="183"><net_src comp="127" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="193"><net_src comp="141" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="167" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="223"><net_src comp="74" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="80" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="233" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="233" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="271" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="290"><net_src comp="267" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="292" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="311"><net_src comp="261" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="332"><net_src comp="233" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="334" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="353"><net_src comp="261" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="374"><net_src comp="233" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="93" pin="7"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="110" pin="7"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="212" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="395" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="405"><net_src comp="93" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="174" pin="7"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="155" pin="7"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="204" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="407" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="429" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="184" pin="7"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="216" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="458"><net_src comp="62" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="194" pin="7"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="155" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="208" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="68" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="452" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="466" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="484"><net_src comp="70" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="491"><net_src comp="220" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="497"><net_src comp="224" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="506"><net_src comp="242" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="407" pin=3"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="436" pin=3"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="452" pin=3"/></net>

<net id="514"><net_src comp="86" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="519"><net_src comp="103" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="525"><net_src comp="120" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="530"><net_src comp="127" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="536"><net_src comp="134" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="541"><net_src comp="141" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="547"><net_src comp="148" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="552"><net_src comp="167" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_3 | {2 }
	Port: arr_2 | {2 }
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_3 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_2 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		trunc_ln23 : 2
		tmp : 2
		zext_ln22 : 3
		empty : 2
		trunc_ln26 : 3
		lshr_ln2 : 3
		zext_ln30_4 : 4
		arg1_r_addr : 5
		arg1_r_load : 6
		arr_1_addr : 4
		arr_1_load : 5
		add_ln30_1 : 4
		lshr_ln3 : 5
		zext_ln30_6 : 6
		arg1_r_1_addr : 7
		arr_2_addr : 4
		add_ln30_2 : 3
		lshr_ln30_1 : 4
		zext_ln30_7 : 5
		arg1_r_addr_2 : 6
		arr_3_addr : 4
		add_ln29 : 2
		lshr_ln22_1 : 3
		zext_ln30_8 : 4
		add_ln30_3 : 3
		lshr_ln30_2 : 4
		zext_ln30_9 : 5
		arg1_r_1_addr_2 : 6
		arg1_r_1_load_1 : 8
		arg1_r_load_1 : 7
		arg1_r_1_load : 7
		arr_addr : 5
		arr_2_load : 5
		arr_3_load : 5
		arr_load : 6
		add_ln23 : 2
		store_ln23 : 3
	State 2
		zext_ln30 : 1
		mul_ln30 : 2
		tmp_1 : 1
		add_ln30 : 3
		zext_ln30_1 : 1
		mul_ln30_1 : 2
		tmp_5 : 1
		zext_ln30_3 : 1
		mul_ln30_2 : 2
		shl_ln : 3
		add_ln30_4 : 4
		tmp_6 : 1
		add_ln30_5 : 3
		tmp_7 : 1
		zext_ln30_5 : 1
		mul_ln30_3 : 2
		shl_ln30_1 : 3
		add_ln30_6 : 4
		store_ln30 : 4
		store_ln30 : 5
		store_ln30 : 4
		store_ln30 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln30_1_fu_286      |    0    |    0    |    10   |
|          |      add_ln30_2_fu_307      |    0    |    0    |    12   |
|          |       add_ln29_fu_328       |    0    |    0    |    12   |
|          |      add_ln30_3_fu_349      |    0    |    0    |    12   |
|    add   |       add_ln23_fu_370       |    0    |    0    |    12   |
|          |       add_ln30_fu_395       |    0    |    0    |    71   |
|          |      add_ln30_4_fu_429      |    0    |    0    |    71   |
|          |      add_ln30_5_fu_445      |    0    |    0    |    71   |
|          |      add_ln30_6_fu_474      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln30_2_fu_204      |    4    |    0    |    20   |
|    mul   |      mul_ln30_3_fu_208      |    4    |    0    |    20   |
|          |       mul_ln30_fu_212       |    4    |    0    |    20   |
|          |      mul_ln30_1_fu_216      |    4    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_386        |    0    |    0    |    9    |
|    mux   |         tmp_5_fu_407        |    0    |    0    |    9    |
|          |         tmp_6_fu_436        |    0    |    0    |    9    |
|          |         tmp_7_fu_452        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln23_fu_236      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         empty_fu_261        |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln30_2_read_read_fu_74 |    0    |    0    |    0    |
|          |    conv17_read_read_fu_80   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln30_2_cast_fu_220   |    0    |    0    |    0    |
|          |      conv17_cast_fu_224     |    0    |    0    |    0    |
|          |       zext_ln22_fu_254      |    0    |    0    |    0    |
|          |      zext_ln30_4_fu_281     |    0    |    0    |    0    |
|          |      zext_ln30_6_fu_302     |    0    |    0    |    0    |
|   zext   |      zext_ln30_7_fu_323     |    0    |    0    |    0    |
|          |      zext_ln30_8_fu_344     |    0    |    0    |    0    |
|          |      zext_ln30_9_fu_365     |    0    |    0    |    0    |
|          |       zext_ln30_fu_381      |    0    |    0    |    0    |
|          |      zext_ln30_1_fu_402     |    0    |    0    |    0    |
|          |      zext_ln30_3_fu_416     |    0    |    0    |    0    |
|          |      zext_ln30_5_fu_461     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln23_fu_242      |    0    |    0    |    0    |
|          |      trunc_ln26_fu_267      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_246         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       lshr_ln2_fu_271       |    0    |    0    |    0    |
|          |       lshr_ln3_fu_292       |    0    |    0    |    0    |
|partselect|      lshr_ln30_1_fu_313     |    0    |    0    |    0    |
|          |      lshr_ln22_1_fu_334     |    0    |    0    |    0    |
|          |      lshr_ln30_2_fu_355     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_421        |    0    |    0    |    0    |
|          |      shl_ln30_1_fu_466      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |    0    |   482   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| arg1_r_1_addr_2_reg_544|    3   |
|  arg1_r_1_addr_reg_522 |    3   |
|  arg1_r_addr_2_reg_533 |    3   |
|   arg1_r_addr_reg_511  |    3   |
|   arr_1_addr_reg_516   |    2   |
|   arr_2_addr_reg_527   |    2   |
|   arr_3_addr_reg_538   |    2   |
|    arr_addr_reg_549    |    2   |
|   conv17_cast_reg_494  |   64   |
|       i_1_reg_481      |    4   |
|   trunc_ln23_reg_503   |    1   |
|zext_ln30_2_cast_reg_488|   63   |
+------------------------+--------+
|          Total         |   152  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_174 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   482  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   152  |   554  |
+-----------+--------+--------+--------+--------+
