v 4
file . "testbench.vhdl" "3fe79d5bf1431451c2e83deb2d07bb7abe006bb5" "20230902014801.963":
  entity testbench at 1( 0) + 0 on 13;
  architecture and_if of testbench at 7( 80) + 0 on 14;
file . "comp_and_if_01092023.vhdl" "48a9a899e235597922ce25912c687d0a4761961d" "20230902014801.962":
  entity comp_and_if_01092023 at 1( 0) + 0 on 11;
  architecture comp_and_if_01092023 of comp_and_if_01092023 at 13( 171) + 0 on 12;
