// Seed: 1844169102
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    output tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10,
    output tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output uwire id_14,
    input wire id_15,
    output tri0 id_16,
    input uwire id_17
);
  wire id_19;
  wire id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6
  );
endmodule
