INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.sim/sim_1/synth/func/xsim/BUFFER_LINE_TESTBENCH_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUFFER_LINE
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module RAM_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_1/MEDIAN_FILTER/MEDIAN_FILTER.srcs/sim_1/new/BUFFER_LINE_TESTBENCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUFFER_LINE_TESTBENCH
