INFO-FLOW: Workspace /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1 opened at Tue Mar 23 18:07:09 CET 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.23 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.33 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_array_partition -include_extern_globals=0 
INFO: [XFORM 203-102] Do not partition external global variables.
Execute     config_array_partition -include_ports=0 
INFO: [XFORM 203-102] Do not partition I/O variables.
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_array_partition -scalarize_all=0 
Execute     config_array_partition -throughput_driven=0 
INFO: [XFORM 203-102] Enabled automatic array partitioning for throughput optimization.
Execute     config_export -description NN accelerator 
Execute     config_export -display_name=hls4ml-nn-ip 
Execute     config_export -format=ip_catalog 
Execute     config_export -library=hls4ml 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=CERN 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.5 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   config_compile -name_max_length 20 -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute   config_array_partition -include_extern_globals=0 -include_ports=0 -maximum_size 4096 -scalarize_all=0 -throughput_driven=0 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-102] Enabled automatic array partitioning for throughput optimization.
INFO: [XFORM 203-102] Do not partition external global variables.
INFO: [XFORM 203-102] Do not partition I/O variables.
Execute   config_export -description NN accelerator -display_name hls4ml-nn-ip -format ip_catalog -library hls4ml -rtl verilog -vendor CERN -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.56 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.45 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.34 sec.
INFO-FLOW: Done: GCC PP time: 5.4 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.29 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.31 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 1.55 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:65
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:75:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:75:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:85:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:85:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:95:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:95:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:5
Execute       send_msg_by_id WARNING @200-471@%s%s 13 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.11 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
Command       tidy_31 done; 3.38 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.73 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 2.3 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted firmware/myproject_axi.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command       clang done; 1.49 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.5 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 1.73 sec.
INFO-FLOW: Done: GCC PP time: 3.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.45 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command       ap_eval done; 0.5 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.8 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.42 sec.
Command       tidy_31 done; 1.22 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.81 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command       clang done; 1.75 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 955.824 ; gain = 523.035 ; free physical = 538 ; free virtual = 4695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 955.824 ; gain = 523.035 ; free physical = 538 ; free virtual = 4695
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.89 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:65).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:75).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:85).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:95).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'myproject' (firmware/myproject.cpp:97).
Command         transform done; 0.97 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 957.039 ; gain = 524.250 ; free physical = 489 ; free virtual = 4656
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
Command         transform done; 0.47 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 957.039 ; gain = 524.250 ; free physical = 479 ; free virtual = 4647
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (firmware/myproject_axi.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (firmware/myproject_axi.cpp:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:19) in function 'myproject_axi' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/myproject_axi.cpp:27) in function 'myproject_axi' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'in_local.V' (firmware/myproject_axi.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 5.
INFO: [XFORM 203-131] Reshaping array 'w8.V'  in dimension 1 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 16.
INFO: [XFORM 203-101] Partitioning array 'out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation.h:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/myproject.cpp:67) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 10 process function(s): 
	 'myproject.entry153'
	 'myproject_Block__proc'
	 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'
	 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'
	 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>'
	 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>'.
Command         transform done; 4.75 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:70:1)...4 expression(s) balanced.
Command         transform done; 4.69 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 957.039 ; gain = 524.250 ; free physical = 412 ; free virtual = 4585
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' to 'softmax_latency' (firmware/nnet_utils/nnet_activation.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' to 'relu.1' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' to 'relu.2' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_resource' (firmware/nnet_utils/nnet_dense_resource.h:67:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_resource.1' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_resource.2' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_resource.3' (firmware/nnet_utils/nnet_dense_resource.h:39:20)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_resource.3'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource.2'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_resource'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource.3'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource.2'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource'.
Command         transform done; 7.6 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1083.824 ; gain = 651.035 ; free physical = 301 ; free virtual = 4476
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.53 sec.
Command     elaborate done; 47.92 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute       ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry153' to 'myproject_entry153'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource.3' to 'dense_resource_3'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource.1' to 'dense_resource_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu.2' to 'relu_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource.2' to 'dense_resource_2'.
Execute       get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject_axi 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model softmax_latency 
Execute       preproc_iomode -model dense_resource.2 
Execute       preproc_iomode -model relu.2 
Execute       preproc_iomode -model dense_resource 
Execute       preproc_iomode -model relu 
Execute       preproc_iomode -model dense_resource.1 
Execute       preproc_iomode -model relu.1 
Execute       preproc_iomode -model dense_resource.3 
Execute       preproc_iomode -model myproject.entry153 
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi
INFO-FLOW: Configuring Module : myproject.entry153 ...
Execute       set_default_model myproject.entry153 
Execute       apply_spec_resource_limit myproject.entry153 
INFO-FLOW: Configuring Module : dense_resource.3 ...
Execute       set_default_model dense_resource.3 
Execute       apply_spec_resource_limit dense_resource.3 
INFO-FLOW: Configuring Module : relu.1 ...
Execute       set_default_model relu.1 
Execute       apply_spec_resource_limit relu.1 
INFO-FLOW: Configuring Module : dense_resource.1 ...
Execute       set_default_model dense_resource.1 
Execute       apply_spec_resource_limit dense_resource.1 
INFO-FLOW: Configuring Module : relu ...
Execute       set_default_model relu 
Execute       apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : dense_resource ...
Execute       set_default_model dense_resource 
Execute       apply_spec_resource_limit dense_resource 
INFO-FLOW: Configuring Module : relu.2 ...
Execute       set_default_model relu.2 
Execute       apply_spec_resource_limit relu.2 
INFO-FLOW: Configuring Module : dense_resource.2 ...
Execute       set_default_model dense_resource.2 
Execute       apply_spec_resource_limit dense_resource.2 
INFO-FLOW: Configuring Module : softmax_latency ...
Execute       set_default_model softmax_latency 
Execute       apply_spec_resource_limit softmax_latency 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi
INFO-FLOW: Preprocessing Module: myproject.entry153 ...
Execute       set_default_model myproject.entry153 
Execute       cdfg_preprocess -model myproject.entry153 
Execute       rtl_gen_preprocess myproject.entry153 
INFO-FLOW: Preprocessing Module: dense_resource.3 ...
Execute       set_default_model dense_resource.3 
Execute       cdfg_preprocess -model dense_resource.3 
Execute       rtl_gen_preprocess dense_resource.3 
INFO-FLOW: Preprocessing Module: relu.1 ...
Execute       set_default_model relu.1 
Execute       cdfg_preprocess -model relu.1 
Execute       rtl_gen_preprocess relu.1 
INFO-FLOW: Preprocessing Module: dense_resource.1 ...
Execute       set_default_model dense_resource.1 
Execute       cdfg_preprocess -model dense_resource.1 
Execute       rtl_gen_preprocess dense_resource.1 
INFO-FLOW: Preprocessing Module: relu ...
Execute       set_default_model relu 
Execute       cdfg_preprocess -model relu 
Execute       rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: dense_resource ...
Execute       set_default_model dense_resource 
Execute       cdfg_preprocess -model dense_resource 
Execute       rtl_gen_preprocess dense_resource 
INFO-FLOW: Preprocessing Module: relu.2 ...
Execute       set_default_model relu.2 
Execute       cdfg_preprocess -model relu.2 
Execute       rtl_gen_preprocess relu.2 
INFO-FLOW: Preprocessing Module: dense_resource.2 ...
Execute       set_default_model dense_resource.2 
Execute       cdfg_preprocess -model dense_resource.2 
Execute       rtl_gen_preprocess dense_resource.2 
INFO-FLOW: Preprocessing Module: softmax_latency ...
Execute       set_default_model softmax_latency 
Execute       cdfg_preprocess -model softmax_latency 
Execute       rtl_gen_preprocess softmax_latency 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute       set_default_model myproject_axi 
Execute       cdfg_preprocess -model myproject_axi 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject.entry153 
Execute       schedule -model myproject.entry153 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.91 seconds; current allocated memory: 323.148 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry153.
Execute       set_default_model myproject.entry153 
Execute       bind -model myproject.entry153 
BIND OPTION: model=myproject.entry153
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 323.200 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry153.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource.3 
Execute       schedule -model dense_resource.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (6.982ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_resource_3' consists of the following:
	'phi' operation ('acc_V_4_0_i136', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) with incoming values : ('acc[4].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) [81]  (0 ns)
	'mux' operation ('phi_ln1265_1_i', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) [202]  (3.14 ns)
	'add' operation ('acc[4].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) [203]  (2.08 ns)
	multiplexor before 'phi' operation ('acc[7].V') with incoming values : ('acc[4].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) [212]  (1.77 ns)
	'phi' operation ('acc[7].V') with incoming values : ('acc[4].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) [212]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.57 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 324.944 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.verbose.sched.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling dense_resource.3.
Execute       set_default_model dense_resource.3 
Execute       bind -model dense_resource.3 
BIND OPTION: model=dense_resource.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 328.349 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.verbose.bind.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding dense_resource.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.1 
Execute       schedule -model relu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 332.917 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.verbose.sched.rpt 
Command       syn_report done; 0.5 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.sched.adb -f 
Command       db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling relu.1.
Execute       set_default_model relu.1 
Execute       bind -model relu.1 
BIND OPTION: model=relu.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 340.175 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.verbose.bind.rpt 
Command       syn_report done; 1.14 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.bind.adb -f 
Command       db_write done; 0.4 sec.
INFO-FLOW: Finish binding relu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource.1 
Execute       schedule -model dense_resource.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 342.389 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.verbose.sched.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource.1.
Execute       set_default_model dense_resource.1 
Execute       bind -model dense_resource.1 
BIND OPTION: model=dense_resource.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 344.184 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.verbose.bind.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense_resource.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu 
Execute       schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 346.690 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling relu.
Execute       set_default_model relu 
Execute       bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 350.016 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource 
Execute       schedule -model dense_resource 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (5.70925ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_resource' consists of the following:
	'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276) [335]  (0.698 ns)
	'phi' operation ('in_index_0_i82', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276) [72]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276) [332]  (2.55 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276) [334]  (2.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 351.437 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource.
Execute       set_default_model dense_resource 
Execute       bind -model dense_resource 
BIND OPTION: model=dense_resource
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 352.908 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.bind.adb -f 
INFO-FLOW: Finish binding dense_resource.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.2 
Execute       schedule -model relu.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 355.329 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.verbose.sched.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling relu.2.
Execute       set_default_model relu.2 
Execute       bind -model relu.2 
BIND OPTION: model=relu.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 358.693 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.verbose.bind.rpt 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding relu.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource.2 
Execute       schedule -model dense_resource.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 359.570 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource.2.
Execute       set_default_model dense_resource.2 
Execute       bind -model dense_resource.2 
BIND OPTION: model=dense_resource.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 360.095 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.bind.adb -f 
INFO-FLOW: Finish binding dense_resource.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_latency 
Execute       schedule -model softmax_latency 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 360.383 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_latency.
Execute       set_default_model softmax_latency 
Execute       bind -model softmax_latency 
BIND OPTION: model=softmax_latency
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 360.670 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.verbose.bind.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (6.982ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'myproject' consists of the following:
	'call' operation ('_ln39', firmware/nnet_utils/nnet_dense.h:39->firmware/myproject.cpp:65) to 'dense_resource.3' [559]  (6.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 361.911 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 368.205 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 1.72 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject_axi 
Execute       schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 370.238 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute       set_default_model myproject_axi 
Execute       bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 371.081 MB.
Execute       syn_report -verbosereport -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command       syn_report done; 1.57 sec.
Execute       db_write -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute       get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess myproject.entry153 
Execute       rtl_gen_preprocess dense_resource.3 
Execute       rtl_gen_preprocess relu.1 
Execute       rtl_gen_preprocess dense_resource.1 
Execute       rtl_gen_preprocess relu 
Execute       rtl_gen_preprocess dense_resource 
Execute       rtl_gen_preprocess relu.2 
Execute       rtl_gen_preprocess dense_resource.2 
Execute       rtl_gen_preprocess softmax_latency 
Execute       rtl_gen_preprocess myproject 
Execute       rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject.entry153 -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry153'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 373.118 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject.entry153 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/myproject_entry153 -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl myproject.entry153 -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/myproject_entry153 
Execute       gen_rtl myproject.entry153 -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/myproject_entry153 
Execute       syn_report -csynth -model myproject.entry153 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/myproject_entry153_csynth.rpt 
Execute       syn_report -rtlxml -model myproject.entry153 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/myproject_entry153_csynth.xml 
Execute       syn_report -verbosereport -model myproject.entry153 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.verbose.rpt 
Execute       db_write -model myproject.entry153 -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.adb 
Execute       gen_tb_info myproject.entry153 -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_resource.3 -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_3_outidx3' to 'dense_resource_3_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_resource_3_w2_V' to 'dense_resource_3_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_lshr_256ns_9ns_256_6_1' to 'myproject_axi_lshdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mux_42_16_1_1' to 'myproject_axi_muxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mux_646_16_1_1' to 'myproject_axi_muxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mul_mul_16s_7s_22_3_1' to 'myproject_axi_mulg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mulg8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxfYi': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_3'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 379.438 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/dense_resource_3 -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl dense_resource.3 -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/dense_resource_3 
Execute       gen_rtl dense_resource.3 -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/dense_resource_3 
Execute       syn_report -csynth -model dense_resource.3 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_3_csynth.rpt 
Execute       syn_report -rtlxml -model dense_resource.3 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_3_csynth.xml 
Execute       syn_report -verbosereport -model dense_resource.3 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.verbose.rpt 
Command       syn_report done; 0.29 sec.
Execute       db_write -model dense_resource.3 -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.adb 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info dense_resource.3 -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu.1 -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 398.518 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/relu_1 -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl relu.1 -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/relu_1 
Execute       gen_rtl relu.1 -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/relu_1 
Execute       syn_report -csynth -model relu.1 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/relu_1_csynth.rpt 
Command       syn_report done; 0.46 sec.
Execute       syn_report -rtlxml -model relu.1 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/relu_1_csynth.xml 
Command       syn_report done; 0.23 sec.
Execute       syn_report -verbosereport -model relu.1 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.verbose.rpt 
Command       syn_report done; 1.38 sec.
Execute       db_write -model relu.1 -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.adb 
Command       db_write done; 1 sec.
Execute       gen_tb_info relu.1 -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_resource.1 -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_1_w5_V' to 'dense_resource_1_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mux_646_7_1_1' to 'myproject_axi_muxibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_1'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 424.759 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/dense_resource_1 -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl dense_resource.1 -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/dense_resource_1 
Execute       gen_rtl dense_resource.1 -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/dense_resource_1 
Execute       syn_report -csynth -model dense_resource.1 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_1_csynth.rpt 
Execute       syn_report -rtlxml -model dense_resource.1 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_1_csynth.xml 
Execute       syn_report -verbosereport -model dense_resource.1 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.verbose.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -model dense_resource.1 -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.adb 
Command       db_write done; 0.44 sec.
Execute       gen_tb_info dense_resource.1 -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 436.313 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/relu -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl relu -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/relu 
Execute       gen_rtl relu -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/relu 
Execute       syn_report -csynth -model relu -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/relu_csynth.rpt 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model relu -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/relu_csynth.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model relu -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command       syn_report done; 0.68 sec.
Execute       db_write -model relu -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.adb 
Command       db_write done; 0.77 sec.
Execute       gen_tb_info relu -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_resource -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_outidx' to 'dense_resource_oujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mux_325_7_1_1' to 'myproject_axi_muxkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource'.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 450.259 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/dense_resource -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl dense_resource -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/dense_resource 
Execute       gen_rtl dense_resource -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/dense_resource 
Execute       syn_report -csynth -model dense_resource -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_csynth.rpt 
Execute       syn_report -rtlxml -model dense_resource -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_csynth.xml 
Execute       syn_report -verbosereport -model dense_resource -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.verbose.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -model dense_resource -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.adb 
Command       db_write done; 0.56 sec.
Execute       gen_tb_info dense_resource -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu.2 -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_2'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 460.558 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/relu_2 -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl relu.2 -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/relu_2 
Execute       gen_rtl relu.2 -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/relu_2 
Execute       syn_report -csynth -model relu.2 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/relu_2_csynth.rpt 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model relu.2 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/relu_2_csynth.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model relu.2 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.verbose.rpt 
Command       syn_report done; 0.69 sec.
Execute       db_write -model relu.2 -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.adb 
Command       db_write done; 0.91 sec.
Execute       gen_tb_info relu.2 -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_resource.2 -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_2_w11_V' to 'dense_resource_2_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_muxkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_2'.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 473.250 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/dense_resource_2 -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl dense_resource.2 -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/dense_resource_2 
Execute       gen_rtl dense_resource.2 -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/dense_resource_2 
Execute       syn_report -csynth -model dense_resource.2 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_2_csynth.rpt 
Execute       syn_report -rtlxml -model dense_resource.2 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/dense_resource_2_csynth.xml 
Execute       syn_report -verbosereport -model dense_resource.2 -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.verbose.rpt 
Execute       db_write -model dense_resource.2 -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.adb 
Command       db_write done; 0.61 sec.
Execute       gen_tb_info dense_resource.2 -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax_latency -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_exp_table1' to 'softmax_latency_emb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_latency_invert_table2' to 'softmax_latency_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_axi_mul_mul_18s_18s_30_3_1' to 'myproject_axi_mulocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mulocq': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 475.882 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_latency -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/softmax_latency -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl softmax_latency -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/softmax_latency 
Execute       gen_rtl softmax_latency -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/softmax_latency 
Execute       syn_report -csynth -model softmax_latency -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/softmax_latency_csynth.rpt 
Execute       syn_report -rtlxml -model softmax_latency -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/softmax_latency_csynth.xml 
Execute       syn_report -verbosereport -model softmax_latency -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.verbose.rpt 
Execute       db_write -model softmax_latency -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.adb 
Command       db_write done; 0.63 sec.
Execute       gen_tb_info softmax_latency -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_dense_resource_3_U0' to 'start_for_dense_rpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command       create_rtl_model done; 1.37 sec.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 489.053 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/myproject -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl myproject -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command       syn_report done; 0.92 sec.
Execute       syn_report -rtlxml -model myproject -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command       syn_report done; 0.46 sec.
Execute       syn_report -verbosereport -model myproject -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 2.22 sec.
Execute       db_write -model myproject -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 1.28 sec.
Execute       gen_tb_info myproject -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject_axi -vendor xilinx -mg_file /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 505.207 MB.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi 
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute       gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute       syn_report -csynth -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute       syn_report -rtlxml -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute       syn_report -verbosereport -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command       syn_report done; 1.61 sec.
Execute       db_write -model myproject_axi -f -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command       db_write done; 0.65 sec.
Execute       gen_tb_info myproject_axi -p /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute       export_constraint_db -f -tool general -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       syn_report -designview -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command       syn_report done; 2.08 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject_axi -o /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject_axi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: myproject.entry153 dense_resource.3 relu.1 dense_resource.1 relu dense_resource relu.2 dense_resource.2 softmax_latency myproject myproject_axi
INFO-FLOW: Handling components in module [myproject_entry153] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_3] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
INFO-FLOW: Found component myproject_axi_lshdEe.
INFO-FLOW: Append model myproject_axi_lshdEe
INFO-FLOW: Found component myproject_axi_muxeOg.
INFO-FLOW: Append model myproject_axi_muxeOg
INFO-FLOW: Found component myproject_axi_muxfYi.
INFO-FLOW: Append model myproject_axi_muxfYi
INFO-FLOW: Found component myproject_axi_mulg8j.
INFO-FLOW: Append model myproject_axi_mulg8j
INFO-FLOW: Found component dense_resource_3_bkb.
INFO-FLOW: Append model dense_resource_3_bkb
INFO-FLOW: Found component dense_resource_3_cud.
INFO-FLOW: Append model dense_resource_3_cud
INFO-FLOW: Handling components in module [relu_1] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_1] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
INFO-FLOW: Found component myproject_axi_muxibs.
INFO-FLOW: Append model myproject_axi_muxibs
INFO-FLOW: Found component dense_resource_1_hbi.
INFO-FLOW: Append model dense_resource_1_hbi
INFO-FLOW: Handling components in module [relu] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
INFO-FLOW: Found component myproject_axi_muxkbM.
INFO-FLOW: Append model myproject_axi_muxkbM
INFO-FLOW: Found component dense_resource_oujbC.
INFO-FLOW: Append model dense_resource_oujbC
INFO-FLOW: Found component dense_resource_w8_V.
INFO-FLOW: Append model dense_resource_w8_V
INFO-FLOW: Handling components in module [relu_2] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_2] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
INFO-FLOW: Found component dense_resource_2_lbW.
INFO-FLOW: Append model dense_resource_2_lbW
INFO-FLOW: Handling components in module [softmax_latency] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mulocq.
INFO-FLOW: Append model myproject_axi_mulocq
INFO-FLOW: Found component softmax_latency_emb6.
INFO-FLOW: Append model softmax_latency_emb6
INFO-FLOW: Found component softmax_latency_incg.
INFO-FLOW: Append model softmax_latency_incg
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w256_d2_A.
INFO-FLOW: Append model fifo_w256_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_dense_rpcA.
INFO-FLOW: Append model start_for_dense_rpcA
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component myproject_axi_AXILiteS_s_axi.
INFO-FLOW: Append model myproject_axi_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model myproject_entry153
INFO-FLOW: Append model dense_resource_3
INFO-FLOW: Append model relu_1
INFO-FLOW: Append model dense_resource_1
INFO-FLOW: Append model relu
INFO-FLOW: Append model dense_resource
INFO-FLOW: Append model relu_2
INFO-FLOW: Append model dense_resource_2
INFO-FLOW: Append model softmax_latency
INFO-FLOW: Append model myproject
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_lshdEe myproject_axi_muxeOg myproject_axi_muxfYi myproject_axi_mulg8j dense_resource_3_bkb dense_resource_3_cud myproject_axi_muxibs dense_resource_1_hbi myproject_axi_muxkbM dense_resource_oujbC dense_resource_w8_V dense_resource_2_lbW myproject_axi_mulocq softmax_latency_emb6 softmax_latency_incg fifo_w256_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_dense_rpcA myproject_axi_AXILiteS_s_axi regslice_core myproject_entry153 dense_resource_3 relu_1 dense_resource_1 relu dense_resource relu_2 dense_resource_2 softmax_latency myproject myproject_axi
INFO-FLOW: To file: write model myproject_axi_lshdEe
INFO-FLOW: To file: write model myproject_axi_muxeOg
INFO-FLOW: To file: write model myproject_axi_muxfYi
INFO-FLOW: To file: write model myproject_axi_mulg8j
INFO-FLOW: To file: write model dense_resource_3_bkb
INFO-FLOW: To file: write model dense_resource_3_cud
INFO-FLOW: To file: write model myproject_axi_muxibs
INFO-FLOW: To file: write model dense_resource_1_hbi
INFO-FLOW: To file: write model myproject_axi_muxkbM
INFO-FLOW: To file: write model dense_resource_oujbC
INFO-FLOW: To file: write model dense_resource_w8_V
INFO-FLOW: To file: write model dense_resource_2_lbW
INFO-FLOW: To file: write model myproject_axi_mulocq
INFO-FLOW: To file: write model softmax_latency_emb6
INFO-FLOW: To file: write model softmax_latency_incg
INFO-FLOW: To file: write model fifo_w256_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_dense_rpcA
INFO-FLOW: To file: write model myproject_axi_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_entry153
INFO-FLOW: To file: write model dense_resource_3
INFO-FLOW: To file: write model relu_1
INFO-FLOW: To file: write model dense_resource_1
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model dense_resource
INFO-FLOW: To file: write model relu_2
INFO-FLOW: To file: write model dense_resource_2
INFO-FLOW: To file: write model softmax_latency
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 143.23 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshdEe'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_3_bkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_3_cud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_1_hbi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_oujbC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_w8_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_2_lbW_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_emb6_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_incg_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.2 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fc1_input_V_c_U(fifo_w256_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_36_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_37_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_38_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_39_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_40_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_41_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_42_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_43_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_44_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_45_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_46_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_47_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_48_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_49_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_50_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_51_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_52_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_53_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_54_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_55_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_58_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_59_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_60_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_61_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_62_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_63_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_32_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_33_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_34_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_35_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_36_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_37_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_38_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_39_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_40_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_41_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_42_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_43_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_44_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_45_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_46_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_47_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_48_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_49_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_50_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_51_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_52_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_53_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_54_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_55_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_56_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_57_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_58_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_59_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_60_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_61_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_62_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_63_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_5_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_6_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_7_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_8_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_9_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_10_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_11_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_12_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_13_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_14_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_15_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_16_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_17_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_18_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_19_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_20_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_21_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_22_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_23_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_24_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_25_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_26_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_27_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_28_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_29_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_30_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_31_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_0_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_1_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_2_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_3_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_4_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_5_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_6_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_7_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_8_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_9_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_10_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_11_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_12_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_13_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_14_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_15_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_16_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_17_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_18_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_19_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_20_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_21_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_22_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_23_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_24_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_25_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_26_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_27_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_28_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_29_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_30_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_31_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_0_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_1_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_2_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_3_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_4_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_5_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_6_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_7_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_8_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_9_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_10_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_11_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_12_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_13_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_14_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_15_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_16_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_17_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_18_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_19_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_20_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_21_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_22_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_23_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_24_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_25_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_26_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_27_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_28_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_29_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_30_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_31_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_0_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_1_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_2_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_3_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_4_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_5_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_6_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_7_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_8_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_9_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_10_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_11_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_12_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_13_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_14_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_15_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_16_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_17_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_18_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_19_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_20_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_21_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_22_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_23_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_24_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_25_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_26_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_27_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_28_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_29_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_30_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_31_V_1_U(fifo_w6_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_0_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_1_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_2_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_3_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_4_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_rpcA_U(start_for_dense_rpcA)' using Shift Registers.
Command       ap_source done; 6.13 sec.
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=291 #gSsdmPorts=8
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       sc_get_clocks myproject_axi 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 1345.840 ; gain = 913.051 ; free physical = 180 ; free virtual = 4278
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command     autosyn done; 48.51 sec.
Command   csynth_design done; 96.43 sec.
Command ap_source done; 98.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1 opened at Tue Mar 23 18:09:02 CET 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.27 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.37 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_array_partition -include_extern_globals=0 
INFO: [XFORM 203-102] Do not partition external global variables.
Execute     config_array_partition -include_ports=0 
INFO: [XFORM 203-102] Do not partition I/O variables.
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_array_partition -scalarize_all=0 
Execute     config_array_partition -throughput_driven=0 
INFO: [XFORM 203-102] Enabled automatic array partitioning for throughput optimization.
Execute     config_export -description NN accelerator 
Execute     config_export -display_name=hls4ml-nn-ip 
Execute     config_export -format=ip_catalog 
Execute     config_export -library=hls4ml 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=CERN 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.54 sec.
Execute   export_design -rtl verilog -format ip_catalog -description NN accelerator -vendor CERN -library hls4ml -display_name hls4ml-nn-ip 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -description=NN accelerator -display_name=hls4ml-nn-ip -format=ip_catalog -library=hls4ml -rtl=verilog -vendor=CERN 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor CERN -library hls4ml -description {NN accelerator} -display_name hls4ml-nn-ip
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=291 #gSsdmPorts=8
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     sc_get_clocks myproject_axi 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_entry153.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_3.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_1.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_1.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/relu_2.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/dense_resource_2.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/softmax_latency.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip/pack.sh
Command   export_design done; 13.55 sec.
Command ap_source done; 15.09 sec.
Execute cleanup_all 
