irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Apr 22, 2023 at 19:28:40 CST
irun
	TESTBED.v
	-define RTL
	-debug
	-notimingchecks
	-loadpli1 debpli:novas_pli_boot
Recompiling... reason: file './PATTERN_wocg_v3.v' is newer than expected.
	expected: Fri Apr 21 17:48:26 2023
	actual:   Sat Apr 22 19:28:38 2023
file: TESTBED.v
	module worklib.PATTERN:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		TESTBED
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PATTERN:v <0x48b96b4e>
			streams:  24, words: 151204
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  3       3
		Registers:               63      63
		Scalar wires:             9       -
		Vectored wires:          56       -
		Always blocks:           45      19
		Initial blocks:          12      12
		Cont. assignments:       49      52
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.TESTBED:v
Loading snapshot worklib.TESTBED:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.




[1;0m
        ----------------------------               
        --                        --       |__||  
        --  Congratulations !!    --      / O.O  | 
        --                        --    /_____   | 
        --  Simulation out!!     --   /^ ^ ^ \  |
        --                        --  |^ ^ ^ ^ |w| 
        ----------------------------   \m___m__|_|
total latency =        1000


Simulation complete via $finish(1) at time 596287500 PS + 0
./PATTERN_wocg_v3.v:786 		$finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Apr 22, 2023 at 19:28:42 CST  (total: 00:00:02)
