/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _ETSOC_SHIRE_OTHER_ESR_H_
#define _ETSOC_SHIRE_OTHER_ESR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: etsoc_shire_other_esr                     */
/* Register: etsoc_shire_other_esr.minion_feature                          */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_ADDRESS 0x0ul
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_BYTE_ADDRESS 0x0ul
/* Register: etsoc_shire_other_esr.shire_config                            */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_ADDRESS 0x8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_BYTE_ADDRESS 0x8ul
/* Register: etsoc_shire_other_esr.thread1_disable                         */
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_ADDRESS 0x10ul
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_BYTE_ADDRESS 0x10ul
/* Register: etsoc_shire_other_esr.shire_cache_build_config                */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_ADDRESS 0x18ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_BYTE_ADDRESS 0x18ul
/* Register: etsoc_shire_other_esr.shire_cache_revision_id                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_ADDRESS 0x20ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_BYTE_ADDRESS 0x20ul
/* Register: etsoc_shire_other_esr.ipi_redirect_mask                       */
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_ADDRESS 0x80ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_BYTE_ADDRESS 0x80ul
/* Register: etsoc_shire_other_esr.ipi_redirect_filter                     */
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_ADDRESS 0x88ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_BYTE_ADDRESS 0x88ul
/* Register: etsoc_shire_other_esr.ipi_trigger                             */
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_ADDRESS 0x90ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_BYTE_ADDRESS 0x90ul
/* Register: etsoc_shire_other_esr.ipi_trigger_clear                       */
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_ADDRESS 0x98ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_BYTE_ADDRESS 0x98ul
/* Register: etsoc_shire_other_esr.fcc_credinc_0                           */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_ADDRESS 0xc0ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_BYTE_ADDRESS 0xc0ul
/* Register: etsoc_shire_other_esr.fcc_credinc_1                           */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_ADDRESS 0xc8ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_BYTE_ADDRESS 0xc8ul
/* Register: etsoc_shire_other_esr.fcc_credinc_2                           */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_ADDRESS 0xd0ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_BYTE_ADDRESS 0xd0ul
/* Register: etsoc_shire_other_esr.fcc_credinc_3                           */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_ADDRESS 0xd8ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_BYTE_ADDRESS 0xd8ul
/* Register: etsoc_shire_other_esr.fast_local_barrier0                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_ADDRESS 0x100ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BYTE_ADDRESS 0x100ul
/* Register: etsoc_shire_other_esr.fast_local_barrier1                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_ADDRESS 0x108ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BYTE_ADDRESS 0x108ul
/* Register: etsoc_shire_other_esr.fast_local_barrier2                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_ADDRESS 0x110ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BYTE_ADDRESS 0x110ul
/* Register: etsoc_shire_other_esr.fast_local_barrier3                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_ADDRESS 0x118ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BYTE_ADDRESS 0x118ul
/* Register: etsoc_shire_other_esr.fast_local_barrier4                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_ADDRESS 0x120ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BYTE_ADDRESS 0x120ul
/* Register: etsoc_shire_other_esr.fast_local_barrier5                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_ADDRESS 0x128ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BYTE_ADDRESS 0x128ul
/* Register: etsoc_shire_other_esr.fast_local_barrier6                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_ADDRESS 0x130ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BYTE_ADDRESS 0x130ul
/* Register: etsoc_shire_other_esr.fast_local_barrier7                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_ADDRESS 0x138ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BYTE_ADDRESS 0x138ul
/* Register: etsoc_shire_other_esr.fast_local_barrier8                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_ADDRESS 0x140ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BYTE_ADDRESS 0x140ul
/* Register: etsoc_shire_other_esr.fast_local_barrier9                     */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_ADDRESS 0x148ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BYTE_ADDRESS 0x148ul
/* Register: etsoc_shire_other_esr.fast_local_barrier10                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_ADDRESS 0x150ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BYTE_ADDRESS 0x150ul
/* Register: etsoc_shire_other_esr.fast_local_barrier11                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_ADDRESS 0x158ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BYTE_ADDRESS 0x158ul
/* Register: etsoc_shire_other_esr.fast_local_barrier12                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_ADDRESS 0x160ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BYTE_ADDRESS 0x160ul
/* Register: etsoc_shire_other_esr.fast_local_barrier13                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_ADDRESS 0x168ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BYTE_ADDRESS 0x168ul
/* Register: etsoc_shire_other_esr.fast_local_barrier14                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_ADDRESS 0x170ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BYTE_ADDRESS 0x170ul
/* Register: etsoc_shire_other_esr.fast_local_barrier15                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_ADDRESS 0x178ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BYTE_ADDRESS 0x178ul
/* Register: etsoc_shire_other_esr.fast_local_barrier16                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_ADDRESS 0x180ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BYTE_ADDRESS 0x180ul
/* Register: etsoc_shire_other_esr.fast_local_barrier17                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_ADDRESS 0x188ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BYTE_ADDRESS 0x188ul
/* Register: etsoc_shire_other_esr.fast_local_barrier18                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_ADDRESS 0x190ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BYTE_ADDRESS 0x190ul
/* Register: etsoc_shire_other_esr.fast_local_barrier19                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_ADDRESS 0x198ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BYTE_ADDRESS 0x198ul
/* Register: etsoc_shire_other_esr.fast_local_barrier20                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_ADDRESS 0x1a0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BYTE_ADDRESS 0x1a0ul
/* Register: etsoc_shire_other_esr.fast_local_barrier21                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_ADDRESS 0x1a8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BYTE_ADDRESS 0x1a8ul
/* Register: etsoc_shire_other_esr.fast_local_barrier22                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_ADDRESS 0x1b0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BYTE_ADDRESS 0x1b0ul
/* Register: etsoc_shire_other_esr.fast_local_barrier23                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_ADDRESS 0x1b8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BYTE_ADDRESS 0x1b8ul
/* Register: etsoc_shire_other_esr.fast_local_barrier24                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_ADDRESS 0x1c0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BYTE_ADDRESS 0x1c0ul
/* Register: etsoc_shire_other_esr.fast_local_barrier25                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_ADDRESS 0x1c8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BYTE_ADDRESS 0x1c8ul
/* Register: etsoc_shire_other_esr.fast_local_barrier26                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_ADDRESS 0x1d0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BYTE_ADDRESS 0x1d0ul
/* Register: etsoc_shire_other_esr.fast_local_barrier27                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_ADDRESS 0x1d8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BYTE_ADDRESS 0x1d8ul
/* Register: etsoc_shire_other_esr.fast_local_barrier28                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_ADDRESS 0x1e0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BYTE_ADDRESS 0x1e0ul
/* Register: etsoc_shire_other_esr.fast_local_barrier29                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_ADDRESS 0x1e8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BYTE_ADDRESS 0x1e8ul
/* Register: etsoc_shire_other_esr.fast_local_barrier30                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_ADDRESS 0x1f0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BYTE_ADDRESS 0x1f0ul
/* Register: etsoc_shire_other_esr.fast_local_barrier31                    */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_ADDRESS 0x1f8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BYTE_ADDRESS 0x1f8ul
/* Register: etsoc_shire_other_esr.mtime_local_target                      */
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_ADDRESS 0x218ul
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_BYTE_ADDRESS 0x218ul
/* Register: etsoc_shire_other_esr.shire_power_ctrl                        */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_ADDRESS 0x220ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_BYTE_ADDRESS 0x220ul
/* Register: etsoc_shire_other_esr.power_ctrl_neigh_nsleepin               */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_ADDRESS 0x228ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_ADDRESS 0x228ul
/* Register: etsoc_shire_other_esr.power_ctrl_neigh_isolation              */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_ADDRESS 0x230ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_BYTE_ADDRESS 0x230ul
/* Register: etsoc_shire_other_esr.power_ctrl_neigh_nsleepout              */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_ADDRESS 0x238ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_ADDRESS 0x238ul
/* Register: etsoc_shire_other_esr.thread0_disable                         */
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_ADDRESS 0x240ul
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_BYTE_ADDRESS 0x240ul
/* Register: etsoc_shire_other_esr.shire_error_log                         */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_ADDRESS 0x248ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_BYTE_ADDRESS 0x248ul
/* Register: etsoc_shire_other_esr.shire_pll_auto_config                   */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ADDRESS 0x250ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_BYTE_ADDRESS 0x250ul
/* Register: etsoc_shire_other_esr.shire_pll_config_data_0                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_ADDRESS 0x258ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_BYTE_ADDRESS 0x258ul
/* Register: etsoc_shire_other_esr.shire_pll_config_data_1                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_ADDRESS 0x260ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_BYTE_ADDRESS 0x260ul
/* Register: etsoc_shire_other_esr.shire_pll_config_data_2                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_ADDRESS 0x268ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_BYTE_ADDRESS 0x268ul
/* Register: etsoc_shire_other_esr.shire_pll_config_data_3                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_ADDRESS 0x270ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_BYTE_ADDRESS 0x270ul
/* Register: etsoc_shire_other_esr.shire_pll_read_data                     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_ADDRESS 0x288ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BYTE_ADDRESS 0x288ul
/* Register: etsoc_shire_other_esr.shire_coop_mode                         */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_ADDRESS 0x290ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_BYTE_ADDRESS 0x290ul
/* Register: etsoc_shire_other_esr.shire_ctrl_clockmux                     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_ADDRESS 0x298ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_BYTE_ADDRESS 0x298ul
/* Register: etsoc_shire_other_esr.shire_cache_ram_cfg1                    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_ADDRESS 0x2a0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_BYTE_ADDRESS 0x2a0ul
/* Register: etsoc_shire_other_esr.shire_cache_ram_cfg2                    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_ADDRESS 0x2a8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_BYTE_ADDRESS 0x2a8ul
/* Register: etsoc_shire_other_esr.shire_cache_ram_cfg3                    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_ADDRESS 0x2b0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_BYTE_ADDRESS 0x2b0ul
/* Register: etsoc_shire_other_esr.shire_cache_ram_cfg4                    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_ADDRESS 0x2b8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_BYTE_ADDRESS 0x2b8ul
/* Register: etsoc_shire_other_esr.shire_noc_interrupt_status              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_ADDRESS 0x2c0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_BYTE_ADDRESS 0x2c0ul
/* Register: etsoc_shire_other_esr.shire_dll_auto_config                   */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ADDRESS 0x2c8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_BYTE_ADDRESS 0x2c8ul
/* Register: etsoc_shire_other_esr.shire_dll_config_data_0                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_ADDRESS 0x2d0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_BYTE_ADDRESS 0x2d0ul
/* Register: etsoc_shire_other_esr.shire_dll_config_data_1                 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_ADDRESS 0x2d8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_BYTE_ADDRESS 0x2d8ul
/* Register: etsoc_shire_other_esr.shire_dll_read_data                     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_ADDRESS 0x2e0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BYTE_ADDRESS 0x2e0ul
/* Register: etsoc_shire_other_esr.uc_config                               */
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_ADDRESS 0x2e8ul
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_BYTE_ADDRESS 0x2e8ul
/* Register: etsoc_shire_other_esr.icache_uprefetch                        */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_ADDRESS 0x2f8ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_BYTE_ADDRESS 0x2f8ul
/* Register: etsoc_shire_other_esr.icache_sprefetch                        */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_ADDRESS 0x300ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_BYTE_ADDRESS 0x300ul
/* Register: etsoc_shire_other_esr.icache_mprefetch                        */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_ADDRESS 0x308ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_BYTE_ADDRESS 0x308ul
/* Register: etsoc_shire_other_esr.clk_gate_ctrl                           */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_ADDRESS 0x310ul
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_BYTE_ADDRESS 0x310ul
/* Register: etsoc_shire_other_esr.shire_channel_eco_ctl                   */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_ADDRESS 0x340ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_BYTE_ADDRESS 0x340ul
/* Register: etsoc_shire_other_esr.esr_clk_dly_ctl                         */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_ADDRESS 0x348ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_BYTE_ADDRESS 0x348ul
/* Register: etsoc_shire_other_esr.esr_dll_dly_est_ctl                     */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ADDRESS 0x350ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_BYTE_ADDRESS 0x350ul
/* Register: etsoc_shire_other_esr.esr_dll_dly_est_sts                     */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_ADDRESS 0x358ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_BYTE_ADDRESS 0x358ul
/* Register: etsoc_shire_other_esr.and_or_treeL1                           */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ADDRESS 0x1ff80ul
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_BYTE_ADDRESS 0x1ff80ul
/* Register: etsoc_shire_other_esr.tbox_rbox_dbg_rc                        */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_ADDRESS 0x1ff88ul
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_BYTE_ADDRESS 0x1ff88ul
/* Register: etsoc_shire_other_esr.debug_clk_gate_ctrl                     */
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_ADDRESS 0x1ffa0ul
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_BYTE_ADDRESS 0x1ffa0ul
/* Register: etsoc_shire_other_esr.UC_Broadcast_Data                       */
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_ADDRESS 0x1fff0ul
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_BYTE_ADDRESS 0x1fff0ul
/* Register: etsoc_shire_other_esr.UC_Broadcast_Ctrl                       */
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_ADDRESS 0x1fff8ul
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_BYTE_ADDRESS 0x1fff8ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: etsoc_shire_other_esr                                  */
/* Addressmap template: etsoc_shire_other_esr                              */
#define ETSOC_SHIRE_OTHER_ESR_SIZE 0x20000ul
#define ETSOC_SHIRE_OTHER_ESR_BYTE_SIZE 0x20000ul
/* Register member: etsoc_shire_other_esr.minion_feature                   */
/* Register type referenced: etsoc_shire_other_esr::minion_feature         */
/* Register template referenced: etsoc_shire_other_esr::minion_feature     */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_OFFSET 0x0ul
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_BYTE_OFFSET 0x0ul
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_RESET_MASK 0xffffffffffffffc0ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_WRITE_MASK 0x000000000000003full
/* Register member: etsoc_shire_other_esr.shire_config                     */
/* Register type referenced: etsoc_shire_other_esr::shire_config           */
/* Register template referenced: etsoc_shire_other_esr::shire_config       */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_OFFSET 0x8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_BYTE_OFFSET 0x8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RESET_VALUE 0x000000000392a000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RESET_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_WRITE_MASK 0x0000000003ffe0ffull
/* Register member: etsoc_shire_other_esr.thread1_disable                  */
/* Register type referenced: etsoc_shire_other_esr::thread1_disable        */
/* Register template referenced: etsoc_shire_other_esr::thread1_disable    */
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_OFFSET 0x10ul
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_BYTE_OFFSET 0x10ul
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.shire_cache_build_config         */
/* Register type referenced: etsoc_shire_other_esr::shire_cache_build_config */
/* Register template referenced: etsoc_shire_other_esr::shire_cache_build_config */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_OFFSET 0x18ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_BYTE_OFFSET 0x18ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.shire_cache_revision_id          */
/* Register type referenced: etsoc_shire_other_esr::shire_cache_revision_id */
/* Register template referenced: etsoc_shire_other_esr::shire_cache_revision_id */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_OFFSET 0x20ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_BYTE_OFFSET 0x20ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_RESET_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.ipi_redirect_mask                */
/* Register type referenced: etsoc_shire_other_esr::ipi_redirect_mask      */
/* Register template referenced: etsoc_shire_other_esr::ipi_redirect_mask  */
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_OFFSET 0x80ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_BYTE_OFFSET 0x80ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_READ_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_READ_MASK 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.ipi_redirect_filter              */
/* Register type referenced: etsoc_shire_other_esr::ipi_redirect_filter    */
/* Register template referenced: etsoc_shire_other_esr::ipi_redirect_filter */
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_OFFSET 0x88ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_BYTE_OFFSET 0x88ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.ipi_trigger                      */
/* Register type referenced: etsoc_shire_other_esr::ipi_trigger            */
/* Register template referenced: etsoc_shire_other_esr::ipi_trigger        */
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_OFFSET 0x90ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_BYTE_OFFSET 0x90ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.ipi_trigger_clear                */
/* Register type referenced: etsoc_shire_other_esr::ipi_trigger_clear      */
/* Register template referenced: etsoc_shire_other_esr::ipi_trigger_clear  */
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_OFFSET 0x98ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_BYTE_OFFSET 0x98ul
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.fcc_credinc_0                    */
/* Register type referenced: etsoc_shire_other_esr::fcc_credinc_0          */
/* Register template referenced: etsoc_shire_other_esr::fcc_credinc_0      */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_OFFSET 0xc0ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_BYTE_OFFSET 0xc0ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.fcc_credinc_1                    */
/* Register type referenced: etsoc_shire_other_esr::fcc_credinc_1          */
/* Register template referenced: etsoc_shire_other_esr::fcc_credinc_1      */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_OFFSET 0xc8ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_BYTE_OFFSET 0xc8ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.fcc_credinc_2                    */
/* Register type referenced: etsoc_shire_other_esr::fcc_credinc_2          */
/* Register template referenced: etsoc_shire_other_esr::fcc_credinc_2      */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_OFFSET 0xd0ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_BYTE_OFFSET 0xd0ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.fcc_credinc_3                    */
/* Register type referenced: etsoc_shire_other_esr::fcc_credinc_3          */
/* Register template referenced: etsoc_shire_other_esr::fcc_credinc_3      */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_OFFSET 0xd8ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_BYTE_OFFSET 0xd8ul
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier0              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier0    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier0 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_OFFSET 0x100ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BYTE_OFFSET 0x100ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier1              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier1    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier1 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_OFFSET 0x108ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BYTE_OFFSET 0x108ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier2              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier2    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier2 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_OFFSET 0x110ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BYTE_OFFSET 0x110ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier3              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier3    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier3 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_OFFSET 0x118ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BYTE_OFFSET 0x118ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier4              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier4    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier4 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_OFFSET 0x120ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BYTE_OFFSET 0x120ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier5              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier5    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier5 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_OFFSET 0x128ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BYTE_OFFSET 0x128ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier6              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier6    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier6 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_OFFSET 0x130ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BYTE_OFFSET 0x130ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier7              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier7    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier7 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_OFFSET 0x138ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BYTE_OFFSET 0x138ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier8              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier8    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier8 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_OFFSET 0x140ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BYTE_OFFSET 0x140ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier9              */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier9    */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier9 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_OFFSET 0x148ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BYTE_OFFSET 0x148ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier10             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier10   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier10 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_OFFSET 0x150ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BYTE_OFFSET 0x150ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier11             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier11   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier11 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_OFFSET 0x158ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BYTE_OFFSET 0x158ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier12             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier12   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier12 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_OFFSET 0x160ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BYTE_OFFSET 0x160ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier13             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier13   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier13 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_OFFSET 0x168ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BYTE_OFFSET 0x168ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier14             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier14   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier14 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_OFFSET 0x170ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BYTE_OFFSET 0x170ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier15             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier15   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier15 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_OFFSET 0x178ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BYTE_OFFSET 0x178ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier16             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier16   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier16 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_OFFSET 0x180ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BYTE_OFFSET 0x180ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier17             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier17   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier17 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_OFFSET 0x188ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BYTE_OFFSET 0x188ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier18             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier18   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier18 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_OFFSET 0x190ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BYTE_OFFSET 0x190ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier19             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier19   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier19 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_OFFSET 0x198ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BYTE_OFFSET 0x198ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier20             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier20   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier20 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_OFFSET 0x1a0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BYTE_OFFSET 0x1a0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier21             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier21   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier21 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_OFFSET 0x1a8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BYTE_OFFSET 0x1a8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier22             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier22   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier22 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_OFFSET 0x1b0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BYTE_OFFSET 0x1b0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier23             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier23   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier23 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_OFFSET 0x1b8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BYTE_OFFSET 0x1b8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier24             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier24   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier24 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_OFFSET 0x1c0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BYTE_OFFSET 0x1c0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier25             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier25   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier25 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_OFFSET 0x1c8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BYTE_OFFSET 0x1c8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier26             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier26   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier26 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_OFFSET 0x1d0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BYTE_OFFSET 0x1d0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier27             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier27   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier27 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_OFFSET 0x1d8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BYTE_OFFSET 0x1d8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier28             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier28   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier28 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_OFFSET 0x1e0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BYTE_OFFSET 0x1e0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier29             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier29   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier29 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_OFFSET 0x1e8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BYTE_OFFSET 0x1e8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier30             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier30   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier30 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_OFFSET 0x1f0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BYTE_OFFSET 0x1f0ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.fast_local_barrier31             */
/* Register type referenced: etsoc_shire_other_esr::fast_local_barrier31   */
/* Register template referenced: etsoc_shire_other_esr::fast_local_barrier31 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_OFFSET 0x1f8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BYTE_OFFSET 0x1f8ul
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.mtime_local_target               */
/* Register type referenced: etsoc_shire_other_esr::mtime_local_target     */
/* Register template referenced: etsoc_shire_other_esr::mtime_local_target */
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_OFFSET 0x218ul
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_BYTE_OFFSET 0x218ul
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.shire_power_ctrl                 */
/* Register type referenced: etsoc_shire_other_esr::shire_power_ctrl       */
/* Register template referenced: etsoc_shire_other_esr::shire_power_ctrl   */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_OFFSET 0x220ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_BYTE_OFFSET 0x220ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_RESET_MASK 0xfffffffffffff000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_WRITE_MASK 0x0000000000000fffull
/* Register member: etsoc_shire_other_esr.power_ctrl_neigh_nsleepin        */
/* Register type referenced: etsoc_shire_other_esr::power_ctrl_neigh_nsleepin */
/* Register template referenced: etsoc_shire_other_esr::power_ctrl_neigh_nsleepin */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_OFFSET 0x228ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_BYTE_OFFSET 0x228ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.power_ctrl_neigh_isolation       */
/* Register type referenced: etsoc_shire_other_esr::power_ctrl_neigh_isolation */
/* Register template referenced: etsoc_shire_other_esr::power_ctrl_neigh_isolation */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_OFFSET 0x230ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_BYTE_OFFSET 0x230ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.power_ctrl_neigh_nsleepout       */
/* Register type referenced: etsoc_shire_other_esr::power_ctrl_neigh_nsleepout */
/* Register template referenced: etsoc_shire_other_esr::power_ctrl_neigh_nsleepout */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_OFFSET 0x238ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_BYTE_OFFSET 0x238ul
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.thread0_disable                  */
/* Register type referenced: etsoc_shire_other_esr::thread0_disable        */
/* Register template referenced: etsoc_shire_other_esr::thread0_disable    */
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_OFFSET 0x240ul
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_BYTE_OFFSET 0x240ul
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_RESET_MASK 0xffffffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_shire_other_esr.shire_error_log                  */
/* Register type referenced: etsoc_shire_other_esr::shire_error_log        */
/* Register template referenced: etsoc_shire_other_esr::shire_error_log    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_OFFSET 0x248ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_BYTE_OFFSET 0x248ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.shire_pll_auto_config            */
/* Register type referenced: etsoc_shire_other_esr::shire_pll_auto_config  */
/* Register template referenced: etsoc_shire_other_esr::shire_pll_auto_config */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_OFFSET 0x250ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_BYTE_OFFSET 0x250ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_MASK 0xfffffffffffe0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_MASK 0x000000000001ffffull
/* Register member: etsoc_shire_other_esr.shire_pll_config_data_0          */
/* Register type referenced: etsoc_shire_other_esr::shire_pll_config_data_0 */
/* Register template referenced: etsoc_shire_other_esr::shire_pll_config_data_0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_OFFSET 0x258ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_BYTE_OFFSET 0x258ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_pll_config_data_1          */
/* Register type referenced: etsoc_shire_other_esr::shire_pll_config_data_1 */
/* Register template referenced: etsoc_shire_other_esr::shire_pll_config_data_1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_OFFSET 0x260ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_BYTE_OFFSET 0x260ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_pll_config_data_2          */
/* Register type referenced: etsoc_shire_other_esr::shire_pll_config_data_2 */
/* Register template referenced: etsoc_shire_other_esr::shire_pll_config_data_2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_OFFSET 0x268ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_BYTE_OFFSET 0x268ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_pll_config_data_3          */
/* Register type referenced: etsoc_shire_other_esr::shire_pll_config_data_3 */
/* Register template referenced: etsoc_shire_other_esr::shire_pll_config_data_3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_OFFSET 0x270ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_BYTE_OFFSET 0x270ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_pll_read_data              */
/* Register type referenced: etsoc_shire_other_esr::shire_pll_read_data    */
/* Register template referenced: etsoc_shire_other_esr::shire_pll_read_data */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_OFFSET 0x288ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BYTE_OFFSET 0x288ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_RESET_MASK 0xfffffffffffc0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.shire_coop_mode                  */
/* Register type referenced: etsoc_shire_other_esr::shire_coop_mode        */
/* Register template referenced: etsoc_shire_other_esr::shire_coop_mode    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_OFFSET 0x290ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_BYTE_OFFSET 0x290ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_RESET_MASK 0xfffffffffffffffeull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_WRITE_MASK 0x0000000000000001ull
/* Register member: etsoc_shire_other_esr.shire_ctrl_clockmux              */
/* Register type referenced: etsoc_shire_other_esr::shire_ctrl_clockmux    */
/* Register template referenced: etsoc_shire_other_esr::shire_ctrl_clockmux */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_OFFSET 0x298ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_BYTE_OFFSET 0x298ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_RESET_MASK 0xfffffffffffffff0ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_WRITE_MASK 0x000000000000000full
/* Register member: etsoc_shire_other_esr.shire_cache_ram_cfg1             */
/* Register type referenced: etsoc_shire_other_esr::shire_cache_ram_cfg1   */
/* Register template referenced: etsoc_shire_other_esr::shire_cache_ram_cfg1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_OFFSET 0x2a0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_BYTE_OFFSET 0x2a0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_RESET_MASK 0xfffffff000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_WRITE_MASK 0x0000000fffffffffull
/* Register member: etsoc_shire_other_esr.shire_cache_ram_cfg2             */
/* Register type referenced: etsoc_shire_other_esr::shire_cache_ram_cfg2   */
/* Register template referenced: etsoc_shire_other_esr::shire_cache_ram_cfg2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_OFFSET 0x2a8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_BYTE_OFFSET 0x2a8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_RESET_MASK 0xfffffffffffc0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_WRITE_MASK 0x000000000003ffffull
/* Register member: etsoc_shire_other_esr.shire_cache_ram_cfg3             */
/* Register type referenced: etsoc_shire_other_esr::shire_cache_ram_cfg3   */
/* Register template referenced: etsoc_shire_other_esr::shire_cache_ram_cfg3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_OFFSET 0x2b0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_BYTE_OFFSET 0x2b0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_cache_ram_cfg4             */
/* Register type referenced: etsoc_shire_other_esr::shire_cache_ram_cfg4   */
/* Register template referenced: etsoc_shire_other_esr::shire_cache_ram_cfg4 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_OFFSET 0x2b8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_BYTE_OFFSET 0x2b8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_RESET_MASK 0xffc0000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_WRITE_MASK 0x003fffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_noc_interrupt_status       */
/* Register type referenced: etsoc_shire_other_esr::shire_noc_interrupt_status */
/* Register template referenced: etsoc_shire_other_esr::shire_noc_interrupt_status */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_OFFSET 0x2c0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_BYTE_OFFSET 0x2c0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_RESET_MASK 0xffffffffffe00000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.shire_dll_auto_config            */
/* Register type referenced: etsoc_shire_other_esr::shire_dll_auto_config  */
/* Register template referenced: etsoc_shire_other_esr::shire_dll_auto_config */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_OFFSET 0x2c8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_BYTE_OFFSET 0x2c8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_MASK 0xffffffffffffc000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_MASK 0x0000000000003fffull
/* Register member: etsoc_shire_other_esr.shire_dll_config_data_0          */
/* Register type referenced: etsoc_shire_other_esr::shire_dll_config_data_0 */
/* Register template referenced: etsoc_shire_other_esr::shire_dll_config_data_0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_OFFSET 0x2d0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_BYTE_OFFSET 0x2d0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_dll_config_data_1          */
/* Register type referenced: etsoc_shire_other_esr::shire_dll_config_data_1 */
/* Register template referenced: etsoc_shire_other_esr::shire_dll_config_data_1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_OFFSET 0x2d8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_BYTE_OFFSET 0x2d8ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.shire_dll_read_data              */
/* Register type referenced: etsoc_shire_other_esr::shire_dll_read_data    */
/* Register template referenced: etsoc_shire_other_esr::shire_dll_read_data */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_OFFSET 0x2e0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BYTE_OFFSET 0x2e0ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_RESET_MASK 0xfffffffffffc0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.uc_config                        */
/* Register type referenced: etsoc_shire_other_esr::uc_config              */
/* Register template referenced: etsoc_shire_other_esr::uc_config          */
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_OFFSET 0x2e8ul
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_BYTE_OFFSET 0x2e8ul
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_RESET_MASK 0xfffffffffffffffeull
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_WRITE_MASK 0x0000000000000001ull
/* Register member: etsoc_shire_other_esr.icache_uprefetch                 */
/* Register type referenced: etsoc_shire_other_esr::icache_uprefetch       */
/* Register template referenced: etsoc_shire_other_esr::icache_uprefetch   */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_OFFSET 0x2f8ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_BYTE_OFFSET 0x2f8ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_RESET_MASK 0xfff0000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_WRITE_MASK 0x000fffffffffffffull
/* Register member: etsoc_shire_other_esr.icache_sprefetch                 */
/* Register type referenced: etsoc_shire_other_esr::icache_sprefetch       */
/* Register template referenced: etsoc_shire_other_esr::icache_sprefetch   */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_OFFSET 0x300ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_BYTE_OFFSET 0x300ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_RESET_MASK 0xfff0000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_WRITE_MASK 0x000fffffffffffffull
/* Register member: etsoc_shire_other_esr.icache_mprefetch                 */
/* Register type referenced: etsoc_shire_other_esr::icache_mprefetch       */
/* Register template referenced: etsoc_shire_other_esr::icache_mprefetch   */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_OFFSET 0x308ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_BYTE_OFFSET 0x308ul
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_RESET_MASK 0xfff0000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_WRITE_MASK 0x000fffffffffffffull
/* Register member: etsoc_shire_other_esr.clk_gate_ctrl                    */
/* Register type referenced: etsoc_shire_other_esr::clk_gate_ctrl          */
/* Register template referenced: etsoc_shire_other_esr::clk_gate_ctrl      */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_OFFSET 0x310ul
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_BYTE_OFFSET 0x310ul
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_RESET_MASK 0xfffffffffffff800ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_WRITE_MASK 0x00000000000007ffull
/* Register member: etsoc_shire_other_esr.shire_channel_eco_ctl            */
/* Register type referenced: etsoc_shire_other_esr::shire_channel_eco_ctl  */
/* Register template referenced: etsoc_shire_other_esr::shire_channel_eco_ctl */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_OFFSET 0x340ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_BYTE_OFFSET 0x340ul
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_RESET_MASK 0xffffffffffffff00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_WRITE_MASK 0x00000000000000ffull
/* Register member: etsoc_shire_other_esr.esr_clk_dly_ctl                  */
/* Register type referenced: etsoc_shire_other_esr::esr_clk_dly_ctl        */
/* Register template referenced: etsoc_shire_other_esr::esr_clk_dly_ctl    */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_OFFSET 0x348ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_BYTE_OFFSET 0x348ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_RESET_MASK 0xfffffff000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_WRITE_MASK 0x0000000fffffffffull
/* Register member: etsoc_shire_other_esr.esr_dll_dly_est_ctl              */
/* Register type referenced: etsoc_shire_other_esr::esr_dll_dly_est_ctl    */
/* Register template referenced: etsoc_shire_other_esr::esr_dll_dly_est_ctl */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_OFFSET 0x350ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_BYTE_OFFSET 0x350ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_RESET_MASK 0xfffffffffffff800ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_WRITE_MASK 0x00000000000007ffull
/* Register member: etsoc_shire_other_esr.esr_dll_dly_est_sts              */
/* Register type referenced: etsoc_shire_other_esr::esr_dll_dly_est_sts    */
/* Register template referenced: etsoc_shire_other_esr::esr_dll_dly_est_sts */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_OFFSET 0x358ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_BYTE_OFFSET 0x358ul
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_RESET_MASK 0xfffffff000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_WRITE_MASK 0x0000000fffffffffull
/* Register member: etsoc_shire_other_esr.and_or_treeL1                    */
/* Register type referenced: etsoc_shire_other_esr::and_or_treeL1          */
/* Register template referenced: etsoc_shire_other_esr::and_or_treeL1      */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_OFFSET 0x1ff80ul
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_BYTE_OFFSET 0x1ff80ul
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_RESET_MASK 0xfffffffffffff800ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_other_esr.tbox_rbox_dbg_rc                 */
/* Register type referenced: etsoc_shire_other_esr::tbox_rbox_dbg_rc       */
/* Register template referenced: etsoc_shire_other_esr::tbox_rbox_dbg_rc   */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_OFFSET 0x1ff88ul
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_BYTE_OFFSET 0x1ff88ul
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_WRITE_MASK 0x000000000000ffffull
/* Register member: etsoc_shire_other_esr.debug_clk_gate_ctrl              */
/* Register type referenced: etsoc_shire_other_esr::debug_clk_gate_ctrl    */
/* Register template referenced: etsoc_shire_other_esr::debug_clk_gate_ctrl */
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_OFFSET 0x1ffa0ul
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_BYTE_OFFSET 0x1ffa0ul
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.UC_Broadcast_Data                */
/* Register type referenced: etsoc_shire_other_esr::UC_Broadcast_Data      */
/* Register template referenced: etsoc_shire_other_esr::UC_Broadcast_Data  */
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_OFFSET 0x1fff0ul
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_BYTE_OFFSET 0x1fff0ul
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_RESET_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_other_esr.UC_Broadcast_Ctrl                */
/* Register type referenced: etsoc_shire_other_esr::UC_Broadcast_Ctrl      */
/* Register template referenced: etsoc_shire_other_esr::UC_Broadcast_Ctrl  */
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_OFFSET 0x1fff8ul
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_BYTE_OFFSET 0x1fff8ul
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_RESET_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_WRITE_MASK 0x07ffffffffffffffull

/* Register type: etsoc_shire_other_esr::minion_feature                    */
/* Register template: etsoc_shire_other_esr::minion_feature                */
/* Field member: etsoc_shire_other_esr::minion_feature.disable_lock_unlock */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_LOCK_UNLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_other_esr::minion_feature.disable_multithreading */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_DISABLE_MULTITHREADING_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_other_esr::minion_feature.trap_on_u_scp       */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_SCP_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::minion_feature.trap_on_u_cacheops  */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_U_CACHEOPS_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::minion_feature.trap_on_ml          */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_ML_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::minion_feature.trap_on_gfx         */
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_MINION_FEATURE_TRAP_ON_GFX_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_config                      */
/* Register template: etsoc_shire_other_esr::shire_config                  */
/* Field member: etsoc_shire_other_esr::shire_config.tbox3_id              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_MSB 25u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_LSB 24u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_RESET 0x3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_FIELD_MASK 0x0000000003000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_GET(x) \
   ((((uint64_t)x) & 0x0000000003000000ull) >> 24)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_SET(x) \
   ((((uint64_t)x) << 24) & 0x0000000003000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX3_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x0000000003000000ull) | ((r) & 0xfffffffffcffffffull))
/* Field member: etsoc_shire_other_esr::shire_config.tbox2_id              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_MSB 23u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_LSB 22u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_RESET 0x2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_FIELD_MASK 0x0000000000c00000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_GET(x) \
   ((((uint64_t)x) & 0x0000000000c00000ull) >> 22)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000000c00000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX2_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000000c00000ull) | ((r) & 0xffffffffff3fffffull))
/* Field member: etsoc_shire_other_esr::shire_config.tbox1_id              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_MSB 21u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_LSB 20u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_RESET 0x1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_FIELD_MASK 0x0000000000300000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_GET(x) \
   ((((uint64_t)x) & 0x0000000000300000ull) >> 20)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000300000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX1_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000300000ull) | ((r) & 0xffffffffffcfffffull))
/* Field member: etsoc_shire_other_esr::shire_config.tbox0_id              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_MSB 19u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_LSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_RESET 0x0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_FIELD_MASK 0x00000000000c0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_GET(x) \
   ((((uint64_t)x) & 0x00000000000c0000ull) >> 18)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_SET(x) \
   ((((uint64_t)x) << 18) & 0x00000000000c0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX0_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x00000000000c0000ull) | ((r) & 0xfffffffffff3ffffull))
/* Field member: etsoc_shire_other_esr::shire_config.rbox_en               */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_LSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_RESET 0x1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_RBOX_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_other_esr::shire_config.tbox_en               */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_MSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_RESET 0x5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_FIELD_MASK 0x000000000001e000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_GET(x) \
   ((((uint64_t)x) & 0x000000000001e000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_SET(x) \
   ((((uint64_t)x) << 13) & 0x000000000001e000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_TBOX_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x000000000001e000ull) | ((r) & 0xfffffffffffe1fffull))
/* Field member: etsoc_shire_other_esr::shire_config.neigh_en              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_RESET 0x0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_FIELD_MASK 0x0000000000001e00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001e00ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000001e00ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_NEIGH_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000001e00ull) | ((r) & 0xffffffffffffe1ffull))
/* Field member: etsoc_shire_other_esr::shire_config.cache_en              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_RESET 0x0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_CACHE_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::shire_config.shire_id              */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_RESET 0x00u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CONFIG_SHIRE_ID_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::thread1_disable                   */
/* Register template: etsoc_shire_other_esr::thread1_disable               */
/* Field member: etsoc_shire_other_esr::thread1_disable.thread1_disable    */
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_THREAD1_DISABLE_THREAD1_DISABLE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::shire_cache_build_config          */
/* Register template: etsoc_shire_other_esr::shire_cache_build_config      */
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_l3_shires */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_LSB 56u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_FIELD_MASK 0xff00000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_GET(x) \
   ((((uint64_t)x) & 0xff00000000000000ull) >> 56)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_SET(x) \
   ((((uint64_t)x) << 56) & 0xff00000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_L3_SHIRES_MODIFY(r, x) \
   (((((uint64_t)x) << 56) & 0xff00000000000000ull) | ((r) & 0x00ffffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_reqq_depth */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_MSB 55u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_FIELD_MASK 0x00ff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x00ff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_SET(x) \
   ((((uint64_t)x) << 48) & 0x00ff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_REQQ_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x00ff000000000000ull) | ((r) & 0xff00ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_size_in_mb */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_LSB 40u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_FIELD_MASK 0x0000ff0000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_GET(x) \
   ((((uint64_t)x) & 0x0000ff0000000000ull) >> 40)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000ff0000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SIZE_IN_MB_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_banks  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_MSB 39u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_FIELD_MASK 0x000000ff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_GET(x) \
   ((((uint64_t)x) & 0x000000ff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_SET(x) \
   ((((uint64_t)x) << 32) & 0x000000ff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_BANKS_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_sub_banks */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_LSB 24u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_FIELD_MASK 0x00000000ff000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_GET(x) \
   ((((uint64_t)x) & 0x00000000ff000000ull) >> 24)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_SET(x) \
   ((((uint64_t)x) << 24) & 0x00000000ff000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SUB_BANKS_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_ways   */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_MSB 23u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_FIELD_MASK 0x0000000000ff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_GET(x) \
   ((((uint64_t)x) & 0x0000000000ff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000ff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_WAYS_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_build_config.sc_sets_per_sub_bank */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_BUILD_CONFIG_SC_SETS_PER_SUB_BANK_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_cache_revision_id           */
/* Register template: etsoc_shire_other_esr::shire_cache_revision_id       */
/* Field member: etsoc_shire_other_esr::shire_cache_revision_id.sc_id      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_LSB 40u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_FIELD_MASK 0x0000ff0000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_GET(x) \
   ((((uint64_t)x) & 0x0000ff0000000000ull) >> 40)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000ff0000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_revision_id.sc_phy_id  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_MSB 39u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_FIELD_MASK 0x000000ff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_GET(x) \
   ((((uint64_t)x) & 0x000000ff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_SET(x) \
   ((((uint64_t)x) << 32) & 0x000000ff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_PHY_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_revision_id.sc_revision_id_bank_3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_LSB 24u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_FIELD_MASK 0x00000000ff000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_GET(x) \
   ((((uint64_t)x) & 0x00000000ff000000ull) >> 24)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_SET(x) \
   ((((uint64_t)x) << 24) & 0x00000000ff000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_3_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_revision_id.sc_revision_id_bank_2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_MSB 23u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_FIELD_MASK 0x0000000000ff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_GET(x) \
   ((((uint64_t)x) & 0x0000000000ff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000ff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_2_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_revision_id.sc_revision_id_bank_1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_FIELD_MASK 0x000000000000ff00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_GET(x) \
   ((((uint64_t)x) & 0x000000000000ff00ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_SET(x) \
   ((((uint64_t)x) << 8) & 0x000000000000ff00ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_1_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: etsoc_shire_other_esr::shire_cache_revision_id.sc_revision_id_bank_0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_REVISION_ID_SC_REVISION_ID_BANK_0_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::ipi_redirect_mask                 */
/* Register template: etsoc_shire_other_esr::ipi_redirect_mask             */
/* Field member: etsoc_shire_other_esr::ipi_redirect_mask.ipi_redirect_mask */
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_READ_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_MASK_IPI_REDIRECT_MASK_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::ipi_redirect_filter               */
/* Register template: etsoc_shire_other_esr::ipi_redirect_filter           */
/* Field member: etsoc_shire_other_esr::ipi_redirect_filter.ipi_redirect_filter */
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_REDIRECT_FILTER_IPI_REDIRECT_FILTER_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::ipi_trigger                       */
/* Register template: etsoc_shire_other_esr::ipi_trigger                   */
/* Field member: etsoc_shire_other_esr::ipi_trigger.ipi_trigger            */
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_IPI_TRIGGER_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::ipi_trigger_clear                 */
/* Register template: etsoc_shire_other_esr::ipi_trigger_clear             */
/* Field member: etsoc_shire_other_esr::ipi_trigger_clear.ipi_trigger_clear */
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_IPI_TRIGGER_CLEAR_IPI_TRIGGER_CLEAR_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::fcc_credinc_0                     */
/* Register template: etsoc_shire_other_esr::fcc_credinc_0                 */
/* Field member: etsoc_shire_other_esr::fcc_credinc_0.fcc_credinc_0        */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_0_FCC_CREDINC_0_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::fcc_credinc_1                     */
/* Register template: etsoc_shire_other_esr::fcc_credinc_1                 */
/* Field member: etsoc_shire_other_esr::fcc_credinc_1.fcc_credinc_1        */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_1_FCC_CREDINC_1_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::fcc_credinc_2                     */
/* Register template: etsoc_shire_other_esr::fcc_credinc_2                 */
/* Field member: etsoc_shire_other_esr::fcc_credinc_2.fcc_credinc_2        */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_2_FCC_CREDINC_2_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::fcc_credinc_3                     */
/* Register template: etsoc_shire_other_esr::fcc_credinc_3                 */
/* Field member: etsoc_shire_other_esr::fcc_credinc_3.fcc_credinc_3        */
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_FCC_CREDINC_3_FCC_CREDINC_3_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier0               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier0           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier0.barrier_count_0 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER0_BARRIER_COUNT_0_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier1               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier1           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier1.barrier_count_1 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER1_BARRIER_COUNT_1_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier2               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier2           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier2.barrier_count_2 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER2_BARRIER_COUNT_2_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier3               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier3           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier3.barrier_count_3 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER3_BARRIER_COUNT_3_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier4               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier4           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier4.barrier_count_4 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER4_BARRIER_COUNT_4_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier5               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier5           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier5.barrier_count_5 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER5_BARRIER_COUNT_5_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier6               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier6           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier6.barrier_count_6 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER6_BARRIER_COUNT_6_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier7               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier7           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier7.barrier_count_7 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER7_BARRIER_COUNT_7_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier8               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier8           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier8.barrier_count_8 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER8_BARRIER_COUNT_8_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier9               */
/* Register template: etsoc_shire_other_esr::fast_local_barrier9           */
/* Field member: etsoc_shire_other_esr::fast_local_barrier9.barrier_count_9 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER9_BARRIER_COUNT_9_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier10              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier10          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier10.barrier_count_10 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER10_BARRIER_COUNT_10_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier11              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier11          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier11.barrier_count_11 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER11_BARRIER_COUNT_11_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier12              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier12          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier12.barrier_count_12 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER12_BARRIER_COUNT_12_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier13              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier13          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier13.barrier_count_13 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER13_BARRIER_COUNT_13_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier14              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier14          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier14.barrier_count_14 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER14_BARRIER_COUNT_14_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier15              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier15          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier15.barrier_count_15 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER15_BARRIER_COUNT_15_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier16              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier16          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier16.barrier_count_16 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER16_BARRIER_COUNT_16_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier17              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier17          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier17.barrier_count_17 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER17_BARRIER_COUNT_17_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier18              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier18          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier18.barrier_count_18 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER18_BARRIER_COUNT_18_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier19              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier19          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier19.barrier_count_19 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER19_BARRIER_COUNT_19_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier20              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier20          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier20.barrier_count_20 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER20_BARRIER_COUNT_20_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier21              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier21          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier21.barrier_count_21 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER21_BARRIER_COUNT_21_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier22              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier22          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier22.barrier_count_22 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER22_BARRIER_COUNT_22_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier23              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier23          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier23.barrier_count_23 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER23_BARRIER_COUNT_23_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier24              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier24          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier24.barrier_count_24 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER24_BARRIER_COUNT_24_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier25              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier25          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier25.barrier_count_25 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER25_BARRIER_COUNT_25_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier26              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier26          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier26.barrier_count_26 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER26_BARRIER_COUNT_26_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier27              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier27          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier27.barrier_count_27 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER27_BARRIER_COUNT_27_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier28              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier28          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier28.barrier_count_28 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER28_BARRIER_COUNT_28_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier29              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier29          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier29.barrier_count_29 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER29_BARRIER_COUNT_29_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier30              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier30          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier30.barrier_count_30 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER30_BARRIER_COUNT_30_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::fast_local_barrier31              */
/* Register template: etsoc_shire_other_esr::fast_local_barrier31          */
/* Field member: etsoc_shire_other_esr::fast_local_barrier31.barrier_count_31 */
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_FAST_LOCAL_BARRIER31_BARRIER_COUNT_31_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::mtime_local_target                */
/* Register template: etsoc_shire_other_esr::mtime_local_target            */
/* Field member: etsoc_shire_other_esr::mtime_local_target.mtime_local_target */
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_MTIME_LOCAL_TARGET_MTIME_LOCAL_TARGET_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::shire_power_ctrl                  */
/* Register template: etsoc_shire_other_esr::shire_power_ctrl              */
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_nsleep_neigh3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_MSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_LSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_FIELD_MASK 0x0000000000000800ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH3_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_nsleep_neigh2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH2_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_nsleep_neigh1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH1_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_nsleep_neigh0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_NSLEEP_NEIGH0_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_iso_neigh3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_FIELD_MASK 0x0000000000000080ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH3_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_iso_neigh2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH2_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_iso_neigh1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH1_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_iso_neigh0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ISO_NEIGH0_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_on_off_neigh3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH3_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_on_off_neigh2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH2_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_on_off_neigh1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH1_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::shire_power_ctrl.shire_power_ctrl_on_off_neigh0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_POWER_CTRL_SHIRE_POWER_CTRL_ON_OFF_NEIGH0_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::power_ctrl_neigh_nsleepin         */
/* Register template: etsoc_shire_other_esr::power_ctrl_neigh_nsleepin     */
/* Field member: etsoc_shire_other_esr::power_ctrl_neigh_nsleepin.power_ctrl_neigh_nsleepin */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPIN_POWER_CTRL_NEIGH_NSLEEPIN_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::power_ctrl_neigh_isolation        */
/* Register template: etsoc_shire_other_esr::power_ctrl_neigh_isolation    */
/* Field member: etsoc_shire_other_esr::power_ctrl_neigh_isolation.power_ctrl_neigh_isolation */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_ISOLATION_POWER_CTRL_NEIGH_ISOLATION_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::power_ctrl_neigh_nsleepout        */
/* Register template: etsoc_shire_other_esr::power_ctrl_neigh_nsleepout    */
/* Field member: etsoc_shire_other_esr::power_ctrl_neigh_nsleepout.power_ctrl_neigh_nsleepout */
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_POWER_CTRL_NEIGH_NSLEEPOUT_POWER_CTRL_NEIGH_NSLEEPOUT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::thread0_disable                   */
/* Register template: etsoc_shire_other_esr::thread0_disable               */
/* Field member: etsoc_shire_other_esr::thread0_disable.thread0_disable    */
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_WIDTH 32u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_THREAD0_DISABLE_THREAD0_DISABLE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_other_esr::shire_error_log                   */
/* Register template: etsoc_shire_other_esr::shire_error_log               */
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_logged3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_FIELD_MASK 0x0000000000008000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED3_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_logged2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_LSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED2_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_logged1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED1_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_logged0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_LSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_FIELD_MASK 0x0000000000001000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_LOGGED0_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_logged3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_MSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_LSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_FIELD_MASK 0x0000000000000800ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED3_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_logged2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED2_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_logged1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED1_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_logged0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_LOGGED0_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_detected3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_FIELD_MASK 0x0000000000000080ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED3_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_detected2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED2_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_detected1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED1_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_other_esr::shire_error_log.neigh_sc_err_detected0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_NEIGH_SC_ERR_DETECTED0_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_detected3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED3_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_detected2 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED2_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_detected1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED1_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::shire_error_log.sc_bank_err_detected0 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_ERROR_LOG_SC_BANK_ERR_DETECTED0_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_pll_auto_config             */
/* Register template: etsoc_shire_other_esr::shire_pll_auto_config         */
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.pclk_sel     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_MSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_FIELD_MASK 0x0000000000018000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_GET(x) \
   ((((uint64_t)x) & 0x0000000000018000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000018000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_PCLK_SEL_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000018000ull) | ((r) & 0xfffffffffffe7fffull))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.lock_reset_disable */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_LSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.reg_num      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_FIELD_MASK 0x0000000000003c00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_GET(x) \
   ((((uint64_t)x) & 0x0000000000003c00ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000003c00ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_NUM_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000003c00ull) | ((r) & 0xffffffffffffc3ffull))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.reg_first    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_FIELD_MASK 0x00000000000003f0ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_GET(x) \
   ((((uint64_t)x) & 0x00000000000003f0ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000003f0ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_REG_FIRST_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000003f0ull) | ((r) & 0xfffffffffffffc0full))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.write        */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.run          */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RUN_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.enable       */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::shire_pll_auto_config.reset        */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_AUTO_CONFIG_RESET_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_pll_config_data_0           */
/* Register template: etsoc_shire_other_esr::shire_pll_config_data_0       */
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_0.data3      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_FIELD_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_GET(x) \
   ((((uint64_t)x) & 0xffff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_SET(x) \
   ((((uint64_t)x) << 48) & 0xffff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA3_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_0.data2      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA2_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_0.data1      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_GET(x) \
   ((((uint64_t)x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA1_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_0.data0      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_0_DATA0_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_pll_config_data_1           */
/* Register template: etsoc_shire_other_esr::shire_pll_config_data_1       */
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_1.data7      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_FIELD_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_GET(x) \
   ((((uint64_t)x) & 0xffff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_SET(x) \
   ((((uint64_t)x) << 48) & 0xffff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA7_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_1.data6      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA6_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_1.data5      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_GET(x) \
   ((((uint64_t)x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA5_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_1.data4      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_1_DATA4_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_pll_config_data_2           */
/* Register template: etsoc_shire_other_esr::shire_pll_config_data_2       */
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_2.data11     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_FIELD_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_GET(x) \
   ((((uint64_t)x) & 0xffff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_SET(x) \
   ((((uint64_t)x) << 48) & 0xffff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA11_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_2.data10     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA10_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_2.data9      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_GET(x) \
   ((((uint64_t)x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA9_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_2.data8      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_2_DATA8_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_pll_config_data_3           */
/* Register template: etsoc_shire_other_esr::shire_pll_config_data_3       */
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_3.data15     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_FIELD_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_GET(x) \
   ((((uint64_t)x) & 0xffff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_SET(x) \
   ((((uint64_t)x) << 48) & 0xffff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA15_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_3.data14     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA14_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_3.data13     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_GET(x) \
   ((((uint64_t)x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA13_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_config_data_3.data12     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_CONFIG_DATA_3_DATA12_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_pll_read_data               */
/* Register template: etsoc_shire_other_esr::shire_pll_read_data           */
/* Field member: etsoc_shire_other_esr::shire_pll_read_data.locked         */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_LSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_LOCKED_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_read_data.busy           */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_MSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_BUSY_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_other_esr::shire_pll_read_data.read_data      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_PLL_READ_DATA_READ_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_coop_mode                   */
/* Register template: etsoc_shire_other_esr::shire_coop_mode               */
/* Field member: etsoc_shire_other_esr::shire_coop_mode.coop_mode          */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_COOP_MODE_COOP_MODE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_ctrl_clockmux               */
/* Register template: etsoc_shire_other_esr::shire_ctrl_clockmux           */
/* Field member: etsoc_shire_other_esr::shire_ctrl_clockmux.dll_muxsel     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_DLL_MUXSEL_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::shire_ctrl_clockmux.muxsel         */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_FIELD_MASK 0x0000000000000007ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_GET(x) \
   ((x) & 0x0000000000000007ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_SET(x) \
   ((x) & 0x0000000000000007ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CTRL_CLOCKMUX_MUXSEL_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: etsoc_shire_other_esr::shire_cache_ram_cfg1              */
/* Register template: etsoc_shire_other_esr::shire_cache_ram_cfg1          */
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_bc     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_MSB 35u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_LSB 33u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_FIELD_MASK 0x0000000e00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_GET(x) \
   ((((uint64_t)x) & 0x0000000e00000000ull) >> 33)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000e00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_BC_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000e00000000ull) | ((r) & 0xfffffff1ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_test_rnm */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_MSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST_RNM_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_test1  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_LSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_FIELD_MASK 0x0000000080000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_TEST1_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_wpulse */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_MSB 30u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_LSB 28u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_FIELD_MASK 0x0000000070000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_GET(x) \
   ((((uint64_t)x) & 0x0000000070000000ull) >> 28)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000070000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WPULSE_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_wa     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_MSB 27u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_LSB 25u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_FIELD_MASK 0x000000000e000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_GET(x) \
   ((((uint64_t)x) & 0x000000000e000000ull) >> 25)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_SET(x) \
   ((((uint64_t)x) << 25) & 0x000000000e000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_WA_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_ra     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_MSB 24u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_LSB 23u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_FIELD_MASK 0x0000000001800000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_GET(x) \
   ((((uint64_t)x) & 0x0000000001800000ull) >> 23)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000001800000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RA_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_rm     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_MSB 22u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_LSB 19u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_FIELD_MASK 0x0000000000780000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_GET(x) \
   ((((uint64_t)x) & 0x0000000000780000ull) >> 19)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000780000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RM_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000780000ull) | ((r) & 0xffffffffff87ffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbt_rme    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_MSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_LSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBT_RME_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_bc     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_FIELD_MASK 0x0000000000038000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_GET(x) \
   ((((uint64_t)x) & 0x0000000000038000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000038000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_BC_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000038000ull) | ((r) & 0xfffffffffffc7fffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_test_rnm */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_LSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST_RNM_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_test1  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_TEST1_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_wpulse */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_FIELD_MASK 0x0000000000001c00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_GET(x) \
   ((((uint64_t)x) & 0x0000000000001c00ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000001c00ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WPULSE_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000001c00ull) | ((r) & 0xffffffffffffe3ffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_wa     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_FIELD_MASK 0x0000000000000380ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_GET(x) \
   ((((uint64_t)x) & 0x0000000000000380ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000380ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_WA_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_ra     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_FIELD_MASK 0x0000000000000060ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_GET(x) \
   ((((uint64_t)x) & 0x0000000000000060ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000060ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RA_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000060ull) | ((r) & 0xffffffffffffff9full))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_rm     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_FIELD_MASK 0x000000000000001eull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_GET(x) \
   ((((uint64_t)x) & 0x000000000000001eull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000001eull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RM_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000001eull) | ((r) & 0xffffffffffffffe1ull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg1.sc_mbs_rme    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG1_SC_MBS_RME_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_cache_ram_cfg2              */
/* Register template: etsoc_shire_other_esr::shire_cache_ram_cfg2          */
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_bc     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_FIELD_MASK 0x0000000000038000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_GET(x) \
   ((((uint64_t)x) & 0x0000000000038000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000038000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_BC_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000038000ull) | ((r) & 0xfffffffffffc7fffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_test_rnm */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_LSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST_RNM_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_test1  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_TEST1_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_wpulse */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_FIELD_MASK 0x0000000000001c00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_GET(x) \
   ((((uint64_t)x) & 0x0000000000001c00ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000001c00ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WPULSE_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000001c00ull) | ((r) & 0xffffffffffffe3ffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_wa     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_FIELD_MASK 0x0000000000000380ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_GET(x) \
   ((((uint64_t)x) & 0x0000000000000380ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000380ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_WA_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_ra     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_FIELD_MASK 0x0000000000000060ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_GET(x) \
   ((((uint64_t)x) & 0x0000000000000060ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000060ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RA_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000060ull) | ((r) & 0xffffffffffffff9full))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_rm     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_FIELD_MASK 0x000000000000001eull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_GET(x) \
   ((((uint64_t)x) & 0x000000000000001eull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000001eull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RM_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000001eull) | ((r) & 0xffffffffffffffe1ull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg2.sc_mbd_rme    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG2_SC_MBD_RME_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_cache_ram_cfg3              */
/* Register template: etsoc_shire_other_esr::shire_cache_ram_cfg3          */
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg3.shire_cache_ram_cfg3 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG3_SHIRE_CACHE_RAM_CFG3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::shire_cache_ram_cfg4              */
/* Register template: etsoc_shire_other_esr::shire_cache_ram_cfg4          */
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_bc  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_MSB 53u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_LSB 51u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_FIELD_MASK 0x0038000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_GET(x) \
   ((((uint64_t)x) & 0x0038000000000000ull) >> 51)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_SET(x) \
   ((((uint64_t)x) << 51) & 0x0038000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_BC_MODIFY(r, x) \
   (((((uint64_t)x) << 51) & 0x0038000000000000ull) | ((r) & 0xffc7ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_test_rnm */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_MSB 50u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_LSB 50u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_FIELD_MASK 0x0004000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_GET(x) \
   ((((uint64_t)x) & 0x0004000000000000ull) >> 50)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_SET(x) \
   ((((uint64_t)x) << 50) & 0x0004000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST_RNM_MODIFY(r, x) \
   (((((uint64_t)x) << 50) & 0x0004000000000000ull) | ((r) & 0xfffbffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_test1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_MSB 49u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_LSB 49u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_FIELD_MASK 0x0002000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_GET(x) \
   ((((uint64_t)x) & 0x0002000000000000ull) >> 49)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_SET(x) \
   ((((uint64_t)x) << 49) & 0x0002000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_TEST1_MODIFY(r, x) \
   (((((uint64_t)x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_wpulse */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_MSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_LSB 46u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_FIELD_MASK 0x0001c00000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_GET(x) \
   ((((uint64_t)x) & 0x0001c00000000000ull) >> 46)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_SET(x) \
   ((((uint64_t)x) << 46) & 0x0001c00000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WPULSE_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0001c00000000000ull) | ((r) & 0xfffe3fffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_wa  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_MSB 45u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_LSB 43u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_FIELD_MASK 0x0000380000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_GET(x) \
   ((((uint64_t)x) & 0x0000380000000000ull) >> 43)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000380000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_WA_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000380000000000ull) | ((r) & 0xffffc7ffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_ra  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_MSB 42u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_LSB 41u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_FIELD_MASK 0x0000060000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_GET(x) \
   ((((uint64_t)x) & 0x0000060000000000ull) >> 41)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000060000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RA_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000060000000000ull) | ((r) & 0xfffff9ffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_1p_rm  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_MSB 40u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_LSB 37u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_FIELD_MASK 0x000001e000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_GET(x) \
   ((((uint64_t)x) & 0x000001e000000000ull) >> 37)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_SET(x) \
   ((((uint64_t)x) << 37) & 0x000001e000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_1P_RM_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x000001e000000000ull) | ((r) & 0xfffffe1fffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbt_1p_rme */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_MSB 36u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_LSB 36u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_FIELD_MASK 0x0000001000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_1P_RME_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_bc  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_MSB 35u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_LSB 33u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_FIELD_MASK 0x0000000e00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_GET(x) \
   ((((uint64_t)x) & 0x0000000e00000000ull) >> 33)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000e00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_BC_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000e00000000ull) | ((r) & 0xfffffff1ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_test_rnm */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_MSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST_RNM_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_test1 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_LSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_FIELD_MASK 0x0000000080000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_TEST1_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_wpulse */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_MSB 30u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_LSB 28u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_FIELD_MASK 0x0000000070000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_GET(x) \
   ((((uint64_t)x) & 0x0000000070000000ull) >> 28)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000070000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WPULSE_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_wa  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_MSB 27u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_LSB 25u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_FIELD_MASK 0x000000000e000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_GET(x) \
   ((((uint64_t)x) & 0x000000000e000000ull) >> 25)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_SET(x) \
   ((((uint64_t)x) << 25) & 0x000000000e000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_WA_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_ra  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_MSB 24u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_LSB 23u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_FIELD_MASK 0x0000000001800000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_GET(x) \
   ((((uint64_t)x) & 0x0000000001800000ull) >> 23)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000001800000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RA_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbr_2p_rm  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_MSB 22u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_LSB 19u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_FIELD_MASK 0x0000000000780000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_GET(x) \
   ((((uint64_t)x) & 0x0000000000780000ull) >> 19)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000780000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBR_2P_RM_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000780000ull) | ((r) & 0xffffffffff87ffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbt_2p_rme */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_MSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_LSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBT_2P_RME_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_bc     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_FIELD_MASK 0x0000000000038000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_GET(x) \
   ((((uint64_t)x) & 0x0000000000038000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000038000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_BC_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000038000ull) | ((r) & 0xfffffffffffc7fffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_test_rnm */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_LSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST_RNM_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_test1  */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_TEST1_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_wpulse */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_FIELD_MASK 0x0000000000001c00ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_GET(x) \
   ((((uint64_t)x) & 0x0000000000001c00ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000001c00ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WPULSE_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000001c00ull) | ((r) & 0xffffffffffffe3ffull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_wa     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_FIELD_MASK 0x0000000000000380ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_GET(x) \
   ((((uint64_t)x) & 0x0000000000000380ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000380ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_WA_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_ra     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_FIELD_MASK 0x0000000000000060ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_GET(x) \
   ((((uint64_t)x) & 0x0000000000000060ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000060ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RA_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000060ull) | ((r) & 0xffffffffffffff9full))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_rm     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_FIELD_MASK 0x000000000000001eull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_GET(x) \
   ((((uint64_t)x) & 0x000000000000001eull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000001eull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RM_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000001eull) | ((r) & 0xffffffffffffffe1ull))
/* Field member: etsoc_shire_other_esr::shire_cache_ram_cfg4.sc_mbi_rme    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CACHE_RAM_CFG4_SC_MBI_RME_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_noc_interrupt_status        */
/* Register template: etsoc_shire_other_esr::shire_noc_interrupt_status    */
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.dbg_noc_ns_utsoc_interrupt_defer_sho_dn */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_MSB 20u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_LSB 20u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_FIELD_MASK 0x0000000000100000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_GET(x) \
   ((((uint64_t)x) & 0x0000000000100000ull) >> 20)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000100000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_SHO_DN_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.dbg_noc_ns_utsoc_interrupt_defer_15_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_MSB 19u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_LSB 19u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_FIELD_MASK 0x0000000000080000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_DBG_NOC_NS_UTSOC_INTERRUPT_DEFER_15_9_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sib_tosys_sh0_m */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_MSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_LSB 18u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOSYS_SH0_M_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sib_tol3_sh0_m */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_LSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SIB_TOL3_SH0_M_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_sb_s */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_MSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_SB_S_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3d_s */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_FIELD_MASK 0x0000000000008000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3D_S_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3c_s */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_LSB 14u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3C_S_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3b_s */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3B_S_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l3_s */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_LSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_FIELD_MASK 0x0000000000001000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L3_S_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l2tol3d_m */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_MSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_LSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_FIELD_MASK 0x0000000000000800ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3D_M_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l2tol3c_m */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3C_M_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_sh0_l2tol3b_m */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_SH0_L2TOL3B_M_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_8_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_8_9_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_7_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_FIELD_MASK 0x0000000000000080ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_7_9_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_6_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_6_9_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_5_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_5_9_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_4_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_4_9_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_3_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_3_9_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_2_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_2_9_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_1_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_1_9_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::shire_noc_interrupt_status.noc_ns_interrupt_defer_0_9 */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_NOC_INTERRUPT_STATUS_NOC_NS_INTERRUPT_DEFER_0_9_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_dll_auto_config             */
/* Register template: etsoc_shire_other_esr::shire_dll_auto_config         */
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.dll_enable   */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_MSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_LSB 13u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_DLL_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.pclk_sel     */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_MSB 12u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_LSB 11u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_WIDTH 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_FIELD_MASK 0x0000000000001800ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_GET(x) \
   ((((uint64_t)x) & 0x0000000000001800ull) >> 11)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000001800ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_PCLK_SEL_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000001800ull) | ((r) & 0xffffffffffffe7ffull))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.lock_reset_disable */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_LOCK_RESET_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.reg_num      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_FIELD_MASK 0x0000000000000380ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_GET(x) \
   ((((uint64_t)x) & 0x0000000000000380ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000380ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_NUM_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000380ull) | ((r) & 0xfffffffffffffc7full))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.reg_first    */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_WIDTH 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_FIELD_MASK 0x0000000000000070ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000070ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000070ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_REG_FIRST_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000070ull) | ((r) & 0xffffffffffffff8full))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.write        */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.run          */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RUN_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.enable       */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::shire_dll_auto_config.reset        */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_AUTO_CONFIG_RESET_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_dll_config_data_0           */
/* Register template: etsoc_shire_other_esr::shire_dll_config_data_0       */
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_0.data3      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_FIELD_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_GET(x) \
   ((((uint64_t)x) & 0xffff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_SET(x) \
   ((((uint64_t)x) << 48) & 0xffff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA3_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_0.data2      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA2_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_0.data1      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_GET(x) \
   ((((uint64_t)x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA1_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_0.data0      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_0_DATA0_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_dll_config_data_1           */
/* Register template: etsoc_shire_other_esr::shire_dll_config_data_1       */
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_1.data7      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_FIELD_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_GET(x) \
   ((((uint64_t)x) & 0xffff000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_SET(x) \
   ((((uint64_t)x) << 48) & 0xffff000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA7_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0xffff000000000000ull) | ((r) & 0x0000ffffffffffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_1.data6      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_LSB 32u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA6_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_1.data5      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_MSB 31u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_FIELD_MASK 0x00000000ffff0000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_GET(x) \
   ((((uint64_t)x) & 0x00000000ffff0000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000ffff0000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA5_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_config_data_1.data4      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_CONFIG_DATA_1_DATA4_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::shire_dll_read_data               */
/* Register template: etsoc_shire_other_esr::shire_dll_read_data           */
/* Field member: etsoc_shire_other_esr::shire_dll_read_data.locked         */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_LSB 17u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_LOCKED_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_read_data.busy           */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_MSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_LSB 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_BUSY_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_other_esr::shire_dll_read_data.read_data      */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_WIDTH 16u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_FIELD_MASK 0x000000000000ffffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_DLL_READ_DATA_READ_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_shire_other_esr::uc_config                         */
/* Register template: etsoc_shire_other_esr::uc_config                     */
/* Field member: etsoc_shire_other_esr::uc_config.qos_dram                 */
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_UC_CONFIG_QOS_DRAM_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::icache_uprefetch                  */
/* Register template: etsoc_shire_other_esr::icache_uprefetch              */
/* Field member: etsoc_shire_other_esr::icache_uprefetch.en_umask          */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_MSB 51u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_FIELD_MASK 0x000f000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_GET(x) \
   ((((uint64_t)x) & 0x000f000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_SET(x) \
   ((((uint64_t)x) << 48) & 0x000f000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_EN_UMASK_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: etsoc_shire_other_esr::icache_uprefetch.start_uaddr       */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_WIDTH 42u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_FIELD_MASK 0x0000ffffffffffc0ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_GET(x) \
   ((((uint64_t)x) & 0x0000ffffffffffc0ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000ffffffffffc0ull)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_START_UADDR_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: etsoc_shire_other_esr::icache_uprefetch.num_ulines        */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_FIELD_MASK 0x000000000000003full
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_GET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_SET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_UPREFETCH_NUM_ULINES_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: etsoc_shire_other_esr::icache_sprefetch                  */
/* Register template: etsoc_shire_other_esr::icache_sprefetch              */
/* Field member: etsoc_shire_other_esr::icache_sprefetch.en_smask          */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_MSB 51u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_FIELD_MASK 0x000f000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_GET(x) \
   ((((uint64_t)x) & 0x000f000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_SET(x) \
   ((((uint64_t)x) << 48) & 0x000f000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_EN_SMASK_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: etsoc_shire_other_esr::icache_sprefetch.start_saddr       */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_WIDTH 42u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_FIELD_MASK 0x0000ffffffffffc0ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_GET(x) \
   ((((uint64_t)x) & 0x0000ffffffffffc0ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000ffffffffffc0ull)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_START_SADDR_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: etsoc_shire_other_esr::icache_sprefetch.num_slines        */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_FIELD_MASK 0x000000000000003full
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_GET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_SET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_SPREFETCH_NUM_SLINES_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: etsoc_shire_other_esr::icache_mprefetch                  */
/* Register template: etsoc_shire_other_esr::icache_mprefetch              */
/* Field member: etsoc_shire_other_esr::icache_mprefetch.en_mmask          */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_MSB 51u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_LSB 48u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_FIELD_MASK 0x000f000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_GET(x) \
   ((((uint64_t)x) & 0x000f000000000000ull) >> 48)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_SET(x) \
   ((((uint64_t)x) << 48) & 0x000f000000000000ull)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_EN_MMASK_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: etsoc_shire_other_esr::icache_mprefetch.start_maddr       */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_MSB 47u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_WIDTH 42u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_FIELD_MASK 0x0000ffffffffffc0ull
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_GET(x) \
   ((((uint64_t)x) & 0x0000ffffffffffc0ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000ffffffffffc0ull)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_START_MADDR_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: etsoc_shire_other_esr::icache_mprefetch.num_mlines        */
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_FIELD_MASK 0x000000000000003full
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_GET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_SET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ICACHE_MPREFETCH_NUM_MLINES_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: etsoc_shire_other_esr::clk_gate_ctrl                     */
/* Register template: etsoc_shire_other_esr::clk_gate_ctrl                 */
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.neighs_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000780ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000780ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000780ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_NEIGHS_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000780ull) | ((r) & 0xfffffffffffff87full))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_frontend_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_FRONTEND_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_rbox_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_RBOX_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_dcache_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_DCACHE_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_vputrans_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTRANS_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_vputima_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPUTIMA_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_vpulane_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_VPULANE_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::clk_gate_ctrl.min_intpipe_clock_gate_disable */
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_CLK_GATE_CTRL_MIN_INTPIPE_CLOCK_GATE_DISABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::shire_channel_eco_ctl             */
/* Register template: etsoc_shire_other_esr::shire_channel_eco_ctl         */
/* Field member: etsoc_shire_other_esr::shire_channel_eco_ctl.shire_channel_eco_ctl */
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_SHIRE_CHANNEL_ECO_CTL_SHIRE_CHANNEL_ECO_CTL_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::esr_clk_dly_ctl                   */
/* Register template: etsoc_shire_other_esr::esr_clk_dly_ctl               */
/* Field member: etsoc_shire_other_esr::esr_clk_dly_ctl.sel_taps_feedback_shire */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_MSB 35u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_LSB 30u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_FIELD_MASK 0x0000000fc0000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_GET(x) \
   ((((uint64_t)x) & 0x0000000fc0000000ull) >> 30)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000fc0000000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_SHIRE_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000fc0000000ull) | ((r) & 0xfffffff03fffffffull))
/* Field member: etsoc_shire_other_esr::esr_clk_dly_ctl.sel_taps_feedback_neigh */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_MSB 29u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_LSB 24u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_FIELD_MASK 0x000000003f000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_GET(x) \
   ((((uint64_t)x) & 0x000000003f000000ull) >> 24)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_SET(x) \
   ((((uint64_t)x) << 24) & 0x000000003f000000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_SEL_TAPS_FEEDBACK_NEIGH_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x000000003f000000ull) | ((r) & 0xffffffffc0ffffffull))
/* Field member: etsoc_shire_other_esr::esr_clk_dly_ctl.neigh_3            */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_MSB 23u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_LSB 18u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_FIELD_MASK 0x0000000000fc0000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_GET(x) \
   ((((uint64_t)x) & 0x0000000000fc0000ull) >> 18)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000fc0000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_3_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000fc0000ull) | ((r) & 0xffffffffff03ffffull))
/* Field member: etsoc_shire_other_esr::esr_clk_dly_ctl.neigh_2            */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_MSB 17u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_LSB 12u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_FIELD_MASK 0x000000000003f000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_GET(x) \
   ((((uint64_t)x) & 0x000000000003f000ull) >> 12)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000003f000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_2_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: etsoc_shire_other_esr::esr_clk_dly_ctl.neigh_1            */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_MSB 11u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_FIELD_MASK 0x0000000000000fc0ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000fc0ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000fc0ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_1_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000fc0ull) | ((r) & 0xfffffffffffff03full))
/* Field member: etsoc_shire_other_esr::esr_clk_dly_ctl.neigh_0            */
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_WIDTH 6u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_FIELD_MASK 0x000000000000003full
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_GET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_SET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_OTHER_ESR_ESR_CLK_DLY_CTL_NEIGH_0_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: etsoc_shire_other_esr::esr_dll_dly_est_ctl               */
/* Register template: etsoc_shire_other_esr::esr_dll_dly_est_ctl           */
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_ctl.enable         */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_ctl.init           */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_INIT_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_ctl.start          */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_START_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_ctl.txn            */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_CTL_TXN_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_other_esr::esr_dll_dly_est_sts               */
/* Register template: etsoc_shire_other_esr::esr_dll_dly_est_sts           */
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_3_err    */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_MSB 35u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_LSB 28u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_FIELD_MASK 0x0000000ff0000000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_GET(x) \
   ((((uint64_t)x) & 0x0000000ff0000000ull) >> 28)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000ff0000000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_ERR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000ff0000000ull) | ((r) & 0xfffffff00fffffffull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_2_err    */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_MSB 27u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_LSB 20u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_FIELD_MASK 0x000000000ff00000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_ERR_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_1_err    */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_MSB 19u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_LSB 12u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_FIELD_MASK 0x00000000000ff000ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_GET(x) \
   ((((uint64_t)x) & 0x00000000000ff000ull) >> 12)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_SET(x) \
   ((((uint64_t)x) << 12) & 0x00000000000ff000ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_ERR_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x00000000000ff000ull) | ((r) & 0xfffffffffff00fffull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_0_err    */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_MSB 11u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_WIDTH 8u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_FIELD_MASK 0x0000000000000ff0ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000ff0ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000ff0ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_ERR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000ff0ull) | ((r) & 0xfffffffffffff00full))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_3_done   */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_3_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_2_done   */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_2_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_1_done   */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_1_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::esr_dll_dly_est_sts.neigh_0_done   */
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_ESR_DLL_DLY_EST_STS_NEIGH_0_DONE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::and_or_treeL1                     */
/* Register template: etsoc_shire_other_esr::and_or_treeL1                 */
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyselected          */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYSELECTED_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyunavailable       */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYUNAVAILABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.allhavereset         */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHAVERESET_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyhavereset         */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_LSB 7u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_FIELD_MASK 0x0000000000000080ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHAVERESET_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.allresumeack         */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_MSB 6u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_LSB 6u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRESUMEACK_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyresumeack         */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_MSB 5u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_LSB 5u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRESUMEACK_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.allrunning           */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_MSB 4u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLRUNNING_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyrunning           */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_LSB 3u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYRUNNING_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.allhalted            */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_MSB 2u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_LSB 2u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ALLHALTED_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyhalted1           */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_MSB 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_LSB 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED1_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_other_esr::and_or_treeL1.anyhalted0           */
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_MSB 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_OTHER_ESR_AND_OR_TREEL1_ANYHALTED0_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_other_esr::tbox_rbox_dbg_rc                  */
/* Register template: etsoc_shire_other_esr::tbox_rbox_dbg_rc              */
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.rbox_single_step  */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_MSB 15u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_LSB 15u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_FIELD_MASK 0x0000000000008000ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_SINGLE_STEP_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.tbox_single_step  */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_MSB 14u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_LSB 11u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_FIELD_MASK 0x0000000000007800ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_GET(x) \
   ((((uint64_t)x) & 0x0000000000007800ull) >> 11)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000007800ull)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_SINGLE_STEP_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000007800ull) | ((r) & 0xffffffffffff87ffull))
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.rbox_halted       */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_MSB 10u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_LSB 10u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_HALTED_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.rbox_resume_ack   */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_MSB 9u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_LSB 9u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESUME_ACK_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.rbox_reset_ack    */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_MSB 8u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_LSB 8u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_WIDTH 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_RBOX_RESET_ACK_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.tbox_halted       */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_MSB 7u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_LSB 4u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_HALTED_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_shire_other_esr::tbox_rbox_dbg_rc.tbox_resume_ack   */
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_MSB 3u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_WIDTH 4u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_FIELD_MASK 0x000000000000000full
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_GET(x) \
   ((x) & 0x000000000000000full)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_SET(x) \
   ((x) & 0x000000000000000full)
#define ETSOC_SHIRE_OTHER_ESR_TBOX_RBOX_DBG_RC_TBOX_RESUME_ACK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: etsoc_shire_other_esr::debug_clk_gate_ctrl               */
/* Register template: etsoc_shire_other_esr::debug_clk_gate_ctrl           */
/* Field member: etsoc_shire_other_esr::debug_clk_gate_ctrl.debug_clk_gate_ctrl */
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_DEBUG_CLK_GATE_CTRL_DEBUG_CLK_GATE_CTRL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::UC_Broadcast_Data                 */
/* Register template: etsoc_shire_other_esr::UC_Broadcast_Data             */
/* Field member: etsoc_shire_other_esr::UC_Broadcast_Data.UCBroadcast_Data */
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_MSB 63u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_WIDTH 64u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_RESET 0x0000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_DATA_UCBROADCAST_DATA_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_other_esr::UC_Broadcast_Ctrl                 */
/* Register template: etsoc_shire_other_esr::UC_Broadcast_Ctrl             */
/* Field member: etsoc_shire_other_esr::UC_Broadcast_Ctrl.UCBroadcast_Ctrl */
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_MSB 58u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_LSB 0u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_WIDTH 59u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_READ_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_RESET 0x000000000000000ull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_FIELD_MASK 0x07ffffffffffffffull
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_GET(x) \
   ((x) & 0x07ffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_SET(x) \
   ((x) & 0x07ffffffffffffffull)
#define ETSOC_SHIRE_OTHER_ESR_UC_BROADCAST_CTRL_UCBROADCAST_CTRL_MODIFY(r, x) \
   (((x) & 0x07ffffffffffffffull) | ((r) & 0xf800000000000000ull))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: etsoc_shire_other_esr                           */
typedef struct {
   volatile uint64_t minion_feature; /**< Offset 0x0 (R/W) */
   volatile uint64_t shire_config; /**< Offset 0x8 (R/W) */
   volatile uint64_t thread1_disable; /**< Offset 0x10 (R/W) */
   volatile uint64_t shire_cache_build_config; /**< Offset 0x18 (R) */
   volatile uint64_t shire_cache_revision_id; /**< Offset 0x20 (R) */
   uint8_t _pad0[0x58];
   volatile uint64_t ipi_redirect_mask; /**< Offset 0x80 (W) */
   volatile uint64_t ipi_redirect_filter; /**< Offset 0x88 (R/W) */
   volatile uint64_t ipi_trigger; /**< Offset 0x90 (R/W) */
   volatile uint64_t ipi_trigger_clear; /**< Offset 0x98 (R/W) */
   uint8_t _pad1[0x20];
   volatile uint64_t fcc_credinc_0; /**< Offset 0xc0 (R/W) */
   volatile uint64_t fcc_credinc_1; /**< Offset 0xc8 (R/W) */
   volatile uint64_t fcc_credinc_2; /**< Offset 0xd0 (R/W) */
   volatile uint64_t fcc_credinc_3; /**< Offset 0xd8 (R/W) */
   uint8_t _pad2[0x20];
   volatile uint64_t fast_local_barrier0; /**< Offset 0x100 (R/W) */
   volatile uint64_t fast_local_barrier1; /**< Offset 0x108 (R/W) */
   volatile uint64_t fast_local_barrier2; /**< Offset 0x110 (R/W) */
   volatile uint64_t fast_local_barrier3; /**< Offset 0x118 (R/W) */
   volatile uint64_t fast_local_barrier4; /**< Offset 0x120 (R/W) */
   volatile uint64_t fast_local_barrier5; /**< Offset 0x128 (R/W) */
   volatile uint64_t fast_local_barrier6; /**< Offset 0x130 (R/W) */
   volatile uint64_t fast_local_barrier7; /**< Offset 0x138 (R/W) */
   volatile uint64_t fast_local_barrier8; /**< Offset 0x140 (R/W) */
   volatile uint64_t fast_local_barrier9; /**< Offset 0x148 (R/W) */
   volatile uint64_t fast_local_barrier10; /**< Offset 0x150 (R/W) */
   volatile uint64_t fast_local_barrier11; /**< Offset 0x158 (R/W) */
   volatile uint64_t fast_local_barrier12; /**< Offset 0x160 (R/W) */
   volatile uint64_t fast_local_barrier13; /**< Offset 0x168 (R/W) */
   volatile uint64_t fast_local_barrier14; /**< Offset 0x170 (R/W) */
   volatile uint64_t fast_local_barrier15; /**< Offset 0x178 (R/W) */
   volatile uint64_t fast_local_barrier16; /**< Offset 0x180 (R/W) */
   volatile uint64_t fast_local_barrier17; /**< Offset 0x188 (R/W) */
   volatile uint64_t fast_local_barrier18; /**< Offset 0x190 (R/W) */
   volatile uint64_t fast_local_barrier19; /**< Offset 0x198 (R/W) */
   volatile uint64_t fast_local_barrier20; /**< Offset 0x1a0 (R/W) */
   volatile uint64_t fast_local_barrier21; /**< Offset 0x1a8 (R/W) */
   volatile uint64_t fast_local_barrier22; /**< Offset 0x1b0 (R/W) */
   volatile uint64_t fast_local_barrier23; /**< Offset 0x1b8 (R/W) */
   volatile uint64_t fast_local_barrier24; /**< Offset 0x1c0 (R/W) */
   volatile uint64_t fast_local_barrier25; /**< Offset 0x1c8 (R/W) */
   volatile uint64_t fast_local_barrier26; /**< Offset 0x1d0 (R/W) */
   volatile uint64_t fast_local_barrier27; /**< Offset 0x1d8 (R/W) */
   volatile uint64_t fast_local_barrier28; /**< Offset 0x1e0 (R/W) */
   volatile uint64_t fast_local_barrier29; /**< Offset 0x1e8 (R/W) */
   volatile uint64_t fast_local_barrier30; /**< Offset 0x1f0 (R/W) */
   volatile uint64_t fast_local_barrier31; /**< Offset 0x1f8 (R/W) */
   uint8_t _pad3[0x18];
   volatile uint64_t mtime_local_target; /**< Offset 0x218 (R/W) */
   volatile uint64_t shire_power_ctrl; /**< Offset 0x220 (R/W) */
   volatile uint64_t power_ctrl_neigh_nsleepin; /**< Offset 0x228 (R/W) */
   volatile uint64_t power_ctrl_neigh_isolation; /**< Offset 0x230 (R/W) */
   volatile uint64_t power_ctrl_neigh_nsleepout; /**< Offset 0x238 (R) */
   volatile uint64_t thread0_disable; /**< Offset 0x240 (R/W) */
   volatile uint64_t shire_error_log; /**< Offset 0x248 (R) */
   volatile uint64_t shire_pll_auto_config; /**< Offset 0x250 (R/W) */
   volatile uint64_t shire_pll_config_data_0; /**< Offset 0x258 (R/W) */
   volatile uint64_t shire_pll_config_data_1; /**< Offset 0x260 (R/W) */
   volatile uint64_t shire_pll_config_data_2; /**< Offset 0x268 (R/W) */
   volatile uint64_t shire_pll_config_data_3; /**< Offset 0x270 (R/W) */
   uint8_t _pad4[0x10];
   volatile uint64_t shire_pll_read_data; /**< Offset 0x288 (R) */
   volatile uint64_t shire_coop_mode; /**< Offset 0x290 (R/W) */
   volatile uint64_t shire_ctrl_clockmux; /**< Offset 0x298 (R/W) */
   volatile uint64_t shire_cache_ram_cfg1; /**< Offset 0x2a0 (R/W) */
   volatile uint64_t shire_cache_ram_cfg2; /**< Offset 0x2a8 (R/W) */
   volatile uint64_t shire_cache_ram_cfg3; /**< Offset 0x2b0 (R/W) */
   volatile uint64_t shire_cache_ram_cfg4; /**< Offset 0x2b8 (R/W) */
   volatile uint64_t shire_noc_interrupt_status; /**< Offset 0x2c0 (R) */
   volatile uint64_t shire_dll_auto_config; /**< Offset 0x2c8 (R/W) */
   volatile uint64_t shire_dll_config_data_0; /**< Offset 0x2d0 (R/W) */
   volatile uint64_t shire_dll_config_data_1; /**< Offset 0x2d8 (R/W) */
   volatile uint64_t shire_dll_read_data; /**< Offset 0x2e0 (R) */
   volatile uint64_t uc_config; /**< Offset 0x2e8 (R/W) */
   uint8_t _pad5[0x8];
   volatile uint64_t icache_uprefetch; /**< Offset 0x2f8 (R/W) */
   volatile uint64_t icache_sprefetch; /**< Offset 0x300 (R/W) */
   volatile uint64_t icache_mprefetch; /**< Offset 0x308 (R/W) */
   volatile uint64_t clk_gate_ctrl; /**< Offset 0x310 (R/W) */
   uint8_t _pad6[0x28];
   volatile uint64_t shire_channel_eco_ctl; /**< Offset 0x340 (R/W) */
   volatile uint64_t esr_clk_dly_ctl; /**< Offset 0x348 (R/W) */
   volatile uint64_t esr_dll_dly_est_ctl; /**< Offset 0x350 (R/W) */
   volatile uint64_t esr_dll_dly_est_sts; /**< Offset 0x358 (R/W) */
   uint8_t _pad7[0x1fc20];
   volatile uint64_t and_or_treeL1; /**< Offset 0x1ff80 (R) */
   volatile uint64_t tbox_rbox_dbg_rc; /**< Offset 0x1ff88 (R/W) */
   uint8_t _pad8[0x10];
   volatile uint64_t debug_clk_gate_ctrl; /**< Offset 0x1ffa0 (R/W) */
   uint8_t _pad9[0x48];
   volatile uint64_t UC_Broadcast_Data; /**< Offset 0x1fff0 (R/W) */
   volatile uint64_t UC_Broadcast_Ctrl; /**< Offset 0x1fff8 (R/W) */
} Etsoc_shire_other_esr, *PTR_Etsoc_shire_other_esr;

#endif
