{"vcs1":{"timestamp_begin":1681692798.240309703, "rt":0.81, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681692799.088674340, "rt":1.01, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681692800.125761166, "rt":0.69, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681692797.944747838}
{"VCS_COMP_START_TIME": 1681692797.944747838}
{"VCS_COMP_END_TIME": 1681692801.430544831}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339636}}
{"stitch_vcselab": {"peak_mem": 222604}}
