FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-S006 (v16-6-112X) 3/20/2013}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$OUTPORT$I1$A";
%"OUTPORT"
"1","(-850,2500)","0","standard","I1";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(-50,2500)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(-450,2000)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
END.
