==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:91:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:99:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 5428 ; free virtual = 22912
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 5428 ; free virtual = 22912
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 5426 ; free virtual = 22910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 5425 ; free virtual = 22909
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (fde_ip.c:31) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.c:29) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:129:54) to (execute.c:161:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:31:51) to (execute.c:46:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 5380 ; free virtual = 22889
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 5235 ; free virtual = 22744
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.89 seconds; current allocated memory: 318.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 319.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 320.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 321.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 322.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 324.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 324.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 324.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 325.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 325.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 326.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 327.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 328.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 328.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 329.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 329.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 329.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 330.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 332.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 333.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 335.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 336.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 342.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 347.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 353.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:91:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:99:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 4409 ; free virtual = 19228
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 4409 ; free virtual = 19228
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 4407 ; free virtual = 19226
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 4406 ; free virtual = 19225
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (fde_ip.c:31) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.c:29) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:129:54) to (execute.c:161:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:31:51) to (execute.c:46:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 4384 ; free virtual = 19204
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 4240 ; free virtual = 19059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.02 seconds; current allocated memory: 318.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 318.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 318.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 319.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 320.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 321.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 321.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 322.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 324.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 324.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 324.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 325.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 325.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 326.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 328.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 328.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 328.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 329.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 329.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 329.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 330.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 332.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 334.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 335.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 336.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 342.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 347.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 353.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 10902 ; free virtual = 20447
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 10902 ; free virtual = 20447
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 10900 ; free virtual = 20445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 10899 ; free virtual = 20444
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (fde_ip.c:31) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.c:29) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 10876 ; free virtual = 20424
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.055 ; gain = 1229.770 ; free physical = 10735 ; free virtual = 20280
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.69 seconds; current allocated memory: 318.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 318.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 318.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 319.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 320.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 321.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 321.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 322.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 324.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 324.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 324.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 325.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 325.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 326.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 328.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 328.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 328.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 329.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 329.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 329.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 330.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 331.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 332.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 332.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 334.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 335.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 336.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 342.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 347.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 353.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11227 ; free virtual = 20615
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11227 ; free virtual = 20615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11225 ; free virtual = 20612
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11224 ; free virtual = 20611
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fde_ip.c:25) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11205 ; free virtual = 20593
INFO: [HLS 200-472] Inferring partial write operation for 'reg_file' (execute.c:28:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_state.reg_file' (fde_ip.c:27:39)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11066 ; free virtual = 20454
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.73 seconds; current allocated memory: 312.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 314.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 315.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'write_reg' consists of the following:	wire read on port 'result' (execute.c:25) [5]  (0 ns)
	'store' operation ('reg_file_addr_write_ln28', execute.c:28) of variable 'result_read', execute.c:25 on array 'reg_file' [18]  (3.25 ns)
	blocking operation 6.64 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 315.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 315.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 316.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 316.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 316.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 316.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 321.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 322.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 323.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 324.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 326.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 326.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 328.001 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11277 ; free virtual = 20664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11277 ; free virtual = 20664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11275 ; free virtual = 20662
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11274 ; free virtual = 20661
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fde_ip.c:25) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11256 ; free virtual = 20641
INFO: [HLS 200-472] Inferring partial write operation for 'reg_file' (execute.c:28:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_state.reg_file' (fde_ip.c:27:39)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11112 ; free virtual = 20503
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.71 seconds; current allocated memory: 312.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 314.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 315.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'write_reg' consists of the following:	wire read on port 'result' (execute.c:25) [5]  (0 ns)
	'store' operation ('reg_file_addr_write_ln28', execute.c:28) of variable 'result_read', execute.c:25 on array 'reg_file' [18]  (3.25 ns)
	blocking operation 6.64 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 315.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 316.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 316.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 316.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 316.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 317.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 319.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 320.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 321.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 322.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 323.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 324.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 326.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 326.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 328.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11209 ; free virtual = 20597
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11209 ; free virtual = 20597
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11207 ; free virtual = 20595
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11206 ; free virtual = 20594
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fde_ip.c:25) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11187 ; free virtual = 20575
INFO: [HLS 200-472] Inferring partial write operation for 'reg_file' (execute.c:28:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_state.reg_file' (fde_ip.c:27:39)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11048 ; free virtual = 20436
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.52 seconds; current allocated memory: 312.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 314.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 315.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'write_reg' consists of the following:	wire read on port 'result' (execute.c:25) [5]  (0 ns)
	'store' operation ('reg_file_addr_write_ln28', execute.c:28) of variable 'result_read', execute.c:25 on array 'reg_file' [18]  (3.25 ns)
	blocking operation 6.64 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 315.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 315.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 316.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 316.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 317.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11145 ; free virtual = 20541
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11145 ; free virtual = 20541
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11143 ; free virtual = 20539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11142 ; free virtual = 20538
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fde_ip.c:25) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11122 ; free virtual = 20519
INFO: [HLS 200-472] Inferring partial write operation for 'reg_file' (execute.c:28:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_state.reg_file' (fde_ip.c:27:39)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10983 ; free virtual = 20381
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.54 seconds; current allocated memory: 312.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 314.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 315.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'write_reg' consists of the following:	wire read on port 'result' (execute.c:25) [5]  (0 ns)
	'store' operation ('reg_file_addr_write_ln28', execute.c:28) of variable 'result_read', execute.c:25 on array 'reg_file' [18]  (3.25 ns)
	blocking operation 6.64 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 315.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 315.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 316.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 316.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln54', fde_ip.c:54)) in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln54', fde_ip.c:54)) in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 9, Depth = 9.
WARNING: [HLS 200-871] Estimated clock period (16.3655ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('fde_ip_internal_state.instruction', fde_ip.c:33) to 'fetch.1' [42]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.c:37) to 'decode' [43]  (6.29 ns)
	'call' operation ('fde_ip_internal_state.next_pc', fde_ip.c:48) to 'execute' [55]  (6.82 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 316.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 317.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 320.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11129 ; free virtual = 20529
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11129 ; free virtual = 20529
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11127 ; free virtual = 20526
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11126 ; free virtual = 20526
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fde_ip.c:25) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11107 ; free virtual = 20506
INFO: [HLS 200-472] Inferring partial write operation for 'reg_file' (execute.c:28:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_state.reg_file' (fde_ip.c:27:39)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10968 ; free virtual = 20368
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.48 seconds; current allocated memory: 312.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 314.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 315.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'write_reg' consists of the following:	wire read on port 'result' (execute.c:25) [5]  (0 ns)
	'store' operation ('reg_file_addr_write_ln28', execute.c:28) of variable 'result_read', execute.c:25 on array 'reg_file' [18]  (3.25 ns)
	blocking operation 6.64 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 315.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 315.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 316.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 316.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 316.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9.
WARNING: [HLS 200-871] Estimated clock period (16.3655ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('fde_ip_internal_state.instruction', fde_ip.c:33) to 'fetch.1' [42]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.c:37) to 'decode' [43]  (6.29 ns)
	'call' operation ('fde_ip_internal_state.next_pc', fde_ip.c:48) to 'execute' [55]  (6.82 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 316.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 318.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11098 ; free virtual = 20492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11098 ; free virtual = 20492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11097 ; free virtual = 20492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11096 ; free virtual = 20491
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.c:19) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fde_ip.c:25) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:135:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11077 ; free virtual = 20471
INFO: [HLS 200-472] Inferring partial write operation for 'reg_file' (execute.c:28:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_state.reg_file' (fde_ip.c:27:39)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10938 ; free virtual = 20333
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.46 seconds; current allocated memory: 312.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 312.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 313.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 313.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 313.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 314.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 315.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'write_reg' consists of the following:	wire read on port 'result' (execute.c:25) [5]  (0 ns)
	'store' operation ('reg_file_addr_write_ln28', execute.c:28) of variable 'result_read', execute.c:25 on array 'reg_file' [18]  (3.25 ns)
	blocking operation 6.64 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 315.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 316.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 316.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 316.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (9.5455ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('fde_ip_internal_state.instruction', fde_ip.c:33) to 'fetch.1' [42]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.c:37) to 'decode' [43]  (6.29 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 316.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 319.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 319.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 320.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2532 ; free virtual = 12813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2532 ; free virtual = 12813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2518 ; free virtual = 12800
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2491 ; free virtual = 12783
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:43) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (fde_ip.cpp:57) in function 'fde_ip' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'new_cycle' (fde_ip.cpp:18).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_23_1' (fde_ip.cpp:25) in function 'new_cycle' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fde_ip.cpp:28:17) to (fde_ip.cpp:33:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:189:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2455 ; free virtual = 12750
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_current_state.2' (fde_ip.cpp:24:48)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:57:44)
INFO: [HLS 200-472] Inferring partial write operation for 'next_reg_file' (execute.cpp:28:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2397 ; free virtual = 12693
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('fde_ip_internal_current_state_2_addr_20_write_ln24', fde_ip.cpp:24) of variable 'p_read_12', fde_ip.cpp:18 on array 'fde_ip_internal_current_state_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fde_ip_internal_current_state_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.44 seconds; current allocated memory: 271.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 271.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 271.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 272.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 272.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [65]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118) ('zext_ln117', execute.cpp:117) ('zext_ln110', execute.cpp:110) ('zext_ln90', execute.cpp:90) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [152]  (2.4 ns)
	'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118) ('zext_ln117', execute.cpp:117) ('zext_ln110', execute.cpp:110) ('zext_ln90', execute.cpp:90) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [152]  (0 ns)
	'store' operation ('next_reg_file_addr_write_ln28', execute.cpp:28) of variable 'result' on array 'next_reg_file' [163]  (3.25 ns)
	blocking operation 4.24 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 273.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 274.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 274.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 274.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 274.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:87) to 'running_cond_update') in the first pipeline iteration (II = 16 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:87) to 'running_cond_update') in the first pipeline iteration (II = 16 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:87) to 'running_cond_update') in the first pipeline iteration (II = 17 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:87) to 'running_cond_update') in the first pipeline iteration (II = 18 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:87) to 'running_cond_update') in the first pipeline iteration (II = 19 cycles).
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('fde_ip_internal_next_state_reg_file_load_10', fde_ip.cpp:63) on array 'fde_ip_internal_next_state.reg_file', fde_ip.cpp:51 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fde_ip_internal_next_state_reg_file'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 39, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 274.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 275.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 276.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 277.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 283.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 283.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 285.195 MB.
INFO: [RTMG 210-278] Implementing memory 'fde_ip_fde_ip_internal_current_state_reg_file_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fde_ip_fde_ip_internal_next_state_reg_file_ram (RAM)' using block RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (fde_ip.cpp:18:58)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (fde_ip.cpp:19:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (fde_ip.cpp:25:20) in function 'new_cycle' completely with a factor of 32 (fde_ip.cpp:25:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2467 ; free virtual = 12749
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2467 ; free virtual = 12749
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2445 ; free virtual = 12738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2426 ; free virtual = 12721
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:46) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:47) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (fde_ip.cpp:60) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fde_ip.cpp:31:17) to (fde_ip.cpp:36:1) in function 'running_cond_update'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:189:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2389 ; free virtual = 12686
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_current_state.2' (fde_ip.cpp:27:45)
INFO: [HLS 200-472] Inferring partial write operation for 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:60:44)
INFO: [HLS 200-472] Inferring partial write operation for 'next_reg_file' (execute.cpp:28:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2328 ; free virtual = 12629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('fde_ip_internal_current_state_2_addr_20_write_ln27', fde_ip.cpp:27) of variable 'p_read_12', fde_ip.cpp:18 on array 'fde_ip_internal_current_state_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fde_ip_internal_current_state_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.07 seconds; current allocated memory: 271.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 272.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 272.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 272.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 272.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (9.8945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [65]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118) ('zext_ln117', execute.cpp:117) ('zext_ln110', execute.cpp:110) ('zext_ln90', execute.cpp:90) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [152]  (2.4 ns)
	'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118) ('zext_ln117', execute.cpp:117) ('zext_ln110', execute.cpp:110) ('zext_ln90', execute.cpp:90) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [152]  (0 ns)
	'store' operation ('next_reg_file_addr_write_ln28', execute.cpp:28) of variable 'result' on array 'next_reg_file' [163]  (3.25 ns)
	blocking operation 4.24 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 273.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 274.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 274.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 274.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 274.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 274.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 16 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 16 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 17 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 18 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 19 cycles).
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('fde_ip_internal_next_state_reg_file_load_10', fde_ip.cpp:66) on array 'fde_ip_internal_next_state.reg_file', fde_ip.cpp:54 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fde_ip_internal_next_state_reg_file'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 39, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 274.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 275.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 276.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 283.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 283.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 285.449 MB.
INFO: [RTMG 210-278] Implementing memory 'fde_ip_fde_ip_internal_current_state_reg_file_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fde_ip_fde_ip_internal_next_state_reg_file_ram (RAM)' using block RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (fde_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (fde_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2348 ; free virtual = 12631
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2348 ; free virtual = 12631
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2333 ; free virtual = 12617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2314 ; free virtual = 12600
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (fde_ip.cpp:60) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_current_state.reg_file' (fde_ip.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2276 ; free virtual = 12565
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2213 ; free virtual = 12505
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.61 seconds; current allocated memory: 276.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 278.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 282.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 283.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 285.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 288.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 297.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 305.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 310.589 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2152 ; free virtual = 12459
INFO: [VHDL 208-304] Generating VHDL RTL for fde_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for fde_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.22 MHz
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (fde_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (fde_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2313 ; free virtual = 12608
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2313 ; free virtual = 12608
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2296 ; free virtual = 12597
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2277 ; free virtual = 12579
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (fde_ip.cpp:60) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_current_state.reg_file' (fde_ip.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2239 ; free virtual = 12543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2177 ; free virtual = 12485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.4 seconds; current allocated memory: 276.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 278.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 282.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 283.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (10.3877ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:68) to 'fetch' [268]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:72) to 'decode' [269]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:81) to 'execute' [281]  (3.21 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 283.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 285.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 288.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 290.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 299.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 307.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (fde_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (fde_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2290 ; free virtual = 12574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2290 ; free virtual = 12574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2275 ; free virtual = 12562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2257 ; free virtual = 12545
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (fde_ip.cpp:60) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_current_state.reg_file' (fde_ip.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2223 ; free virtual = 12508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2143 ; free virtual = 12449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.3 seconds; current allocated memory: 276.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 278.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 282.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 282.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 282.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (8.26025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('call_ret', fde_ip.cpp:81) to 'execute' [281]  (4.81 ns)
	'call' operation ('is_running.V', fde_ip.cpp:90) to 'running_cond_update' [316]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 283.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 288.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 297.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 305.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 310.568 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (fde_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (fde_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2260 ; free virtual = 12541
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2260 ; free virtual = 12541
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2245 ; free virtual = 12528
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2226 ; free virtual = 12511
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (fde_ip.cpp:60) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_current_state.reg_file' (fde_ip.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2190 ; free virtual = 12477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2129 ; free virtual = 12418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.33 seconds; current allocated memory: 276.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 278.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 282.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 282.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 282.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 283.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 288.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 289.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 290.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 297.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 305.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 310.589 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2070 ; free virtual = 12373
INFO: [VHDL 208-304] Generating VHDL RTL for fde_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for fde_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.22 MHz
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:174:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:180:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:175:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (fde_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (fde_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1445 ; free virtual = 11842
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1445 ; free virtual = 11842
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1430 ; free virtual = 11830
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1410 ; free virtual = 11813
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:44) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:45) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (fde_ip.cpp:64) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_next_state.reg_file' (fde_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fde_ip_internal_current_state.reg_file' (fde_ip.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1372 ; free virtual = 11777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1313 ; free virtual = 11720
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.58 seconds; current allocated memory: 276.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 278.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 282.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 282.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 282.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 282.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 283.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 288.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 290.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 297.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 305.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 310.588 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1247 ; free virtual = 11672
INFO: [VHDL 208-304] Generating VHDL RTL for fde_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for fde_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.22 MHz
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2912 ; free virtual = 13967
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2912 ; free virtual = 13967
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2897 ; free virtual = 13954
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2876 ; free virtual = 13938
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (fde_ip.cpp:55) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2838 ; free virtual = 13903
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2764 ; free virtual = 13845
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.1 seconds; current allocated memory: 264.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 265.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 266.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 268.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 268.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 269.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 271.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 271.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 272.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 280.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 287.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 294.465 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2736 ; free virtual = 13801
INFO: [VHDL 208-304] Generating VHDL RTL for fde_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for fde_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.22 MHz
INFO: [HLS 200-112] Total elapsed time: 34.28 seconds; peak allocated memory: 294.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:61:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2907 ; free virtual = 13957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2907 ; free virtual = 13957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2892 ; free virtual = 13944
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2875 ; free virtual = 13928
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (fde_ip.cpp:55) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2829 ; free virtual = 13892
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2779 ; free virtual = 13842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.9 seconds; current allocated memory: 254.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 255.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 255.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 259.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 259.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 259.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 259.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 259.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [139]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [140]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [152]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 259.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 261.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 262.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 262.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 270.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 277.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 278.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' and 'code_mem' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 285.016 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2729 ; free virtual = 13803
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:61:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2901 ; free virtual = 13949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2901 ; free virtual = 13949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2885 ; free virtual = 13935
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2867 ; free virtual = 13918
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (fde_ip.cpp:55) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2830 ; free virtual = 13882
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2780 ; free virtual = 13834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.82 seconds; current allocated memory: 254.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 255.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 255.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:61:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2851 ; free virtual = 13902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2851 ; free virtual = 13902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2836 ; free virtual = 13889
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2819 ; free virtual = 13873
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (fde_ip.cpp:55) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2785 ; free virtual = 13838
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2748 ; free virtual = 13797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.01 seconds; current allocated memory: 245.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 245.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 245.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:61:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2854 ; free virtual = 13895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2854 ; free virtual = 13895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2839 ; free virtual = 13882
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2822 ; free virtual = 13866
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (fde_ip.cpp:55) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2785 ; free virtual = 13832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2743 ; free virtual = 13791
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.33 seconds; current allocated memory: 245.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 245.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'fde_ip(ap_uint<11>, unsigned int*, ap_uint<11>*, unsigned int*)' (fde_ip.cpp:61:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2245 ; free virtual = 13358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2245 ; free virtual = 13358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2226 ; free virtual = 13343
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2212 ; free virtual = 13331
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (fde_ip.cpp:55) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2148 ; free virtual = 13281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2107 ; free virtual = 13245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.3 seconds; current allocated memory: 245.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 245.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 245.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 246.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11657 ; free virtual = 18589
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11657 ; free virtual = 18589
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11642 ; free virtual = 18576
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11622 ; free virtual = 18559
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11585 ; free virtual = 18523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11526 ; free virtual = 18465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.83 seconds; current allocated memory: 264.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 265.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 266.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 268.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 268.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 268.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb2070' (fde_ip.cpp:78). Please consider relaxing the latency upper bound of 1.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (14.0027ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (6.82 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 269.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 271.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 271.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 272.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 280.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 287.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 288.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11681 ; free virtual = 18624
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11681 ; free virtual = 18624
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11664 ; free virtual = 18611
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11647 ; free virtual = 18595
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11611 ; free virtual = 18562
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11549 ; free virtual = 18504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.98 seconds; current allocated memory: 264.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 265.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 266.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 268.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 268.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 269.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 269.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 271.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 271.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 280.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11703 ; free virtual = 18622
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11703 ; free virtual = 18622
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11686 ; free virtual = 18609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11668 ; free virtual = 18593
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11628 ; free virtual = 18557
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11570 ; free virtual = 18500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.85 seconds; current allocated memory: 264.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 265.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 266.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 268.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 268.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb2070' (fde_ip.cpp:78). Please consider relaxing the latency upper bound of 2.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 269.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 271.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 271.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 280.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 287.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11701 ; free virtual = 18621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11701 ; free virtual = 18621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11686 ; free virtual = 18609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11667 ; free virtual = 18593
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11630 ; free virtual = 18557
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 11571 ; free virtual = 18500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.25 seconds; current allocated memory: 264.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 265.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 266.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 268.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 268.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 269.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 271.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 271.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 280.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 287.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 'ap_ctrl_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4486 ; free virtual = 46890
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4486 ; free virtual = 46890
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4470 ; free virtual = 46878
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4451 ; free virtual = 46861
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4415 ; free virtual = 46826
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4355 ; free virtual = 46767
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.2 seconds; current allocated memory: 264.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 264.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 265.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 266.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 268.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 269.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:74) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 269.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 271.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 271.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 272.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 280.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 287.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4462 ; free virtual = 46867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4462 ; free virtual = 46867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4447 ; free virtual = 46855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4427 ; free virtual = 46837
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4388 ; free virtual = 46802
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4328 ; free virtual = 46744
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.35 seconds; current allocated memory: 264.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 264.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 265.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 266.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 268.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 269.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 269.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 271.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 271.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 272.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 287.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 294.471 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:173:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:179:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:174:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16410 ; free virtual = 53849
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16410 ; free virtual = 53849
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16388 ; free virtual = 53836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16367 ; free virtual = 53819
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (fde_ip.cpp:54) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:188:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16329 ; free virtual = 53784
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16277 ; free virtual = 53726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.17 seconds; current allocated memory: 264.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 264.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 265.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 266.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 268.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 269.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:61) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:62) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:68) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 269.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 271.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 271.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 287.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 294.446 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:175:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2757 ; free virtual = 49492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2757 ; free virtual = 49492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2741 ; free virtual = 49480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2721 ; free virtual = 49463
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (fde_ip.cpp:50) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp5.1' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:166:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:191:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2683 ; free virtual = 49427
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2625 ; free virtual = 49370
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.13 seconds; current allocated memory: 276.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 276.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 278.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 281.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 281.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 281.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:58) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:59) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:65) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 281.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 283.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 285.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 292.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 299.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 299.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 306.606 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, decoded_instruction_s, update_state_s*)' (execute.cpp:175:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1805 ; free virtual = 48855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1806 ; free virtual = 48856
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1794 ; free virtual = 48843
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1775 ; free virtual = 48825
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (fde_ip.cpp:50) in function 'fde_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp5.1' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (fde_ip.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:166:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:191:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1748 ; free virtual = 48800
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1689 ; free virtual = 48743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.32 seconds; current allocated memory: 276.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 277.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 281.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:58) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:59) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:65) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 281.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 283.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 285.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 292.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 299.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(state_s, int*, decoded_instruction_s, state_s*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(state_s, int*, decoded_instruction_s, state_s*)' (execute.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(state_s, int*, decoded_instruction_s, state_s*)' (execute.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(state_s, int*, decoded_instruction_s, state_s*)' (execute.cpp:176:12)
INFO: [HLS 214-178] Inlining function 'state_s::operator=(state_s const&)' into 'new_cycle(state_s, state_s*)' (fde_ip.cpp:17:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7213 ; free virtual = 49755
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7213 ; free virtual = 49755
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7198 ; free virtual = 49742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7180 ; free virtual = 49726
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (fde_ip.cpp:51) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:167:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:192:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7145 ; free virtual = 49691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7091 ; free virtual = 49632
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.86 seconds; current allocated memory: 263.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 264.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 265.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 268.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 268.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 268.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 268.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 268.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.8607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('instruction', fde_ip.cpp:59) to 'fetch' [137]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:60) to 'decode' [138]  (3.93 ns)
	'call' operation ('call_ret', fde_ip.cpp:66) to 'execute' [150]  (5.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 269.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 270.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 271.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 272.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 279.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 286.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 286.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fde_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fde_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:183:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:176:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18062 ; free virtual = 55056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18062 ; free virtual = 55056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18042 ; free virtual = 55042
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 18025 ; free virtual = 55027
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (fde_ip.cpp:45) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:167:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:192:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17997 ; free virtual = 55001
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17945 ; free virtual = 54951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.09 seconds; current allocated memory: 254.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 254.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 254.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 255.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:183:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:176:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17691 ; free virtual = 54748
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17691 ; free virtual = 54748
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17674 ; free virtual = 54736
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17656 ; free virtual = 54719
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (fde_ip.cpp:45) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:167:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:192:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17585 ; free virtual = 54652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17535 ; free virtual = 54601
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.04 seconds; current allocated memory: 254.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 254.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 255.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:183:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:176:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17594 ; free virtual = 54656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17594 ; free virtual = 54656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17579 ; free virtual = 54643
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17559 ; free virtual = 54627
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (fde_ip.cpp:45) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:167:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:192:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17509 ; free virtual = 54578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 17521 ; free virtual = 54544
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.62 seconds; current allocated memory: 254.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 254.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 255.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:183:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:176:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12813 ; free virtual = 52119
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12813 ; free virtual = 52119
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12799 ; free virtual = 52107
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12780 ; free virtual = 52091
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (fde_ip.cpp:45) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:167:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:192:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12740 ; free virtual = 52055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 12691 ; free virtual = 52006
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.31 seconds; current allocated memory: 254.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 254.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 254.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 255.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:92:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:183:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:176:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3981 ; free virtual = 57159
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3981 ; free virtual = 57159
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3936 ; free virtual = 57126
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3913 ; free virtual = 57104
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (fde_ip.cpp:45) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:167:25) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:192:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3873 ; free virtual = 57067
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3786 ; free virtual = 57014
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.88 seconds; current allocated memory: 254.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 254.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 254.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 254.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 255.873 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:15:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:36:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:99:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:91:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:182:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:175:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16197 ; free virtual = 54533
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16197 ; free virtual = 54533
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16184 ; free virtual = 54522
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16167 ; free virtual = 54509
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (fde_ip.cpp:45) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:164:18) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:191:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:41:17) to (decode.cpp:29:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16131 ; free virtual = 54475
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16085 ; free virtual = 54429
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.81 seconds; current allocated memory: 245.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 246.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 246.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:15:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:36:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:99:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:91:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:173:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:172:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 879 ; free virtual = 49768
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 879 ; free virtual = 49768
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 866 ; free virtual = 49756
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 852 ; free virtual = 49744
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (fde_ip.cpp:43) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:164:18) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:179:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:41:17) to (decode.cpp:29:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 816 ; free virtual = 49710
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 783 ; free virtual = 49664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.68 seconds; current allocated memory: 245.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 245.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 246.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:15:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:36:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:99:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:91:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:173:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:172:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 907 ; free virtual = 49576
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 907 ; free virtual = 49576
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 894 ; free virtual = 49565
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 880 ; free virtual = 49552
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (fde_ip.cpp:43) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:164:18) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:179:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:41:17) to (decode.cpp:29:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 843 ; free virtual = 49517
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 797 ; free virtual = 49473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.9 seconds; current allocated memory: 245.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 245.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 246.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:15:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:36:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:99:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:91:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:173:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:172:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 891 ; free virtual = 49546
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 891 ; free virtual = 49546
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 878 ; free virtual = 49534
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 864 ; free virtual = 49522
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (fde_ip.cpp:31) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (fde_ip.cpp:43) in function 'fde_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (fde_ip.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:164:18) to (execute.cpp:25:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:179:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:41:17) to (decode.cpp:29:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 829 ; free virtual = 49488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 784 ; free virtual = 49443
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.11 seconds; current allocated memory: 245.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 245.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 245.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 246.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.36 seconds. CPU system time: 1.68 seconds. Elapsed time: 18.57 seconds; current allocated memory: 286.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:15:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:36:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:45:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:99:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:91:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:170:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:173:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:172:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.57 seconds; current allocated memory: 288.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 288.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 300.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 315.223 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (fde_ip.cpp:43) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:164:18) to (execute.cpp:25:18) in function 'execute'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:147:17) to (execute.cpp:150:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:41:17) to (decode.cpp:29:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 352.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 419.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 422.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 426.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 427.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 427.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 427.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 427.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 427.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_47_2'
WARNING: [HLS 200-871] Estimated clock period (13.2547ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_47_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:50) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:51) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:57) to 'execute' [189]  (5.75 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 430.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 430.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (10.6575ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_47_2' [84]  (10.7 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 430.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 430.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.75 seconds. CPU system time: 1.69 seconds. Elapsed time: 19.01 seconds; current allocated memory: 286.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:107:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:98:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:90:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:169:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:172:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:171:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:170:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.62 seconds; current allocated memory: 288.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 300.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 315.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:163:18) to (execute.cpp:24:18) in function 'execute'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:146:17) to (execute.cpp:149:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:40:17) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 352.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 419.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 422.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 422.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 426.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 427.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 427.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 427.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 427.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 427.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (13.2547ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:48) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:49) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:55) to 'execute' [189]  (5.75 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 430.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 430.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (10.6575ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_45_2' [84]  (10.7 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 430.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 430.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.39 seconds. CPU system time: 2.17 seconds. Elapsed time: 19.12 seconds; current allocated memory: 286.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'execute(ap_uint<9>, int*, decoded_instruction_s, ap_uint<9>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.68 seconds; current allocated memory: 288.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 300.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 315.387 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:18) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:40:17) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 353.383 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 419.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 422.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 3, Depth = 3, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 426.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 427.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 427.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 427.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 427.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 427.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.1653ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (5.66 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 430.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 430.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (10.5681ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (10.6 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 430.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 430.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.78 seconds. CPU system time: 1.88 seconds. Elapsed time: 18.21 seconds; current allocated memory: 285.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.55 seconds; current allocated memory: 288.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 301.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.914 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:18) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:40:17) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 356.664 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 426.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 429.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 429.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 429.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 429.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 429.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 436.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 436.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 436.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 436.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', fde_ip.cpp:56) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 437.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.039 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.11 seconds. CPU system time: 1.58 seconds. Elapsed time: 18.26 seconds; current allocated memory: 285.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.5 seconds; current allocated memory: 288.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 301.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.625 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:18) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:40:17) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 356.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 426.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 429.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 429.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 429.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 436.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 436.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 436.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 437.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.26 seconds. CPU system time: 1.89 seconds. Elapsed time: 18.7 seconds; current allocated memory: 285.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.61 seconds; current allocated memory: 288.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 301.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.691 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:18) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:40:17) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 356.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 426.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 429.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 429.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 429.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 436.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 436.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 436.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 437.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.53 seconds. CPU system time: 1.67 seconds. Elapsed time: 18.77 seconds; current allocated memory: 285.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.58 seconds; current allocated memory: 288.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.938 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:169:18) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:40:17) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 356.688 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 426.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 429.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 429.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 429.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 429.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 429.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 429.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 436.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 436.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 436.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 437.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln322') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 437.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./fde_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.06 seconds. CPU system time: 1.77 seconds. Elapsed time: 17.79 seconds; current allocated memory: 138.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.66 seconds; current allocated memory: 140.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 170.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:173:9) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:42:9) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 208.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 277.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 288.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 288.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln261') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 288.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fde_ip_Pipeline_VITIS_LOOP_41_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./fde_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.19 seconds. CPU system time: 1.74 seconds. Elapsed time: 17.94 seconds; current allocated memory: 138.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.65 seconds; current allocated memory: 140.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 152.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 170.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:173:9) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:42:9) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 207.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 277.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 288.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 288.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [189]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln261') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 288.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./fde_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.02 seconds. CPU system time: 1.53 seconds. Elapsed time: 17.55 seconds; current allocated memory: 141.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.61 seconds; current allocated memory: 143.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 143.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 156.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 173.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:173:9) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:42:9) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 210.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 283.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 283.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 283.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 283.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 291.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 291.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 291.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 291.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 291.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:47) to 'fetch' [177]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:48) to 'decode' [178]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:54) to 'execute' [188]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 291.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 291.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln261') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 291.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 291.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./fde_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fde_ip fde_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fde_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.41 seconds. CPU system time: 1.78 seconds. Elapsed time: 18.12 seconds; current allocated memory: 138.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:33:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:43:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:44:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:175:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:178:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:177:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:176:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (fde_ip.cpp:35:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.76 seconds; current allocated memory: 140.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.391 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 170.418 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (fde_ip.cpp:41) in function 'fde_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:173:9) to (execute.cpp:24:18) in function 'execute'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:42:9) to (decode.cpp:28:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 208.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 277.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fde_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 280.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 288.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip_Pipeline_VITIS_LOOP_44_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_44_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip_Pipeline_VITIS_LOOP_44_2' consists of the following:	'call' operation ('instruction', fde_ip.cpp:46) to 'fetch' [177]  (3.25 ns)
	'call' operation ('decode_ret', fde_ip.cpp:47) to 'decode' [178]  (4.25 ns)
	'call' operation ('call_ret', fde_ip.cpp:53) to 'execute' [188]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fde_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'fde_ip' consists of the following:	'call' operation ('_ln261') to 'fde_ip_Pipeline_VITIS_LOOP_44_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 288.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fde_ip_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
