$date
	Sat Feb  8 01:49:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! tb_sum $end
$var wire 1 " tb_carry $end
$var reg 1 # tb_a $end
$var reg 1 $ tb_b $end
$scope module u_half_adder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#30
0$
1#
#40
0!
1"
1$
#50
