{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704376610424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704376610430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 14:56:50 2024 " "Processing started: Thu Jan 04 14:56:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704376610430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376610430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsoc_lab -c fsoc_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsoc_lab -c fsoc_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376610430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704376611724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704376611724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/base_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/base_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys " "Found entity 1: base_sys" {  } { { "base_sys/synthesis/base_sys.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "base_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_irq_mapper " "Found entity 1: base_sys_irq_mapper" {  } { { "base_sys/synthesis/submodules/base_sys_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0 " "Found entity 1: base_sys_mm_interconnect_0" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622535 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622579 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_009_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_009_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622595 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_009 " "Found entity 2: base_sys_mm_interconnect_0_router_009" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_004_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622601 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_004 " "Found entity 2: base_sys_mm_interconnect_0_router_004" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_002_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622606 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_002 " "Found entity 2: base_sys_mm_interconnect_0_router_002" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_001_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622612 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_001 " "Found entity 2: base_sys_mm_interconnect_0_router_001" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704376622616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_default_decode" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622618 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router " "Found entity 2: base_sys_mm_interconnect_0_router" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_timer " "Found entity 1: base_sys_sys_timer" {  } { { "base_sys/synthesis/submodules/base_sys_sys_timer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_out " "Found entity 1: base_sys_sys_pio_out" {  } { { "base_sys/synthesis/submodules/base_sys_sys_pio_out.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_in " "Found entity 1: base_sys_sys_pio_in" {  } { { "base_sys/synthesis/submodules/base_sys_sys_pio_in.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_mem " "Found entity 1: base_sys_sys_mem" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_jtag_uart_sim_scfifo_w " "Found entity 1: base_sys_sys_jtag_uart_sim_scfifo_w" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622682 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_sys_jtag_uart_scfifo_w " "Found entity 2: base_sys_sys_jtag_uart_scfifo_w" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622682 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_sys_jtag_uart_sim_scfifo_r " "Found entity 3: base_sys_sys_jtag_uart_sim_scfifo_r" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622682 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_sys_jtag_uart_scfifo_r " "Found entity 4: base_sys_sys_jtag_uart_scfifo_r" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622682 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_sys_jtag_uart " "Found entity 5: base_sys_sys_jtag_uart" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_id " "Found entity 1: base_sys_sys_id" {  } { { "base_sys/synthesis/submodules/base_sys_sys_id.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu " "Found entity 1: base_sys_nios2_cpu" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376622692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376622692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_ic_data_module " "Found entity 1: base_sys_nios2_cpu_cpu_ic_data_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_nios2_cpu_cpu_ic_tag_module " "Found entity 2: base_sys_nios2_cpu_cpu_ic_tag_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_nios2_cpu_cpu_bht_module " "Found entity 3: base_sys_nios2_cpu_cpu_bht_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: base_sys_nios2_cpu_cpu_register_bank_a_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: base_sys_nios2_cpu_cpu_register_bank_b_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_sys_nios2_cpu_cpu_dc_tag_module " "Found entity 6: base_sys_nios2_cpu_cpu_dc_tag_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_sys_nios2_cpu_cpu_dc_data_module " "Found entity 7: base_sys_nios2_cpu_cpu_dc_data_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_sys_nios2_cpu_cpu_dc_victim_module " "Found entity 8: base_sys_nios2_cpu_cpu_dc_victim_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_sys_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: base_sys_nios2_cpu_cpu_nios2_oci_debug" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_sys_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: base_sys_nios2_cpu_cpu_nios2_oci_break" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: base_sys_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: base_sys_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: base_sys_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_sys_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: base_sys_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: base_sys_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: base_sys_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_sys_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: base_sys_nios2_cpu_cpu_nios2_oci_pib" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_sys_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: base_sys_nios2_cpu_cpu_nios2_oci_im" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_sys_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: base_sys_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: base_sys_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "24 base_sys_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: base_sys_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "25 base_sys_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: base_sys_nios2_cpu_cpu_nios2_ocimem" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "26 base_sys_nios2_cpu_cpu_nios2_oci " "Found entity 26: base_sys_nios2_cpu_cpu_nios2_oci" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""} { "Info" "ISGN_ENTITY_NAME" "27 base_sys_nios2_cpu_cpu " "Found entity 27: base_sys_nios2_cpu_cpu" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_tck" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_mult_cell " "Found entity 1: base_sys_nios2_cpu_cpu_mult_cell" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_test_bench " "Found entity 1: base_sys_nios2_cpu_cpu_test_bench" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsoc_lab.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsoc_lab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsoc_lab " "Found entity 1: fsoc_lab" {  } { { "fsoc_lab.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376623488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376623488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsoc_lab " "Elaborating entity \"fsoc_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704376623626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys base_sys:u0 " "Elaborating entity \"base_sys\" for hierarchy \"base_sys:u0\"" {  } { { "fsoc_lab.sv" "u0" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376623639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu " "Elaborating entity \"base_sys_nios2_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\"" {  } { { "base_sys/synthesis/base_sys.v" "nios2_cpu" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376623669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu " "Elaborating entity \"base_sys_nios2_cpu_cpu\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu.v" "cpu" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376623717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_test_bench base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench " "Elaborating entity \"base_sys_nios2_cpu_cpu_test_bench\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_test_bench:the_base_sys_nios2_cpu_cpu_test_bench\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_data" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376624410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376624410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_data_module:base_sys_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ic_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ic_tag" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkc1 " "Found entity 1: altsyncram_tkc1" {  } { { "db/altsyncram_tkc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_tkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376624596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376624596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tkc1:auto_generated " "Elaborating entity \"altsyncram_tkc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_ic_tag_module:base_sys_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_bht_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht " "Elaborating entity \"base_sys_nios2_cpu_cpu_bht_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_bht" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376624753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376624753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_bht_module:base_sys_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_a_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376624914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376624914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_a_module:base_sys_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_register_bank_b_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"base_sys_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_register_bank_b_module:base_sys_nios2_cpu_cpu_register_bank_b\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376624985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_mult_cell base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell " "Elaborating entity \"base_sys_nios2_cpu_cpu_mult_cell\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_mult_cell" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376625149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376625149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376625956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376626845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_tag_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_tag" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqb1 " "Found entity 1: altsyncram_nqb1" {  } { { "db/altsyncram_nqb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_nqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376629649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376629649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqb1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nqb1:auto_generated " "Elaborating entity \"altsyncram_nqb1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_tag_module:base_sys_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_data_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_data_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_data" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376629820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376629820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_data_module:base_sys_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_dc_victim_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim " "Elaborating entity \"base_sys_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_dc_victim" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376629994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376629994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_dc_victim_module:base_sys_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376629998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_debug base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_debug:the_base_sys_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_break base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_break:the_base_sys_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_xbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_xbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dbrk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dbrk:the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_itrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_dtrace base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_td_mode base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_dtrace:the_base_sys_nios2_cpu_cpu_nios2_oci_dtrace\|base_sys_nios2_cpu_cpu_nios2_oci_td_mode:base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_fifo:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo\|base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_pib base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_pib:the_base_sys_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_oci_im base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_oci_im:the_base_sys_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_avalon_reg base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_avalon_reg:the_base_sys_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376630963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_nios2_ocimem base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"base_sys_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_ociram_sp_ram_module base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"base_sys_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "base_sys_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376631186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376631186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_nios2_ocimem:the_base_sys_nios2_cpu_cpu_nios2_ocimem\|base_sys_nios2_cpu_cpu_ociram_sp_ram_module:base_sys_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_wrapper base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_tck base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_tck:the_base_sys_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_nios2_cpu_cpu_debug_slave_sysclk base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"base_sys_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|base_sys_nios2_cpu_cpu_debug_slave_sysclk:the_base_sys_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "the_base_sys_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "base_sys_nios2_cpu_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376631974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci\|base_sys_nios2_cpu_cpu_debug_slave_wrapper:the_base_sys_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_sys_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_id base_sys:u0\|base_sys_sys_id:sys_id " "Elaborating entity \"base_sys_sys_id\" for hierarchy \"base_sys:u0\|base_sys_sys_id:sys_id\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_id" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart " "Elaborating entity \"base_sys_sys_jtag_uart\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_jtag_uart" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_w base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_w\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376632488 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704376632488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376632555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376632555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376632591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376632591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376632628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376632628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376632695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376632695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376632769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376632769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376632839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376632839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_w:the_base_sys_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_jtag_uart_scfifo_r base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r " "Elaborating entity \"base_sys_sys_jtag_uart_scfifo_r\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|base_sys_sys_jtag_uart_scfifo_r:the_base_sys_sys_jtag_uart_scfifo_r\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "the_base_sys_sys_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376632887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "base_sys_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633308 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704376633308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_sys:u0\|base_sys_sys_jtag_uart:sys_jtag_uart\|alt_jtag_atlantic:base_sys_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_mem base_sys:u0\|base_sys_sys_mem:sys_mem " "Elaborating entity \"base_sys_sys_mem\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_mem" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\"" {  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10000 " "Parameter \"numwords_b\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376633467 ""}  } { { "base_sys/synthesis/submodules/base_sys_sys_mem.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704376633467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2v1 " "Found entity 1: altsyncram_t2v1" {  } { { "db/altsyncram_t2v1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376633547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376633547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2v1 base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated " "Elaborating entity \"altsyncram_t2v1\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376633638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376633638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_t2v1.tdf" "decode2" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376633710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376633710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|mux_63b:mux4 " "Elaborating entity \"mux_63b\" for hierarchy \"base_sys:u0\|base_sys_sys_mem:sys_mem\|altsyncram:the_altsyncram\|altsyncram_t2v1:auto_generated\|mux_63b:mux4\"" {  } { { "db/altsyncram_t2v1.tdf" "mux4" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/altsyncram_t2v1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_in base_sys:u0\|base_sys_sys_pio_in:sys_pio_in " "Elaborating entity \"base_sys_sys_pio_in\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_in:sys_pio_in\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_pio_in" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_pio_out base_sys:u0\|base_sys_sys_pio_out:sys_pio_out " "Elaborating entity \"base_sys_sys_pio_out\" for hierarchy \"base_sys:u0\|base_sys_sys_pio_out:sys_pio_out\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_pio_out" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_sys_timer base_sys:u0\|base_sys_sys_timer:sys_timer " "Elaborating entity \"base_sys_sys_timer\" for hierarchy \"base_sys:u0\|base_sys_sys_timer:sys_timer\"" {  } { { "base_sys/synthesis/base_sys.v" "sys_timer" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_sys_mm_interconnect_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "base_sys/synthesis/base_sys.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376633796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_mem_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_mem_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pio_in_s1_translator\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_pio_in_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router " "Elaborating entity \"base_sys_mm_interconnect_0_router\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router:router\|base_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"base_sys_mm_interconnect_0_router_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_001_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_001:router_001\|base_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"base_sys_mm_interconnect_0_router_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_002_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_002:router_002\|base_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_004 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"base_sys_mm_interconnect_0_router_004\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_004_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_004:router_004\|base_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_009 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"base_sys_mm_interconnect_0_router_009\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "router_009" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_router_009_default_decode base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"base_sys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_router_009:router_009\|base_sys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_demux_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_cmd_mux_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"base_sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_demux_002 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_rsp_mux_001 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"base_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_sys:u0\|base_sys_mm_interconnect_0:mm_interconnect_0\|base_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sys_irq_mapper base_sys:u0\|base_sys_irq_mapper:irq_mapper " "Elaborating entity \"base_sys_irq_mapper\" for hierarchy \"base_sys:u0\|base_sys_irq_mapper:irq_mapper\"" {  } { { "base_sys/synthesis/base_sys.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "base_sys/synthesis/base_sys.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/base_sys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "base_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376634926 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_base_sys_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_base_sys_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "the_base_sys_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1704376636002 "|fsoc_lab|base_sys:u0|base_sys_nios2_cpu:nios2_cpu|base_sys_nios2_cpu_cpu:cpu|base_sys_nios2_cpu_cpu_nios2_oci:the_base_sys_nios2_cpu_cpu_nios2_oci|base_sys_nios2_cpu_cpu_nios2_oci_itrace:the_base_sys_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704376636802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.04.14:57:21 Progress: Loading sld73123b06/alt_sld_fab_wrapper_hw.tcl " "2024.01.04.14:57:21 Progress: Loading sld73123b06/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376641043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376644063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376644237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376647375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376647500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376647627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376647751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376647757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376647758 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704376648434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73123b06/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376648723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376648723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376648841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376648841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376648853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376648853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376648936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376648936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376649046 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376649046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376649046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/ip/sld73123b06/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376649142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376649142 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704376651392 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704376651392 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704376653813 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704376653813 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704376653813 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704376653813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376653944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376653945 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704376653945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376654012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376654012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376654061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_sys:u0\|base_sys_nios2_cpu:nios2_cpu\|base_sys_nios2_cpu_cpu:cpu\|base_sys_nios2_cpu_cpu_mult_cell:the_base_sys_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704376654061 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704376654061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704376654129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376654129 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1704376655061 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1704376655061 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1704376655104 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1704376655104 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1704376655104 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1704376655104 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1704376655104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704376655119 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "base_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 7658 -1 0 } } { "base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_jtag_uart.v" 398 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 4045 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5910 -1 0 } } { "base_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "base_sys/synthesis/submodules/base_sys_sys_timer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_sys_timer.v" 167 -1 0 } } { "base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/base_sys/synthesis/submodules/base_sys_nios2_cpu_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704376655292 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704376655293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376657194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704376659911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376660163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/fsoc_lab/output_files/fsoc_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376661120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704376664594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704376664594 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[1\] " "No output dependent on input pin \"mode\[1\]\"" {  } { { "fsoc_lab.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/fsoc_lab/fsoc_lab.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704376665059 "|fsoc_lab|mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704376665059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4349 " "Implemented 4349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704376665059 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704376665059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4031 " "Implemented 4031 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704376665059 ""} { "Info" "ICUT_CUT_TM_RAMS" "295 " "Implemented 295 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704376665059 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704376665059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704376665059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704376665118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 14:57:45 2024 " "Processing ended: Thu Jan 04 14:57:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704376665118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704376665118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704376665118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704376665118 ""}
