
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_24576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89f00000; valaddr_reg:x3; val_offset:73728*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73728*0 + 3*0*FLEN/8, x4, x1, x2)

inst_24577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89f80000; valaddr_reg:x3; val_offset:73731*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73731*0 + 3*1*FLEN/8, x4, x1, x2)

inst_24578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fc0000; valaddr_reg:x3; val_offset:73734*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73734*0 + 3*2*FLEN/8, x4, x1, x2)

inst_24579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fe0000; valaddr_reg:x3; val_offset:73737*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73737*0 + 3*3*FLEN/8, x4, x1, x2)

inst_24580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ff0000; valaddr_reg:x3; val_offset:73740*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73740*0 + 3*4*FLEN/8, x4, x1, x2)

inst_24581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ff8000; valaddr_reg:x3; val_offset:73743*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73743*0 + 3*5*FLEN/8, x4, x1, x2)

inst_24582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffc000; valaddr_reg:x3; val_offset:73746*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73746*0 + 3*6*FLEN/8, x4, x1, x2)

inst_24583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffe000; valaddr_reg:x3; val_offset:73749*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73749*0 + 3*7*FLEN/8, x4, x1, x2)

inst_24584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fff000; valaddr_reg:x3; val_offset:73752*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73752*0 + 3*8*FLEN/8, x4, x1, x2)

inst_24585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fff800; valaddr_reg:x3; val_offset:73755*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73755*0 + 3*9*FLEN/8, x4, x1, x2)

inst_24586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fffc00; valaddr_reg:x3; val_offset:73758*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73758*0 + 3*10*FLEN/8, x4, x1, x2)

inst_24587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fffe00; valaddr_reg:x3; val_offset:73761*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73761*0 + 3*11*FLEN/8, x4, x1, x2)

inst_24588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffff00; valaddr_reg:x3; val_offset:73764*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73764*0 + 3*12*FLEN/8, x4, x1, x2)

inst_24589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffff80; valaddr_reg:x3; val_offset:73767*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73767*0 + 3*13*FLEN/8, x4, x1, x2)

inst_24590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffffc0; valaddr_reg:x3; val_offset:73770*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73770*0 + 3*14*FLEN/8, x4, x1, x2)

inst_24591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffffe0; valaddr_reg:x3; val_offset:73773*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73773*0 + 3*15*FLEN/8, x4, x1, x2)

inst_24592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fffff0; valaddr_reg:x3; val_offset:73776*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73776*0 + 3*16*FLEN/8, x4, x1, x2)

inst_24593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fffff8; valaddr_reg:x3; val_offset:73779*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73779*0 + 3*17*FLEN/8, x4, x1, x2)

inst_24594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fffffc; valaddr_reg:x3; val_offset:73782*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73782*0 + 3*18*FLEN/8, x4, x1, x2)

inst_24595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89fffffe; valaddr_reg:x3; val_offset:73785*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73785*0 + 3*19*FLEN/8, x4, x1, x2)

inst_24596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ae896 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efae896; op2val:0x80000000;
op3val:0x89ffffff; valaddr_reg:x3; val_offset:73788*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73788*0 + 3*20*FLEN/8, x4, x1, x2)

inst_24597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d000000; valaddr_reg:x3; val_offset:73791*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73791*0 + 3*21*FLEN/8, x4, x1, x2)

inst_24598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d000001; valaddr_reg:x3; val_offset:73794*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73794*0 + 3*22*FLEN/8, x4, x1, x2)

inst_24599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d000003; valaddr_reg:x3; val_offset:73797*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73797*0 + 3*23*FLEN/8, x4, x1, x2)

inst_24600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d000007; valaddr_reg:x3; val_offset:73800*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73800*0 + 3*24*FLEN/8, x4, x1, x2)

inst_24601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d00000f; valaddr_reg:x3; val_offset:73803*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73803*0 + 3*25*FLEN/8, x4, x1, x2)

inst_24602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d00001f; valaddr_reg:x3; val_offset:73806*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73806*0 + 3*26*FLEN/8, x4, x1, x2)

inst_24603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d00003f; valaddr_reg:x3; val_offset:73809*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73809*0 + 3*27*FLEN/8, x4, x1, x2)

inst_24604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d00007f; valaddr_reg:x3; val_offset:73812*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73812*0 + 3*28*FLEN/8, x4, x1, x2)

inst_24605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d0000ff; valaddr_reg:x3; val_offset:73815*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73815*0 + 3*29*FLEN/8, x4, x1, x2)

inst_24606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d0001ff; valaddr_reg:x3; val_offset:73818*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73818*0 + 3*30*FLEN/8, x4, x1, x2)

inst_24607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d0003ff; valaddr_reg:x3; val_offset:73821*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73821*0 + 3*31*FLEN/8, x4, x1, x2)

inst_24608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d0007ff; valaddr_reg:x3; val_offset:73824*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73824*0 + 3*32*FLEN/8, x4, x1, x2)

inst_24609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d000fff; valaddr_reg:x3; val_offset:73827*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73827*0 + 3*33*FLEN/8, x4, x1, x2)

inst_24610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d001fff; valaddr_reg:x3; val_offset:73830*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73830*0 + 3*34*FLEN/8, x4, x1, x2)

inst_24611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d003fff; valaddr_reg:x3; val_offset:73833*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73833*0 + 3*35*FLEN/8, x4, x1, x2)

inst_24612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d007fff; valaddr_reg:x3; val_offset:73836*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73836*0 + 3*36*FLEN/8, x4, x1, x2)

inst_24613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d00ffff; valaddr_reg:x3; val_offset:73839*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73839*0 + 3*37*FLEN/8, x4, x1, x2)

inst_24614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d01ffff; valaddr_reg:x3; val_offset:73842*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73842*0 + 3*38*FLEN/8, x4, x1, x2)

inst_24615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d03ffff; valaddr_reg:x3; val_offset:73845*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73845*0 + 3*39*FLEN/8, x4, x1, x2)

inst_24616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d07ffff; valaddr_reg:x3; val_offset:73848*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73848*0 + 3*40*FLEN/8, x4, x1, x2)

inst_24617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d0fffff; valaddr_reg:x3; val_offset:73851*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73851*0 + 3*41*FLEN/8, x4, x1, x2)

inst_24618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d1fffff; valaddr_reg:x3; val_offset:73854*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73854*0 + 3*42*FLEN/8, x4, x1, x2)

inst_24619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d3fffff; valaddr_reg:x3; val_offset:73857*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73857*0 + 3*43*FLEN/8, x4, x1, x2)

inst_24620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d400000; valaddr_reg:x3; val_offset:73860*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73860*0 + 3*44*FLEN/8, x4, x1, x2)

inst_24621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d600000; valaddr_reg:x3; val_offset:73863*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73863*0 + 3*45*FLEN/8, x4, x1, x2)

inst_24622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d700000; valaddr_reg:x3; val_offset:73866*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73866*0 + 3*46*FLEN/8, x4, x1, x2)

inst_24623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d780000; valaddr_reg:x3; val_offset:73869*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73869*0 + 3*47*FLEN/8, x4, x1, x2)

inst_24624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7c0000; valaddr_reg:x3; val_offset:73872*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73872*0 + 3*48*FLEN/8, x4, x1, x2)

inst_24625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7e0000; valaddr_reg:x3; val_offset:73875*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73875*0 + 3*49*FLEN/8, x4, x1, x2)

inst_24626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7f0000; valaddr_reg:x3; val_offset:73878*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73878*0 + 3*50*FLEN/8, x4, x1, x2)

inst_24627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7f8000; valaddr_reg:x3; val_offset:73881*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73881*0 + 3*51*FLEN/8, x4, x1, x2)

inst_24628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fc000; valaddr_reg:x3; val_offset:73884*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73884*0 + 3*52*FLEN/8, x4, x1, x2)

inst_24629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fe000; valaddr_reg:x3; val_offset:73887*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73887*0 + 3*53*FLEN/8, x4, x1, x2)

inst_24630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ff000; valaddr_reg:x3; val_offset:73890*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73890*0 + 3*54*FLEN/8, x4, x1, x2)

inst_24631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ff800; valaddr_reg:x3; val_offset:73893*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73893*0 + 3*55*FLEN/8, x4, x1, x2)

inst_24632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ffc00; valaddr_reg:x3; val_offset:73896*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73896*0 + 3*56*FLEN/8, x4, x1, x2)

inst_24633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ffe00; valaddr_reg:x3; val_offset:73899*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73899*0 + 3*57*FLEN/8, x4, x1, x2)

inst_24634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fff00; valaddr_reg:x3; val_offset:73902*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73902*0 + 3*58*FLEN/8, x4, x1, x2)

inst_24635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fff80; valaddr_reg:x3; val_offset:73905*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73905*0 + 3*59*FLEN/8, x4, x1, x2)

inst_24636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fffc0; valaddr_reg:x3; val_offset:73908*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73908*0 + 3*60*FLEN/8, x4, x1, x2)

inst_24637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fffe0; valaddr_reg:x3; val_offset:73911*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73911*0 + 3*61*FLEN/8, x4, x1, x2)

inst_24638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ffff0; valaddr_reg:x3; val_offset:73914*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73914*0 + 3*62*FLEN/8, x4, x1, x2)

inst_24639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ffff8; valaddr_reg:x3; val_offset:73917*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73917*0 + 3*63*FLEN/8, x4, x1, x2)

inst_24640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ffffc; valaddr_reg:x3; val_offset:73920*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73920*0 + 3*64*FLEN/8, x4, x1, x2)

inst_24641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7ffffe; valaddr_reg:x3; val_offset:73923*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73923*0 + 3*65*FLEN/8, x4, x1, x2)

inst_24642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3d7fffff; valaddr_reg:x3; val_offset:73926*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73926*0 + 3*66*FLEN/8, x4, x1, x2)

inst_24643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3f800001; valaddr_reg:x3; val_offset:73929*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73929*0 + 3*67*FLEN/8, x4, x1, x2)

inst_24644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3f800003; valaddr_reg:x3; val_offset:73932*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73932*0 + 3*68*FLEN/8, x4, x1, x2)

inst_24645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3f800007; valaddr_reg:x3; val_offset:73935*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73935*0 + 3*69*FLEN/8, x4, x1, x2)

inst_24646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3f999999; valaddr_reg:x3; val_offset:73938*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73938*0 + 3*70*FLEN/8, x4, x1, x2)

inst_24647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:73941*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73941*0 + 3*71*FLEN/8, x4, x1, x2)

inst_24648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:73944*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73944*0 + 3*72*FLEN/8, x4, x1, x2)

inst_24649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:73947*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73947*0 + 3*73*FLEN/8, x4, x1, x2)

inst_24650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:73950*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73950*0 + 3*74*FLEN/8, x4, x1, x2)

inst_24651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:73953*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73953*0 + 3*75*FLEN/8, x4, x1, x2)

inst_24652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:73956*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73956*0 + 3*76*FLEN/8, x4, x1, x2)

inst_24653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:73959*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73959*0 + 3*77*FLEN/8, x4, x1, x2)

inst_24654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:73962*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73962*0 + 3*78*FLEN/8, x4, x1, x2)

inst_24655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:73965*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73965*0 + 3*79*FLEN/8, x4, x1, x2)

inst_24656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:73968*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73968*0 + 3*80*FLEN/8, x4, x1, x2)

inst_24657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:73971*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73971*0 + 3*81*FLEN/8, x4, x1, x2)

inst_24658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c27f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40f9c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc27f5; op2val:0x40f9c2;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:73974*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73974*0 + 3*82*FLEN/8, x4, x1, x2)

inst_24659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9800000; valaddr_reg:x3; val_offset:73977*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73977*0 + 3*83*FLEN/8, x4, x1, x2)

inst_24660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9800001; valaddr_reg:x3; val_offset:73980*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73980*0 + 3*84*FLEN/8, x4, x1, x2)

inst_24661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9800003; valaddr_reg:x3; val_offset:73983*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73983*0 + 3*85*FLEN/8, x4, x1, x2)

inst_24662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9800007; valaddr_reg:x3; val_offset:73986*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73986*0 + 3*86*FLEN/8, x4, x1, x2)

inst_24663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe980000f; valaddr_reg:x3; val_offset:73989*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73989*0 + 3*87*FLEN/8, x4, x1, x2)

inst_24664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe980001f; valaddr_reg:x3; val_offset:73992*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73992*0 + 3*88*FLEN/8, x4, x1, x2)

inst_24665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe980003f; valaddr_reg:x3; val_offset:73995*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73995*0 + 3*89*FLEN/8, x4, x1, x2)

inst_24666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe980007f; valaddr_reg:x3; val_offset:73998*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 73998*0 + 3*90*FLEN/8, x4, x1, x2)

inst_24667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe98000ff; valaddr_reg:x3; val_offset:74001*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74001*0 + 3*91*FLEN/8, x4, x1, x2)

inst_24668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe98001ff; valaddr_reg:x3; val_offset:74004*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74004*0 + 3*92*FLEN/8, x4, x1, x2)

inst_24669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe98003ff; valaddr_reg:x3; val_offset:74007*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74007*0 + 3*93*FLEN/8, x4, x1, x2)

inst_24670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe98007ff; valaddr_reg:x3; val_offset:74010*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74010*0 + 3*94*FLEN/8, x4, x1, x2)

inst_24671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9800fff; valaddr_reg:x3; val_offset:74013*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74013*0 + 3*95*FLEN/8, x4, x1, x2)

inst_24672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9801fff; valaddr_reg:x3; val_offset:74016*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74016*0 + 3*96*FLEN/8, x4, x1, x2)

inst_24673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9803fff; valaddr_reg:x3; val_offset:74019*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74019*0 + 3*97*FLEN/8, x4, x1, x2)

inst_24674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9807fff; valaddr_reg:x3; val_offset:74022*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74022*0 + 3*98*FLEN/8, x4, x1, x2)

inst_24675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe980ffff; valaddr_reg:x3; val_offset:74025*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74025*0 + 3*99*FLEN/8, x4, x1, x2)

inst_24676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe981ffff; valaddr_reg:x3; val_offset:74028*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74028*0 + 3*100*FLEN/8, x4, x1, x2)

inst_24677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe983ffff; valaddr_reg:x3; val_offset:74031*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74031*0 + 3*101*FLEN/8, x4, x1, x2)

inst_24678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe987ffff; valaddr_reg:x3; val_offset:74034*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74034*0 + 3*102*FLEN/8, x4, x1, x2)

inst_24679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe98fffff; valaddr_reg:x3; val_offset:74037*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74037*0 + 3*103*FLEN/8, x4, x1, x2)

inst_24680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe99fffff; valaddr_reg:x3; val_offset:74040*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74040*0 + 3*104*FLEN/8, x4, x1, x2)

inst_24681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9bfffff; valaddr_reg:x3; val_offset:74043*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74043*0 + 3*105*FLEN/8, x4, x1, x2)

inst_24682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9c00000; valaddr_reg:x3; val_offset:74046*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74046*0 + 3*106*FLEN/8, x4, x1, x2)

inst_24683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9e00000; valaddr_reg:x3; val_offset:74049*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74049*0 + 3*107*FLEN/8, x4, x1, x2)

inst_24684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9f00000; valaddr_reg:x3; val_offset:74052*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74052*0 + 3*108*FLEN/8, x4, x1, x2)

inst_24685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9f80000; valaddr_reg:x3; val_offset:74055*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74055*0 + 3*109*FLEN/8, x4, x1, x2)

inst_24686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fc0000; valaddr_reg:x3; val_offset:74058*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74058*0 + 3*110*FLEN/8, x4, x1, x2)

inst_24687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fe0000; valaddr_reg:x3; val_offset:74061*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74061*0 + 3*111*FLEN/8, x4, x1, x2)

inst_24688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ff0000; valaddr_reg:x3; val_offset:74064*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74064*0 + 3*112*FLEN/8, x4, x1, x2)

inst_24689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ff8000; valaddr_reg:x3; val_offset:74067*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74067*0 + 3*113*FLEN/8, x4, x1, x2)

inst_24690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffc000; valaddr_reg:x3; val_offset:74070*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74070*0 + 3*114*FLEN/8, x4, x1, x2)

inst_24691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffe000; valaddr_reg:x3; val_offset:74073*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74073*0 + 3*115*FLEN/8, x4, x1, x2)

inst_24692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fff000; valaddr_reg:x3; val_offset:74076*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74076*0 + 3*116*FLEN/8, x4, x1, x2)

inst_24693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fff800; valaddr_reg:x3; val_offset:74079*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74079*0 + 3*117*FLEN/8, x4, x1, x2)

inst_24694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fffc00; valaddr_reg:x3; val_offset:74082*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74082*0 + 3*118*FLEN/8, x4, x1, x2)

inst_24695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fffe00; valaddr_reg:x3; val_offset:74085*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74085*0 + 3*119*FLEN/8, x4, x1, x2)

inst_24696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffff00; valaddr_reg:x3; val_offset:74088*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74088*0 + 3*120*FLEN/8, x4, x1, x2)

inst_24697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffff80; valaddr_reg:x3; val_offset:74091*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74091*0 + 3*121*FLEN/8, x4, x1, x2)

inst_24698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffffc0; valaddr_reg:x3; val_offset:74094*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74094*0 + 3*122*FLEN/8, x4, x1, x2)

inst_24699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffffe0; valaddr_reg:x3; val_offset:74097*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74097*0 + 3*123*FLEN/8, x4, x1, x2)

inst_24700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fffff0; valaddr_reg:x3; val_offset:74100*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74100*0 + 3*124*FLEN/8, x4, x1, x2)

inst_24701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fffff8; valaddr_reg:x3; val_offset:74103*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74103*0 + 3*125*FLEN/8, x4, x1, x2)

inst_24702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fffffc; valaddr_reg:x3; val_offset:74106*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74106*0 + 3*126*FLEN/8, x4, x1, x2)

inst_24703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9fffffe; valaddr_reg:x3; val_offset:74109*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74109*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_24704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xe9ffffff; valaddr_reg:x3; val_offset:74112*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74112*0 + 3*128*FLEN/8, x4, x1, x2)

inst_24705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff000001; valaddr_reg:x3; val_offset:74115*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74115*0 + 3*129*FLEN/8, x4, x1, x2)

inst_24706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff000003; valaddr_reg:x3; val_offset:74118*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74118*0 + 3*130*FLEN/8, x4, x1, x2)

inst_24707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff000007; valaddr_reg:x3; val_offset:74121*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74121*0 + 3*131*FLEN/8, x4, x1, x2)

inst_24708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff199999; valaddr_reg:x3; val_offset:74124*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74124*0 + 3*132*FLEN/8, x4, x1, x2)

inst_24709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff249249; valaddr_reg:x3; val_offset:74127*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74127*0 + 3*133*FLEN/8, x4, x1, x2)

inst_24710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff333333; valaddr_reg:x3; val_offset:74130*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74130*0 + 3*134*FLEN/8, x4, x1, x2)

inst_24711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:74133*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74133*0 + 3*135*FLEN/8, x4, x1, x2)

inst_24712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:74136*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74136*0 + 3*136*FLEN/8, x4, x1, x2)

inst_24713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff444444; valaddr_reg:x3; val_offset:74139*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74139*0 + 3*137*FLEN/8, x4, x1, x2)

inst_24714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:74142*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74142*0 + 3*138*FLEN/8, x4, x1, x2)

inst_24715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:74145*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74145*0 + 3*139*FLEN/8, x4, x1, x2)

inst_24716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff666666; valaddr_reg:x3; val_offset:74148*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74148*0 + 3*140*FLEN/8, x4, x1, x2)

inst_24717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:74151*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74151*0 + 3*141*FLEN/8, x4, x1, x2)

inst_24718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:74154*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74154*0 + 3*142*FLEN/8, x4, x1, x2)

inst_24719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:74157*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74157*0 + 3*143*FLEN/8, x4, x1, x2)

inst_24720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7cf931 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x018809 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efcf931; op2val:0xc0018809;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:74160*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74160*0 + 3*144*FLEN/8, x4, x1, x2)

inst_24721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000000; valaddr_reg:x3; val_offset:74163*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74163*0 + 3*145*FLEN/8, x4, x1, x2)

inst_24722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000001; valaddr_reg:x3; val_offset:74166*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74166*0 + 3*146*FLEN/8, x4, x1, x2)

inst_24723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000003; valaddr_reg:x3; val_offset:74169*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74169*0 + 3*147*FLEN/8, x4, x1, x2)

inst_24724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000007; valaddr_reg:x3; val_offset:74172*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74172*0 + 3*148*FLEN/8, x4, x1, x2)

inst_24725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600000f; valaddr_reg:x3; val_offset:74175*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74175*0 + 3*149*FLEN/8, x4, x1, x2)

inst_24726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600001f; valaddr_reg:x3; val_offset:74178*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74178*0 + 3*150*FLEN/8, x4, x1, x2)

inst_24727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600003f; valaddr_reg:x3; val_offset:74181*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74181*0 + 3*151*FLEN/8, x4, x1, x2)

inst_24728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600007f; valaddr_reg:x3; val_offset:74184*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74184*0 + 3*152*FLEN/8, x4, x1, x2)

inst_24729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260000ff; valaddr_reg:x3; val_offset:74187*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74187*0 + 3*153*FLEN/8, x4, x1, x2)

inst_24730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260001ff; valaddr_reg:x3; val_offset:74190*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74190*0 + 3*154*FLEN/8, x4, x1, x2)

inst_24731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260003ff; valaddr_reg:x3; val_offset:74193*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74193*0 + 3*155*FLEN/8, x4, x1, x2)

inst_24732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260007ff; valaddr_reg:x3; val_offset:74196*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74196*0 + 3*156*FLEN/8, x4, x1, x2)

inst_24733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26000fff; valaddr_reg:x3; val_offset:74199*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74199*0 + 3*157*FLEN/8, x4, x1, x2)

inst_24734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26001fff; valaddr_reg:x3; val_offset:74202*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74202*0 + 3*158*FLEN/8, x4, x1, x2)

inst_24735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26003fff; valaddr_reg:x3; val_offset:74205*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74205*0 + 3*159*FLEN/8, x4, x1, x2)

inst_24736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26007fff; valaddr_reg:x3; val_offset:74208*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74208*0 + 3*160*FLEN/8, x4, x1, x2)

inst_24737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2600ffff; valaddr_reg:x3; val_offset:74211*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74211*0 + 3*161*FLEN/8, x4, x1, x2)

inst_24738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2601ffff; valaddr_reg:x3; val_offset:74214*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74214*0 + 3*162*FLEN/8, x4, x1, x2)

inst_24739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2603ffff; valaddr_reg:x3; val_offset:74217*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74217*0 + 3*163*FLEN/8, x4, x1, x2)

inst_24740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x2607ffff; valaddr_reg:x3; val_offset:74220*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74220*0 + 3*164*FLEN/8, x4, x1, x2)

inst_24741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x260fffff; valaddr_reg:x3; val_offset:74223*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74223*0 + 3*165*FLEN/8, x4, x1, x2)

inst_24742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x261fffff; valaddr_reg:x3; val_offset:74226*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74226*0 + 3*166*FLEN/8, x4, x1, x2)

inst_24743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x263fffff; valaddr_reg:x3; val_offset:74229*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74229*0 + 3*167*FLEN/8, x4, x1, x2)

inst_24744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26400000; valaddr_reg:x3; val_offset:74232*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74232*0 + 3*168*FLEN/8, x4, x1, x2)

inst_24745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26600000; valaddr_reg:x3; val_offset:74235*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74235*0 + 3*169*FLEN/8, x4, x1, x2)

inst_24746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26700000; valaddr_reg:x3; val_offset:74238*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74238*0 + 3*170*FLEN/8, x4, x1, x2)

inst_24747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x26780000; valaddr_reg:x3; val_offset:74241*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74241*0 + 3*171*FLEN/8, x4, x1, x2)

inst_24748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267c0000; valaddr_reg:x3; val_offset:74244*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74244*0 + 3*172*FLEN/8, x4, x1, x2)

inst_24749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267e0000; valaddr_reg:x3; val_offset:74247*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74247*0 + 3*173*FLEN/8, x4, x1, x2)

inst_24750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267f0000; valaddr_reg:x3; val_offset:74250*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74250*0 + 3*174*FLEN/8, x4, x1, x2)

inst_24751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267f8000; valaddr_reg:x3; val_offset:74253*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74253*0 + 3*175*FLEN/8, x4, x1, x2)

inst_24752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fc000; valaddr_reg:x3; val_offset:74256*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74256*0 + 3*176*FLEN/8, x4, x1, x2)

inst_24753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fe000; valaddr_reg:x3; val_offset:74259*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74259*0 + 3*177*FLEN/8, x4, x1, x2)

inst_24754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ff000; valaddr_reg:x3; val_offset:74262*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74262*0 + 3*178*FLEN/8, x4, x1, x2)

inst_24755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ff800; valaddr_reg:x3; val_offset:74265*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74265*0 + 3*179*FLEN/8, x4, x1, x2)

inst_24756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffc00; valaddr_reg:x3; val_offset:74268*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74268*0 + 3*180*FLEN/8, x4, x1, x2)

inst_24757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffe00; valaddr_reg:x3; val_offset:74271*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74271*0 + 3*181*FLEN/8, x4, x1, x2)

inst_24758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fff00; valaddr_reg:x3; val_offset:74274*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74274*0 + 3*182*FLEN/8, x4, x1, x2)

inst_24759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fff80; valaddr_reg:x3; val_offset:74277*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74277*0 + 3*183*FLEN/8, x4, x1, x2)

inst_24760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fffc0; valaddr_reg:x3; val_offset:74280*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74280*0 + 3*184*FLEN/8, x4, x1, x2)

inst_24761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fffe0; valaddr_reg:x3; val_offset:74283*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74283*0 + 3*185*FLEN/8, x4, x1, x2)

inst_24762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffff0; valaddr_reg:x3; val_offset:74286*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74286*0 + 3*186*FLEN/8, x4, x1, x2)

inst_24763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffff8; valaddr_reg:x3; val_offset:74289*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74289*0 + 3*187*FLEN/8, x4, x1, x2)

inst_24764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffffc; valaddr_reg:x3; val_offset:74292*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74292*0 + 3*188*FLEN/8, x4, x1, x2)

inst_24765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267ffffe; valaddr_reg:x3; val_offset:74295*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74295*0 + 3*189*FLEN/8, x4, x1, x2)

inst_24766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x4c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x267fffff; valaddr_reg:x3; val_offset:74298*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74298*0 + 3*190*FLEN/8, x4, x1, x2)

inst_24767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f800001; valaddr_reg:x3; val_offset:74301*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74301*0 + 3*191*FLEN/8, x4, x1, x2)

inst_24768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f800003; valaddr_reg:x3; val_offset:74304*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74304*0 + 3*192*FLEN/8, x4, x1, x2)

inst_24769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f800007; valaddr_reg:x3; val_offset:74307*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74307*0 + 3*193*FLEN/8, x4, x1, x2)

inst_24770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3f999999; valaddr_reg:x3; val_offset:74310*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74310*0 + 3*194*FLEN/8, x4, x1, x2)

inst_24771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:74313*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74313*0 + 3*195*FLEN/8, x4, x1, x2)

inst_24772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:74316*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74316*0 + 3*196*FLEN/8, x4, x1, x2)

inst_24773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:74319*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74319*0 + 3*197*FLEN/8, x4, x1, x2)

inst_24774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:74322*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74322*0 + 3*198*FLEN/8, x4, x1, x2)

inst_24775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:74325*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74325*0 + 3*199*FLEN/8, x4, x1, x2)

inst_24776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:74328*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74328*0 + 3*200*FLEN/8, x4, x1, x2)

inst_24777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:74331*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74331*0 + 3*201*FLEN/8, x4, x1, x2)

inst_24778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:74334*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74334*0 + 3*202*FLEN/8, x4, x1, x2)

inst_24779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:74337*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74337*0 + 3*203*FLEN/8, x4, x1, x2)

inst_24780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:74340*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74340*0 + 3*204*FLEN/8, x4, x1, x2)

inst_24781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:74343*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74343*0 + 3*205*FLEN/8, x4, x1, x2)

inst_24782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d2373 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40b935 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd2373; op2val:0x40b935;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:74346*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74346*0 + 3*206*FLEN/8, x4, x1, x2)

inst_24783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:74349*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74349*0 + 3*207*FLEN/8, x4, x1, x2)

inst_24784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:74352*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74352*0 + 3*208*FLEN/8, x4, x1, x2)

inst_24785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:74355*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74355*0 + 3*209*FLEN/8, x4, x1, x2)

inst_24786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:74358*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74358*0 + 3*210*FLEN/8, x4, x1, x2)

inst_24787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:74361*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74361*0 + 3*211*FLEN/8, x4, x1, x2)

inst_24788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:74364*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74364*0 + 3*212*FLEN/8, x4, x1, x2)

inst_24789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:74367*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74367*0 + 3*213*FLEN/8, x4, x1, x2)

inst_24790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:74370*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74370*0 + 3*214*FLEN/8, x4, x1, x2)

inst_24791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:74373*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74373*0 + 3*215*FLEN/8, x4, x1, x2)

inst_24792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:74376*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74376*0 + 3*216*FLEN/8, x4, x1, x2)

inst_24793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:74379*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74379*0 + 3*217*FLEN/8, x4, x1, x2)

inst_24794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:74382*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74382*0 + 3*218*FLEN/8, x4, x1, x2)

inst_24795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:74385*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74385*0 + 3*219*FLEN/8, x4, x1, x2)

inst_24796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:74388*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74388*0 + 3*220*FLEN/8, x4, x1, x2)

inst_24797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:74391*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74391*0 + 3*221*FLEN/8, x4, x1, x2)

inst_24798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:74394*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74394*0 + 3*222*FLEN/8, x4, x1, x2)

inst_24799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd000000; valaddr_reg:x3; val_offset:74397*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74397*0 + 3*223*FLEN/8, x4, x1, x2)

inst_24800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd000001; valaddr_reg:x3; val_offset:74400*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74400*0 + 3*224*FLEN/8, x4, x1, x2)

inst_24801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd000003; valaddr_reg:x3; val_offset:74403*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74403*0 + 3*225*FLEN/8, x4, x1, x2)

inst_24802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd000007; valaddr_reg:x3; val_offset:74406*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74406*0 + 3*226*FLEN/8, x4, x1, x2)

inst_24803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd00000f; valaddr_reg:x3; val_offset:74409*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74409*0 + 3*227*FLEN/8, x4, x1, x2)

inst_24804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd00001f; valaddr_reg:x3; val_offset:74412*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74412*0 + 3*228*FLEN/8, x4, x1, x2)

inst_24805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd00003f; valaddr_reg:x3; val_offset:74415*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74415*0 + 3*229*FLEN/8, x4, x1, x2)

inst_24806:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd00007f; valaddr_reg:x3; val_offset:74418*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74418*0 + 3*230*FLEN/8, x4, x1, x2)

inst_24807:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd0000ff; valaddr_reg:x3; val_offset:74421*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74421*0 + 3*231*FLEN/8, x4, x1, x2)

inst_24808:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd0001ff; valaddr_reg:x3; val_offset:74424*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74424*0 + 3*232*FLEN/8, x4, x1, x2)

inst_24809:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd0003ff; valaddr_reg:x3; val_offset:74427*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74427*0 + 3*233*FLEN/8, x4, x1, x2)

inst_24810:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd0007ff; valaddr_reg:x3; val_offset:74430*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74430*0 + 3*234*FLEN/8, x4, x1, x2)

inst_24811:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd000fff; valaddr_reg:x3; val_offset:74433*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74433*0 + 3*235*FLEN/8, x4, x1, x2)

inst_24812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd001fff; valaddr_reg:x3; val_offset:74436*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74436*0 + 3*236*FLEN/8, x4, x1, x2)

inst_24813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd003fff; valaddr_reg:x3; val_offset:74439*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74439*0 + 3*237*FLEN/8, x4, x1, x2)

inst_24814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd007fff; valaddr_reg:x3; val_offset:74442*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74442*0 + 3*238*FLEN/8, x4, x1, x2)

inst_24815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd00ffff; valaddr_reg:x3; val_offset:74445*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74445*0 + 3*239*FLEN/8, x4, x1, x2)

inst_24816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd01ffff; valaddr_reg:x3; val_offset:74448*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74448*0 + 3*240*FLEN/8, x4, x1, x2)

inst_24817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd03ffff; valaddr_reg:x3; val_offset:74451*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74451*0 + 3*241*FLEN/8, x4, x1, x2)

inst_24818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd07ffff; valaddr_reg:x3; val_offset:74454*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74454*0 + 3*242*FLEN/8, x4, x1, x2)

inst_24819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd0fffff; valaddr_reg:x3; val_offset:74457*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74457*0 + 3*243*FLEN/8, x4, x1, x2)

inst_24820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd1fffff; valaddr_reg:x3; val_offset:74460*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74460*0 + 3*244*FLEN/8, x4, x1, x2)

inst_24821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd3fffff; valaddr_reg:x3; val_offset:74463*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74463*0 + 3*245*FLEN/8, x4, x1, x2)

inst_24822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd400000; valaddr_reg:x3; val_offset:74466*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74466*0 + 3*246*FLEN/8, x4, x1, x2)

inst_24823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd600000; valaddr_reg:x3; val_offset:74469*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74469*0 + 3*247*FLEN/8, x4, x1, x2)

inst_24824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd700000; valaddr_reg:x3; val_offset:74472*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74472*0 + 3*248*FLEN/8, x4, x1, x2)

inst_24825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd780000; valaddr_reg:x3; val_offset:74475*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74475*0 + 3*249*FLEN/8, x4, x1, x2)

inst_24826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7c0000; valaddr_reg:x3; val_offset:74478*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74478*0 + 3*250*FLEN/8, x4, x1, x2)

inst_24827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7e0000; valaddr_reg:x3; val_offset:74481*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74481*0 + 3*251*FLEN/8, x4, x1, x2)

inst_24828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7f0000; valaddr_reg:x3; val_offset:74484*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74484*0 + 3*252*FLEN/8, x4, x1, x2)

inst_24829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7f8000; valaddr_reg:x3; val_offset:74487*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74487*0 + 3*253*FLEN/8, x4, x1, x2)

inst_24830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fc000; valaddr_reg:x3; val_offset:74490*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74490*0 + 3*254*FLEN/8, x4, x1, x2)

inst_24831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fe000; valaddr_reg:x3; val_offset:74493*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74493*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_24832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ff000; valaddr_reg:x3; val_offset:74496*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74496*0 + 3*256*FLEN/8, x4, x1, x2)

inst_24833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ff800; valaddr_reg:x3; val_offset:74499*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74499*0 + 3*257*FLEN/8, x4, x1, x2)

inst_24834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffc00; valaddr_reg:x3; val_offset:74502*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74502*0 + 3*258*FLEN/8, x4, x1, x2)

inst_24835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffe00; valaddr_reg:x3; val_offset:74505*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74505*0 + 3*259*FLEN/8, x4, x1, x2)

inst_24836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fff00; valaddr_reg:x3; val_offset:74508*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74508*0 + 3*260*FLEN/8, x4, x1, x2)

inst_24837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fff80; valaddr_reg:x3; val_offset:74511*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74511*0 + 3*261*FLEN/8, x4, x1, x2)

inst_24838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fffc0; valaddr_reg:x3; val_offset:74514*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74514*0 + 3*262*FLEN/8, x4, x1, x2)

inst_24839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fffe0; valaddr_reg:x3; val_offset:74517*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74517*0 + 3*263*FLEN/8, x4, x1, x2)

inst_24840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffff0; valaddr_reg:x3; val_offset:74520*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74520*0 + 3*264*FLEN/8, x4, x1, x2)

inst_24841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffff8; valaddr_reg:x3; val_offset:74523*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74523*0 + 3*265*FLEN/8, x4, x1, x2)

inst_24842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffffc; valaddr_reg:x3; val_offset:74526*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74526*0 + 3*266*FLEN/8, x4, x1, x2)

inst_24843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7ffffe; valaddr_reg:x3; val_offset:74529*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74529*0 + 3*267*FLEN/8, x4, x1, x2)

inst_24844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d54da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd54da; op2val:0x0;
op3val:0xd7fffff; valaddr_reg:x3; val_offset:74532*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74532*0 + 3*268*FLEN/8, x4, x1, x2)

inst_24845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800001; valaddr_reg:x3; val_offset:74535*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74535*0 + 3*269*FLEN/8, x4, x1, x2)

inst_24846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800003; valaddr_reg:x3; val_offset:74538*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74538*0 + 3*270*FLEN/8, x4, x1, x2)

inst_24847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f800007; valaddr_reg:x3; val_offset:74541*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74541*0 + 3*271*FLEN/8, x4, x1, x2)

inst_24848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3f999999; valaddr_reg:x3; val_offset:74544*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74544*0 + 3*272*FLEN/8, x4, x1, x2)

inst_24849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:74547*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74547*0 + 3*273*FLEN/8, x4, x1, x2)

inst_24850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:74550*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74550*0 + 3*274*FLEN/8, x4, x1, x2)

inst_24851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:74553*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74553*0 + 3*275*FLEN/8, x4, x1, x2)

inst_24852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:74556*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74556*0 + 3*276*FLEN/8, x4, x1, x2)

inst_24853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:74559*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74559*0 + 3*277*FLEN/8, x4, x1, x2)

inst_24854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:74562*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74562*0 + 3*278*FLEN/8, x4, x1, x2)

inst_24855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:74565*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74565*0 + 3*279*FLEN/8, x4, x1, x2)

inst_24856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:74568*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74568*0 + 3*280*FLEN/8, x4, x1, x2)

inst_24857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:74571*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74571*0 + 3*281*FLEN/8, x4, x1, x2)

inst_24858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:74574*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74574*0 + 3*282*FLEN/8, x4, x1, x2)

inst_24859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:74577*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74577*0 + 3*283*FLEN/8, x4, x1, x2)

inst_24860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:74580*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74580*0 + 3*284*FLEN/8, x4, x1, x2)

inst_24861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000000; valaddr_reg:x3; val_offset:74583*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74583*0 + 3*285*FLEN/8, x4, x1, x2)

inst_24862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000001; valaddr_reg:x3; val_offset:74586*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74586*0 + 3*286*FLEN/8, x4, x1, x2)

inst_24863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000003; valaddr_reg:x3; val_offset:74589*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74589*0 + 3*287*FLEN/8, x4, x1, x2)

inst_24864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000007; valaddr_reg:x3; val_offset:74592*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74592*0 + 3*288*FLEN/8, x4, x1, x2)

inst_24865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00000f; valaddr_reg:x3; val_offset:74595*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74595*0 + 3*289*FLEN/8, x4, x1, x2)

inst_24866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00001f; valaddr_reg:x3; val_offset:74598*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74598*0 + 3*290*FLEN/8, x4, x1, x2)

inst_24867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00003f; valaddr_reg:x3; val_offset:74601*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74601*0 + 3*291*FLEN/8, x4, x1, x2)

inst_24868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00007f; valaddr_reg:x3; val_offset:74604*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74604*0 + 3*292*FLEN/8, x4, x1, x2)

inst_24869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0000ff; valaddr_reg:x3; val_offset:74607*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74607*0 + 3*293*FLEN/8, x4, x1, x2)

inst_24870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0001ff; valaddr_reg:x3; val_offset:74610*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74610*0 + 3*294*FLEN/8, x4, x1, x2)

inst_24871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0003ff; valaddr_reg:x3; val_offset:74613*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74613*0 + 3*295*FLEN/8, x4, x1, x2)

inst_24872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0007ff; valaddr_reg:x3; val_offset:74616*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74616*0 + 3*296*FLEN/8, x4, x1, x2)

inst_24873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d000fff; valaddr_reg:x3; val_offset:74619*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74619*0 + 3*297*FLEN/8, x4, x1, x2)

inst_24874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d001fff; valaddr_reg:x3; val_offset:74622*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74622*0 + 3*298*FLEN/8, x4, x1, x2)

inst_24875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d003fff; valaddr_reg:x3; val_offset:74625*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74625*0 + 3*299*FLEN/8, x4, x1, x2)

inst_24876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d007fff; valaddr_reg:x3; val_offset:74628*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74628*0 + 3*300*FLEN/8, x4, x1, x2)

inst_24877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d00ffff; valaddr_reg:x3; val_offset:74631*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74631*0 + 3*301*FLEN/8, x4, x1, x2)

inst_24878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d01ffff; valaddr_reg:x3; val_offset:74634*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74634*0 + 3*302*FLEN/8, x4, x1, x2)

inst_24879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d03ffff; valaddr_reg:x3; val_offset:74637*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74637*0 + 3*303*FLEN/8, x4, x1, x2)

inst_24880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d07ffff; valaddr_reg:x3; val_offset:74640*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74640*0 + 3*304*FLEN/8, x4, x1, x2)

inst_24881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d0fffff; valaddr_reg:x3; val_offset:74643*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74643*0 + 3*305*FLEN/8, x4, x1, x2)

inst_24882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d1fffff; valaddr_reg:x3; val_offset:74646*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74646*0 + 3*306*FLEN/8, x4, x1, x2)

inst_24883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d3fffff; valaddr_reg:x3; val_offset:74649*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74649*0 + 3*307*FLEN/8, x4, x1, x2)

inst_24884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d400000; valaddr_reg:x3; val_offset:74652*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74652*0 + 3*308*FLEN/8, x4, x1, x2)

inst_24885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d600000; valaddr_reg:x3; val_offset:74655*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74655*0 + 3*309*FLEN/8, x4, x1, x2)

inst_24886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d700000; valaddr_reg:x3; val_offset:74658*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74658*0 + 3*310*FLEN/8, x4, x1, x2)

inst_24887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d780000; valaddr_reg:x3; val_offset:74661*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74661*0 + 3*311*FLEN/8, x4, x1, x2)

inst_24888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7c0000; valaddr_reg:x3; val_offset:74664*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74664*0 + 3*312*FLEN/8, x4, x1, x2)

inst_24889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7e0000; valaddr_reg:x3; val_offset:74667*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74667*0 + 3*313*FLEN/8, x4, x1, x2)

inst_24890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7f0000; valaddr_reg:x3; val_offset:74670*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74670*0 + 3*314*FLEN/8, x4, x1, x2)

inst_24891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7f8000; valaddr_reg:x3; val_offset:74673*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74673*0 + 3*315*FLEN/8, x4, x1, x2)

inst_24892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fc000; valaddr_reg:x3; val_offset:74676*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74676*0 + 3*316*FLEN/8, x4, x1, x2)

inst_24893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fe000; valaddr_reg:x3; val_offset:74679*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74679*0 + 3*317*FLEN/8, x4, x1, x2)

inst_24894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ff000; valaddr_reg:x3; val_offset:74682*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74682*0 + 3*318*FLEN/8, x4, x1, x2)

inst_24895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ff800; valaddr_reg:x3; val_offset:74685*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74685*0 + 3*319*FLEN/8, x4, x1, x2)

inst_24896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffc00; valaddr_reg:x3; val_offset:74688*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74688*0 + 3*320*FLEN/8, x4, x1, x2)

inst_24897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffe00; valaddr_reg:x3; val_offset:74691*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74691*0 + 3*321*FLEN/8, x4, x1, x2)

inst_24898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fff00; valaddr_reg:x3; val_offset:74694*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74694*0 + 3*322*FLEN/8, x4, x1, x2)

inst_24899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fff80; valaddr_reg:x3; val_offset:74697*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74697*0 + 3*323*FLEN/8, x4, x1, x2)

inst_24900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffc0; valaddr_reg:x3; val_offset:74700*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74700*0 + 3*324*FLEN/8, x4, x1, x2)

inst_24901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffe0; valaddr_reg:x3; val_offset:74703*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74703*0 + 3*325*FLEN/8, x4, x1, x2)

inst_24902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffff0; valaddr_reg:x3; val_offset:74706*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74706*0 + 3*326*FLEN/8, x4, x1, x2)

inst_24903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffff8; valaddr_reg:x3; val_offset:74709*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74709*0 + 3*327*FLEN/8, x4, x1, x2)

inst_24904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffffc; valaddr_reg:x3; val_offset:74712*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74712*0 + 3*328*FLEN/8, x4, x1, x2)

inst_24905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7ffffe; valaddr_reg:x3; val_offset:74715*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74715*0 + 3*329*FLEN/8, x4, x1, x2)

inst_24906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d5f53 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40a9e9 and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd5f53; op2val:0x40a9e9;
op3val:0x4d7fffff; valaddr_reg:x3; val_offset:74718*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74718*0 + 3*330*FLEN/8, x4, x1, x2)

inst_24907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:74721*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74721*0 + 3*331*FLEN/8, x4, x1, x2)

inst_24908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:74724*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74724*0 + 3*332*FLEN/8, x4, x1, x2)

inst_24909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:74727*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74727*0 + 3*333*FLEN/8, x4, x1, x2)

inst_24910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:74730*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74730*0 + 3*334*FLEN/8, x4, x1, x2)

inst_24911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:74733*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74733*0 + 3*335*FLEN/8, x4, x1, x2)

inst_24912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:74736*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74736*0 + 3*336*FLEN/8, x4, x1, x2)

inst_24913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:74739*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74739*0 + 3*337*FLEN/8, x4, x1, x2)

inst_24914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:74742*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74742*0 + 3*338*FLEN/8, x4, x1, x2)

inst_24915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:74745*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74745*0 + 3*339*FLEN/8, x4, x1, x2)

inst_24916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:74748*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74748*0 + 3*340*FLEN/8, x4, x1, x2)

inst_24917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:74751*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74751*0 + 3*341*FLEN/8, x4, x1, x2)

inst_24918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:74754*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74754*0 + 3*342*FLEN/8, x4, x1, x2)

inst_24919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:74757*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74757*0 + 3*343*FLEN/8, x4, x1, x2)

inst_24920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:74760*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74760*0 + 3*344*FLEN/8, x4, x1, x2)

inst_24921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:74763*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74763*0 + 3*345*FLEN/8, x4, x1, x2)

inst_24922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:74766*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74766*0 + 3*346*FLEN/8, x4, x1, x2)

inst_24923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000000; valaddr_reg:x3; val_offset:74769*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74769*0 + 3*347*FLEN/8, x4, x1, x2)

inst_24924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000001; valaddr_reg:x3; val_offset:74772*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74772*0 + 3*348*FLEN/8, x4, x1, x2)

inst_24925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000003; valaddr_reg:x3; val_offset:74775*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74775*0 + 3*349*FLEN/8, x4, x1, x2)

inst_24926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000007; valaddr_reg:x3; val_offset:74778*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74778*0 + 3*350*FLEN/8, x4, x1, x2)

inst_24927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300000f; valaddr_reg:x3; val_offset:74781*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74781*0 + 3*351*FLEN/8, x4, x1, x2)

inst_24928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300001f; valaddr_reg:x3; val_offset:74784*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74784*0 + 3*352*FLEN/8, x4, x1, x2)

inst_24929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300003f; valaddr_reg:x3; val_offset:74787*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74787*0 + 3*353*FLEN/8, x4, x1, x2)

inst_24930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300007f; valaddr_reg:x3; val_offset:74790*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74790*0 + 3*354*FLEN/8, x4, x1, x2)

inst_24931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830000ff; valaddr_reg:x3; val_offset:74793*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74793*0 + 3*355*FLEN/8, x4, x1, x2)

inst_24932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830001ff; valaddr_reg:x3; val_offset:74796*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74796*0 + 3*356*FLEN/8, x4, x1, x2)

inst_24933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830003ff; valaddr_reg:x3; val_offset:74799*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74799*0 + 3*357*FLEN/8, x4, x1, x2)

inst_24934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830007ff; valaddr_reg:x3; val_offset:74802*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74802*0 + 3*358*FLEN/8, x4, x1, x2)

inst_24935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83000fff; valaddr_reg:x3; val_offset:74805*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74805*0 + 3*359*FLEN/8, x4, x1, x2)

inst_24936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83001fff; valaddr_reg:x3; val_offset:74808*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74808*0 + 3*360*FLEN/8, x4, x1, x2)

inst_24937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83003fff; valaddr_reg:x3; val_offset:74811*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74811*0 + 3*361*FLEN/8, x4, x1, x2)

inst_24938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83007fff; valaddr_reg:x3; val_offset:74814*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74814*0 + 3*362*FLEN/8, x4, x1, x2)

inst_24939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8300ffff; valaddr_reg:x3; val_offset:74817*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74817*0 + 3*363*FLEN/8, x4, x1, x2)

inst_24940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8301ffff; valaddr_reg:x3; val_offset:74820*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74820*0 + 3*364*FLEN/8, x4, x1, x2)

inst_24941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8303ffff; valaddr_reg:x3; val_offset:74823*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74823*0 + 3*365*FLEN/8, x4, x1, x2)

inst_24942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x8307ffff; valaddr_reg:x3; val_offset:74826*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74826*0 + 3*366*FLEN/8, x4, x1, x2)

inst_24943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x830fffff; valaddr_reg:x3; val_offset:74829*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74829*0 + 3*367*FLEN/8, x4, x1, x2)

inst_24944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x831fffff; valaddr_reg:x3; val_offset:74832*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74832*0 + 3*368*FLEN/8, x4, x1, x2)

inst_24945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x833fffff; valaddr_reg:x3; val_offset:74835*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74835*0 + 3*369*FLEN/8, x4, x1, x2)

inst_24946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83400000; valaddr_reg:x3; val_offset:74838*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74838*0 + 3*370*FLEN/8, x4, x1, x2)

inst_24947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83600000; valaddr_reg:x3; val_offset:74841*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74841*0 + 3*371*FLEN/8, x4, x1, x2)

inst_24948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83700000; valaddr_reg:x3; val_offset:74844*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74844*0 + 3*372*FLEN/8, x4, x1, x2)

inst_24949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x83780000; valaddr_reg:x3; val_offset:74847*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74847*0 + 3*373*FLEN/8, x4, x1, x2)

inst_24950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837c0000; valaddr_reg:x3; val_offset:74850*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74850*0 + 3*374*FLEN/8, x4, x1, x2)

inst_24951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837e0000; valaddr_reg:x3; val_offset:74853*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74853*0 + 3*375*FLEN/8, x4, x1, x2)

inst_24952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837f0000; valaddr_reg:x3; val_offset:74856*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74856*0 + 3*376*FLEN/8, x4, x1, x2)

inst_24953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837f8000; valaddr_reg:x3; val_offset:74859*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74859*0 + 3*377*FLEN/8, x4, x1, x2)

inst_24954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fc000; valaddr_reg:x3; val_offset:74862*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74862*0 + 3*378*FLEN/8, x4, x1, x2)

inst_24955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fe000; valaddr_reg:x3; val_offset:74865*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74865*0 + 3*379*FLEN/8, x4, x1, x2)

inst_24956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ff000; valaddr_reg:x3; val_offset:74868*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74868*0 + 3*380*FLEN/8, x4, x1, x2)

inst_24957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ff800; valaddr_reg:x3; val_offset:74871*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74871*0 + 3*381*FLEN/8, x4, x1, x2)

inst_24958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffc00; valaddr_reg:x3; val_offset:74874*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74874*0 + 3*382*FLEN/8, x4, x1, x2)

inst_24959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffe00; valaddr_reg:x3; val_offset:74877*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74877*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_24960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fff00; valaddr_reg:x3; val_offset:74880*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74880*0 + 3*384*FLEN/8, x4, x1, x2)

inst_24961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fff80; valaddr_reg:x3; val_offset:74883*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74883*0 + 3*385*FLEN/8, x4, x1, x2)

inst_24962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fffc0; valaddr_reg:x3; val_offset:74886*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74886*0 + 3*386*FLEN/8, x4, x1, x2)

inst_24963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fffe0; valaddr_reg:x3; val_offset:74889*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74889*0 + 3*387*FLEN/8, x4, x1, x2)

inst_24964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffff0; valaddr_reg:x3; val_offset:74892*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74892*0 + 3*388*FLEN/8, x4, x1, x2)

inst_24965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffff8; valaddr_reg:x3; val_offset:74895*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74895*0 + 3*389*FLEN/8, x4, x1, x2)

inst_24966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffffc; valaddr_reg:x3; val_offset:74898*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74898*0 + 3*390*FLEN/8, x4, x1, x2)

inst_24967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837ffffe; valaddr_reg:x3; val_offset:74901*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74901*0 + 3*391*FLEN/8, x4, x1, x2)

inst_24968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7da2be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efda2be; op2val:0x80000000;
op3val:0x837fffff; valaddr_reg:x3; val_offset:74904*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74904*0 + 3*392*FLEN/8, x4, x1, x2)

inst_24969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000000; valaddr_reg:x3; val_offset:74907*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74907*0 + 3*393*FLEN/8, x4, x1, x2)

inst_24970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000001; valaddr_reg:x3; val_offset:74910*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74910*0 + 3*394*FLEN/8, x4, x1, x2)

inst_24971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000003; valaddr_reg:x3; val_offset:74913*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74913*0 + 3*395*FLEN/8, x4, x1, x2)

inst_24972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000007; valaddr_reg:x3; val_offset:74916*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74916*0 + 3*396*FLEN/8, x4, x1, x2)

inst_24973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300000f; valaddr_reg:x3; val_offset:74919*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74919*0 + 3*397*FLEN/8, x4, x1, x2)

inst_24974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300001f; valaddr_reg:x3; val_offset:74922*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74922*0 + 3*398*FLEN/8, x4, x1, x2)

inst_24975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300003f; valaddr_reg:x3; val_offset:74925*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74925*0 + 3*399*FLEN/8, x4, x1, x2)

inst_24976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300007f; valaddr_reg:x3; val_offset:74928*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74928*0 + 3*400*FLEN/8, x4, x1, x2)

inst_24977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30000ff; valaddr_reg:x3; val_offset:74931*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74931*0 + 3*401*FLEN/8, x4, x1, x2)

inst_24978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30001ff; valaddr_reg:x3; val_offset:74934*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74934*0 + 3*402*FLEN/8, x4, x1, x2)

inst_24979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30003ff; valaddr_reg:x3; val_offset:74937*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74937*0 + 3*403*FLEN/8, x4, x1, x2)

inst_24980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30007ff; valaddr_reg:x3; val_offset:74940*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74940*0 + 3*404*FLEN/8, x4, x1, x2)

inst_24981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3000fff; valaddr_reg:x3; val_offset:74943*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74943*0 + 3*405*FLEN/8, x4, x1, x2)

inst_24982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3001fff; valaddr_reg:x3; val_offset:74946*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74946*0 + 3*406*FLEN/8, x4, x1, x2)

inst_24983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3003fff; valaddr_reg:x3; val_offset:74949*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74949*0 + 3*407*FLEN/8, x4, x1, x2)

inst_24984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3007fff; valaddr_reg:x3; val_offset:74952*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74952*0 + 3*408*FLEN/8, x4, x1, x2)

inst_24985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf300ffff; valaddr_reg:x3; val_offset:74955*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74955*0 + 3*409*FLEN/8, x4, x1, x2)

inst_24986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf301ffff; valaddr_reg:x3; val_offset:74958*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74958*0 + 3*410*FLEN/8, x4, x1, x2)

inst_24987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf303ffff; valaddr_reg:x3; val_offset:74961*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74961*0 + 3*411*FLEN/8, x4, x1, x2)

inst_24988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf307ffff; valaddr_reg:x3; val_offset:74964*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74964*0 + 3*412*FLEN/8, x4, x1, x2)

inst_24989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf30fffff; valaddr_reg:x3; val_offset:74967*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74967*0 + 3*413*FLEN/8, x4, x1, x2)

inst_24990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf31fffff; valaddr_reg:x3; val_offset:74970*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74970*0 + 3*414*FLEN/8, x4, x1, x2)

inst_24991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf33fffff; valaddr_reg:x3; val_offset:74973*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74973*0 + 3*415*FLEN/8, x4, x1, x2)

inst_24992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3400000; valaddr_reg:x3; val_offset:74976*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74976*0 + 3*416*FLEN/8, x4, x1, x2)

inst_24993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3600000; valaddr_reg:x3; val_offset:74979*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74979*0 + 3*417*FLEN/8, x4, x1, x2)

inst_24994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3700000; valaddr_reg:x3; val_offset:74982*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74982*0 + 3*418*FLEN/8, x4, x1, x2)

inst_24995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf3780000; valaddr_reg:x3; val_offset:74985*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74985*0 + 3*419*FLEN/8, x4, x1, x2)

inst_24996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37c0000; valaddr_reg:x3; val_offset:74988*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74988*0 + 3*420*FLEN/8, x4, x1, x2)

inst_24997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37e0000; valaddr_reg:x3; val_offset:74991*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74991*0 + 3*421*FLEN/8, x4, x1, x2)

inst_24998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37f0000; valaddr_reg:x3; val_offset:74994*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74994*0 + 3*422*FLEN/8, x4, x1, x2)

inst_24999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37f8000; valaddr_reg:x3; val_offset:74997*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 74997*0 + 3*423*FLEN/8, x4, x1, x2)

inst_25000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fc000; valaddr_reg:x3; val_offset:75000*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75000*0 + 3*424*FLEN/8, x4, x1, x2)

inst_25001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fe000; valaddr_reg:x3; val_offset:75003*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75003*0 + 3*425*FLEN/8, x4, x1, x2)

inst_25002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ff000; valaddr_reg:x3; val_offset:75006*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75006*0 + 3*426*FLEN/8, x4, x1, x2)

inst_25003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ff800; valaddr_reg:x3; val_offset:75009*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75009*0 + 3*427*FLEN/8, x4, x1, x2)

inst_25004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffc00; valaddr_reg:x3; val_offset:75012*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75012*0 + 3*428*FLEN/8, x4, x1, x2)

inst_25005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffe00; valaddr_reg:x3; val_offset:75015*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75015*0 + 3*429*FLEN/8, x4, x1, x2)

inst_25006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fff00; valaddr_reg:x3; val_offset:75018*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75018*0 + 3*430*FLEN/8, x4, x1, x2)

inst_25007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fff80; valaddr_reg:x3; val_offset:75021*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75021*0 + 3*431*FLEN/8, x4, x1, x2)

inst_25008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fffc0; valaddr_reg:x3; val_offset:75024*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75024*0 + 3*432*FLEN/8, x4, x1, x2)

inst_25009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fffe0; valaddr_reg:x3; val_offset:75027*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75027*0 + 3*433*FLEN/8, x4, x1, x2)

inst_25010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffff0; valaddr_reg:x3; val_offset:75030*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75030*0 + 3*434*FLEN/8, x4, x1, x2)

inst_25011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffff8; valaddr_reg:x3; val_offset:75033*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75033*0 + 3*435*FLEN/8, x4, x1, x2)

inst_25012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffffc; valaddr_reg:x3; val_offset:75036*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75036*0 + 3*436*FLEN/8, x4, x1, x2)

inst_25013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37ffffe; valaddr_reg:x3; val_offset:75039*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75039*0 + 3*437*FLEN/8, x4, x1, x2)

inst_25014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xe6 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xf37fffff; valaddr_reg:x3; val_offset:75042*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75042*0 + 3*438*FLEN/8, x4, x1, x2)

inst_25015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff000001; valaddr_reg:x3; val_offset:75045*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75045*0 + 3*439*FLEN/8, x4, x1, x2)

inst_25016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff000003; valaddr_reg:x3; val_offset:75048*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75048*0 + 3*440*FLEN/8, x4, x1, x2)

inst_25017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff000007; valaddr_reg:x3; val_offset:75051*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75051*0 + 3*441*FLEN/8, x4, x1, x2)

inst_25018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff199999; valaddr_reg:x3; val_offset:75054*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75054*0 + 3*442*FLEN/8, x4, x1, x2)

inst_25019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff249249; valaddr_reg:x3; val_offset:75057*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75057*0 + 3*443*FLEN/8, x4, x1, x2)

inst_25020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff333333; valaddr_reg:x3; val_offset:75060*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75060*0 + 3*444*FLEN/8, x4, x1, x2)

inst_25021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:75063*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75063*0 + 3*445*FLEN/8, x4, x1, x2)

inst_25022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:75066*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75066*0 + 3*446*FLEN/8, x4, x1, x2)

inst_25023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff444444; valaddr_reg:x3; val_offset:75069*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75069*0 + 3*447*FLEN/8, x4, x1, x2)

inst_25024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:75072*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75072*0 + 3*448*FLEN/8, x4, x1, x2)

inst_25025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:75075*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75075*0 + 3*449*FLEN/8, x4, x1, x2)

inst_25026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff666666; valaddr_reg:x3; val_offset:75078*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75078*0 + 3*450*FLEN/8, x4, x1, x2)

inst_25027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:75081*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75081*0 + 3*451*FLEN/8, x4, x1, x2)

inst_25028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:75084*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75084*0 + 3*452*FLEN/8, x4, x1, x2)

inst_25029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:75087*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75087*0 + 3*453*FLEN/8, x4, x1, x2)

inst_25030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7dc33b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0120e8 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efdc33b; op2val:0xc00120e8;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:75090*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75090*0 + 3*454*FLEN/8, x4, x1, x2)

inst_25031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:75093*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75093*0 + 3*455*FLEN/8, x4, x1, x2)

inst_25032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:75096*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75096*0 + 3*456*FLEN/8, x4, x1, x2)

inst_25033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:75099*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75099*0 + 3*457*FLEN/8, x4, x1, x2)

inst_25034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:75102*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75102*0 + 3*458*FLEN/8, x4, x1, x2)

inst_25035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:75105*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75105*0 + 3*459*FLEN/8, x4, x1, x2)

inst_25036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:75108*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75108*0 + 3*460*FLEN/8, x4, x1, x2)

inst_25037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:75111*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75111*0 + 3*461*FLEN/8, x4, x1, x2)

inst_25038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:75114*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75114*0 + 3*462*FLEN/8, x4, x1, x2)

inst_25039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:75117*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75117*0 + 3*463*FLEN/8, x4, x1, x2)

inst_25040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:75120*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75120*0 + 3*464*FLEN/8, x4, x1, x2)

inst_25041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:75123*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75123*0 + 3*465*FLEN/8, x4, x1, x2)

inst_25042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:75126*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75126*0 + 3*466*FLEN/8, x4, x1, x2)

inst_25043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:75129*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75129*0 + 3*467*FLEN/8, x4, x1, x2)

inst_25044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:75132*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75132*0 + 3*468*FLEN/8, x4, x1, x2)

inst_25045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:75135*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75135*0 + 3*469*FLEN/8, x4, x1, x2)

inst_25046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:75138*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75138*0 + 3*470*FLEN/8, x4, x1, x2)

inst_25047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800000; valaddr_reg:x3; val_offset:75141*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75141*0 + 3*471*FLEN/8, x4, x1, x2)

inst_25048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800001; valaddr_reg:x3; val_offset:75144*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75144*0 + 3*472*FLEN/8, x4, x1, x2)

inst_25049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800003; valaddr_reg:x3; val_offset:75147*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75147*0 + 3*473*FLEN/8, x4, x1, x2)

inst_25050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800007; valaddr_reg:x3; val_offset:75150*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75150*0 + 3*474*FLEN/8, x4, x1, x2)

inst_25051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80000f; valaddr_reg:x3; val_offset:75153*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75153*0 + 3*475*FLEN/8, x4, x1, x2)

inst_25052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80001f; valaddr_reg:x3; val_offset:75156*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75156*0 + 3*476*FLEN/8, x4, x1, x2)

inst_25053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80003f; valaddr_reg:x3; val_offset:75159*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75159*0 + 3*477*FLEN/8, x4, x1, x2)

inst_25054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80007f; valaddr_reg:x3; val_offset:75162*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75162*0 + 3*478*FLEN/8, x4, x1, x2)

inst_25055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8000ff; valaddr_reg:x3; val_offset:75165*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75165*0 + 3*479*FLEN/8, x4, x1, x2)

inst_25056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8001ff; valaddr_reg:x3; val_offset:75168*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75168*0 + 3*480*FLEN/8, x4, x1, x2)

inst_25057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8003ff; valaddr_reg:x3; val_offset:75171*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75171*0 + 3*481*FLEN/8, x4, x1, x2)

inst_25058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8007ff; valaddr_reg:x3; val_offset:75174*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75174*0 + 3*482*FLEN/8, x4, x1, x2)

inst_25059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa800fff; valaddr_reg:x3; val_offset:75177*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75177*0 + 3*483*FLEN/8, x4, x1, x2)

inst_25060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa801fff; valaddr_reg:x3; val_offset:75180*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75180*0 + 3*484*FLEN/8, x4, x1, x2)

inst_25061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa803fff; valaddr_reg:x3; val_offset:75183*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75183*0 + 3*485*FLEN/8, x4, x1, x2)

inst_25062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa807fff; valaddr_reg:x3; val_offset:75186*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75186*0 + 3*486*FLEN/8, x4, x1, x2)

inst_25063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa80ffff; valaddr_reg:x3; val_offset:75189*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75189*0 + 3*487*FLEN/8, x4, x1, x2)

inst_25064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa81ffff; valaddr_reg:x3; val_offset:75192*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75192*0 + 3*488*FLEN/8, x4, x1, x2)

inst_25065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa83ffff; valaddr_reg:x3; val_offset:75195*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75195*0 + 3*489*FLEN/8, x4, x1, x2)

inst_25066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa87ffff; valaddr_reg:x3; val_offset:75198*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75198*0 + 3*490*FLEN/8, x4, x1, x2)

inst_25067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa8fffff; valaddr_reg:x3; val_offset:75201*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75201*0 + 3*491*FLEN/8, x4, x1, x2)

inst_25068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xa9fffff; valaddr_reg:x3; val_offset:75204*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75204*0 + 3*492*FLEN/8, x4, x1, x2)

inst_25069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xabfffff; valaddr_reg:x3; val_offset:75207*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75207*0 + 3*493*FLEN/8, x4, x1, x2)

inst_25070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xac00000; valaddr_reg:x3; val_offset:75210*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75210*0 + 3*494*FLEN/8, x4, x1, x2)

inst_25071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xae00000; valaddr_reg:x3; val_offset:75213*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75213*0 + 3*495*FLEN/8, x4, x1, x2)

inst_25072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaf00000; valaddr_reg:x3; val_offset:75216*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75216*0 + 3*496*FLEN/8, x4, x1, x2)

inst_25073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaf80000; valaddr_reg:x3; val_offset:75219*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75219*0 + 3*497*FLEN/8, x4, x1, x2)

inst_25074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafc0000; valaddr_reg:x3; val_offset:75222*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75222*0 + 3*498*FLEN/8, x4, x1, x2)

inst_25075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafe0000; valaddr_reg:x3; val_offset:75225*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75225*0 + 3*499*FLEN/8, x4, x1, x2)

inst_25076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaff0000; valaddr_reg:x3; val_offset:75228*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75228*0 + 3*500*FLEN/8, x4, x1, x2)

inst_25077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaff8000; valaddr_reg:x3; val_offset:75231*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75231*0 + 3*501*FLEN/8, x4, x1, x2)

inst_25078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffc000; valaddr_reg:x3; val_offset:75234*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75234*0 + 3*502*FLEN/8, x4, x1, x2)

inst_25079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffe000; valaddr_reg:x3; val_offset:75237*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75237*0 + 3*503*FLEN/8, x4, x1, x2)

inst_25080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafff000; valaddr_reg:x3; val_offset:75240*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75240*0 + 3*504*FLEN/8, x4, x1, x2)

inst_25081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafff800; valaddr_reg:x3; val_offset:75243*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75243*0 + 3*505*FLEN/8, x4, x1, x2)

inst_25082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffc00; valaddr_reg:x3; val_offset:75246*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75246*0 + 3*506*FLEN/8, x4, x1, x2)

inst_25083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffe00; valaddr_reg:x3; val_offset:75249*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75249*0 + 3*507*FLEN/8, x4, x1, x2)

inst_25084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffff00; valaddr_reg:x3; val_offset:75252*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75252*0 + 3*508*FLEN/8, x4, x1, x2)

inst_25085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffff80; valaddr_reg:x3; val_offset:75255*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75255*0 + 3*509*FLEN/8, x4, x1, x2)

inst_25086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffffc0; valaddr_reg:x3; val_offset:75258*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75258*0 + 3*510*FLEN/8, x4, x1, x2)

inst_25087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffffe0; valaddr_reg:x3; val_offset:75261*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75261*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_25088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffff0; valaddr_reg:x3; val_offset:75264*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75264*0 + 3*512*FLEN/8, x4, x1, x2)

inst_25089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffff8; valaddr_reg:x3; val_offset:75267*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75267*0 + 3*513*FLEN/8, x4, x1, x2)

inst_25090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffffc; valaddr_reg:x3; val_offset:75270*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75270*0 + 3*514*FLEN/8, x4, x1, x2)

inst_25091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xafffffe; valaddr_reg:x3; val_offset:75273*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75273*0 + 3*515*FLEN/8, x4, x1, x2)

inst_25092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7e24f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x15 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efe24f8; op2val:0x0;
op3val:0xaffffff; valaddr_reg:x3; val_offset:75276*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75276*0 + 3*516*FLEN/8, x4, x1, x2)

inst_25093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:75279*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75279*0 + 3*517*FLEN/8, x4, x1, x2)

inst_25094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:75282*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75282*0 + 3*518*FLEN/8, x4, x1, x2)

inst_25095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:75285*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75285*0 + 3*519*FLEN/8, x4, x1, x2)

inst_25096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:75288*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75288*0 + 3*520*FLEN/8, x4, x1, x2)

inst_25097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:75291*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75291*0 + 3*521*FLEN/8, x4, x1, x2)

inst_25098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:75294*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75294*0 + 3*522*FLEN/8, x4, x1, x2)

inst_25099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:75297*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75297*0 + 3*523*FLEN/8, x4, x1, x2)

inst_25100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:75300*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75300*0 + 3*524*FLEN/8, x4, x1, x2)

inst_25101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:75303*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75303*0 + 3*525*FLEN/8, x4, x1, x2)

inst_25102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:75306*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75306*0 + 3*526*FLEN/8, x4, x1, x2)

inst_25103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:75309*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75309*0 + 3*527*FLEN/8, x4, x1, x2)

inst_25104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:75312*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75312*0 + 3*528*FLEN/8, x4, x1, x2)

inst_25105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:75315*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75315*0 + 3*529*FLEN/8, x4, x1, x2)

inst_25106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:75318*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75318*0 + 3*530*FLEN/8, x4, x1, x2)

inst_25107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:75321*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75321*0 + 3*531*FLEN/8, x4, x1, x2)

inst_25108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:75324*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75324*0 + 3*532*FLEN/8, x4, x1, x2)

inst_25109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d800000; valaddr_reg:x3; val_offset:75327*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75327*0 + 3*533*FLEN/8, x4, x1, x2)

inst_25110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d800001; valaddr_reg:x3; val_offset:75330*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75330*0 + 3*534*FLEN/8, x4, x1, x2)

inst_25111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d800003; valaddr_reg:x3; val_offset:75333*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75333*0 + 3*535*FLEN/8, x4, x1, x2)

inst_25112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d800007; valaddr_reg:x3; val_offset:75336*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75336*0 + 3*536*FLEN/8, x4, x1, x2)

inst_25113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d80000f; valaddr_reg:x3; val_offset:75339*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75339*0 + 3*537*FLEN/8, x4, x1, x2)

inst_25114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d80001f; valaddr_reg:x3; val_offset:75342*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75342*0 + 3*538*FLEN/8, x4, x1, x2)

inst_25115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d80003f; valaddr_reg:x3; val_offset:75345*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75345*0 + 3*539*FLEN/8, x4, x1, x2)

inst_25116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d80007f; valaddr_reg:x3; val_offset:75348*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75348*0 + 3*540*FLEN/8, x4, x1, x2)

inst_25117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d8000ff; valaddr_reg:x3; val_offset:75351*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75351*0 + 3*541*FLEN/8, x4, x1, x2)

inst_25118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d8001ff; valaddr_reg:x3; val_offset:75354*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75354*0 + 3*542*FLEN/8, x4, x1, x2)

inst_25119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d8003ff; valaddr_reg:x3; val_offset:75357*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75357*0 + 3*543*FLEN/8, x4, x1, x2)

inst_25120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d8007ff; valaddr_reg:x3; val_offset:75360*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75360*0 + 3*544*FLEN/8, x4, x1, x2)

inst_25121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d800fff; valaddr_reg:x3; val_offset:75363*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75363*0 + 3*545*FLEN/8, x4, x1, x2)

inst_25122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d801fff; valaddr_reg:x3; val_offset:75366*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75366*0 + 3*546*FLEN/8, x4, x1, x2)

inst_25123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d803fff; valaddr_reg:x3; val_offset:75369*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75369*0 + 3*547*FLEN/8, x4, x1, x2)

inst_25124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d807fff; valaddr_reg:x3; val_offset:75372*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75372*0 + 3*548*FLEN/8, x4, x1, x2)

inst_25125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d80ffff; valaddr_reg:x3; val_offset:75375*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75375*0 + 3*549*FLEN/8, x4, x1, x2)

inst_25126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d81ffff; valaddr_reg:x3; val_offset:75378*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75378*0 + 3*550*FLEN/8, x4, x1, x2)

inst_25127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d83ffff; valaddr_reg:x3; val_offset:75381*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75381*0 + 3*551*FLEN/8, x4, x1, x2)

inst_25128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d87ffff; valaddr_reg:x3; val_offset:75384*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75384*0 + 3*552*FLEN/8, x4, x1, x2)

inst_25129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d8fffff; valaddr_reg:x3; val_offset:75387*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75387*0 + 3*553*FLEN/8, x4, x1, x2)

inst_25130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8d9fffff; valaddr_reg:x3; val_offset:75390*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75390*0 + 3*554*FLEN/8, x4, x1, x2)

inst_25131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dbfffff; valaddr_reg:x3; val_offset:75393*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75393*0 + 3*555*FLEN/8, x4, x1, x2)

inst_25132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dc00000; valaddr_reg:x3; val_offset:75396*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75396*0 + 3*556*FLEN/8, x4, x1, x2)

inst_25133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8de00000; valaddr_reg:x3; val_offset:75399*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75399*0 + 3*557*FLEN/8, x4, x1, x2)

inst_25134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8df00000; valaddr_reg:x3; val_offset:75402*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75402*0 + 3*558*FLEN/8, x4, x1, x2)

inst_25135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8df80000; valaddr_reg:x3; val_offset:75405*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75405*0 + 3*559*FLEN/8, x4, x1, x2)

inst_25136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfc0000; valaddr_reg:x3; val_offset:75408*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75408*0 + 3*560*FLEN/8, x4, x1, x2)

inst_25137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfe0000; valaddr_reg:x3; val_offset:75411*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75411*0 + 3*561*FLEN/8, x4, x1, x2)

inst_25138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dff0000; valaddr_reg:x3; val_offset:75414*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75414*0 + 3*562*FLEN/8, x4, x1, x2)

inst_25139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dff8000; valaddr_reg:x3; val_offset:75417*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75417*0 + 3*563*FLEN/8, x4, x1, x2)

inst_25140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffc000; valaddr_reg:x3; val_offset:75420*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75420*0 + 3*564*FLEN/8, x4, x1, x2)

inst_25141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffe000; valaddr_reg:x3; val_offset:75423*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75423*0 + 3*565*FLEN/8, x4, x1, x2)

inst_25142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfff000; valaddr_reg:x3; val_offset:75426*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75426*0 + 3*566*FLEN/8, x4, x1, x2)

inst_25143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfff800; valaddr_reg:x3; val_offset:75429*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75429*0 + 3*567*FLEN/8, x4, x1, x2)

inst_25144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfffc00; valaddr_reg:x3; val_offset:75432*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75432*0 + 3*568*FLEN/8, x4, x1, x2)

inst_25145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfffe00; valaddr_reg:x3; val_offset:75435*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75435*0 + 3*569*FLEN/8, x4, x1, x2)

inst_25146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffff00; valaddr_reg:x3; val_offset:75438*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75438*0 + 3*570*FLEN/8, x4, x1, x2)

inst_25147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffff80; valaddr_reg:x3; val_offset:75441*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75441*0 + 3*571*FLEN/8, x4, x1, x2)

inst_25148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffffc0; valaddr_reg:x3; val_offset:75444*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75444*0 + 3*572*FLEN/8, x4, x1, x2)

inst_25149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffffe0; valaddr_reg:x3; val_offset:75447*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75447*0 + 3*573*FLEN/8, x4, x1, x2)

inst_25150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfffff0; valaddr_reg:x3; val_offset:75450*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75450*0 + 3*574*FLEN/8, x4, x1, x2)

inst_25151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfffff8; valaddr_reg:x3; val_offset:75453*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75453*0 + 3*575*FLEN/8, x4, x1, x2)

inst_25152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfffffc; valaddr_reg:x3; val_offset:75456*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75456*0 + 3*576*FLEN/8, x4, x1, x2)

inst_25153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dfffffe; valaddr_reg:x3; val_offset:75459*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75459*0 + 3*577*FLEN/8, x4, x1, x2)

inst_25154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7ee20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efee20b; op2val:0x80000000;
op3val:0x8dffffff; valaddr_reg:x3; val_offset:75462*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75462*0 + 3*578*FLEN/8, x4, x1, x2)

inst_25155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:75465*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75465*0 + 3*579*FLEN/8, x4, x1, x2)

inst_25156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:75468*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75468*0 + 3*580*FLEN/8, x4, x1, x2)

inst_25157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:75471*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75471*0 + 3*581*FLEN/8, x4, x1, x2)

inst_25158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:75474*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75474*0 + 3*582*FLEN/8, x4, x1, x2)

inst_25159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:75477*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75477*0 + 3*583*FLEN/8, x4, x1, x2)

inst_25160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:75480*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75480*0 + 3*584*FLEN/8, x4, x1, x2)

inst_25161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:75483*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75483*0 + 3*585*FLEN/8, x4, x1, x2)

inst_25162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:75486*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75486*0 + 3*586*FLEN/8, x4, x1, x2)

inst_25163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:75489*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75489*0 + 3*587*FLEN/8, x4, x1, x2)

inst_25164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:75492*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75492*0 + 3*588*FLEN/8, x4, x1, x2)

inst_25165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:75495*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75495*0 + 3*589*FLEN/8, x4, x1, x2)

inst_25166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:75498*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75498*0 + 3*590*FLEN/8, x4, x1, x2)

inst_25167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:75501*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75501*0 + 3*591*FLEN/8, x4, x1, x2)

inst_25168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:75504*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75504*0 + 3*592*FLEN/8, x4, x1, x2)

inst_25169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:75507*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75507*0 + 3*593*FLEN/8, x4, x1, x2)

inst_25170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:75510*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75510*0 + 3*594*FLEN/8, x4, x1, x2)

inst_25171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a800000; valaddr_reg:x3; val_offset:75513*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75513*0 + 3*595*FLEN/8, x4, x1, x2)

inst_25172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a800001; valaddr_reg:x3; val_offset:75516*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75516*0 + 3*596*FLEN/8, x4, x1, x2)

inst_25173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a800003; valaddr_reg:x3; val_offset:75519*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75519*0 + 3*597*FLEN/8, x4, x1, x2)

inst_25174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a800007; valaddr_reg:x3; val_offset:75522*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75522*0 + 3*598*FLEN/8, x4, x1, x2)

inst_25175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a80000f; valaddr_reg:x3; val_offset:75525*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75525*0 + 3*599*FLEN/8, x4, x1, x2)

inst_25176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a80001f; valaddr_reg:x3; val_offset:75528*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75528*0 + 3*600*FLEN/8, x4, x1, x2)

inst_25177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a80003f; valaddr_reg:x3; val_offset:75531*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75531*0 + 3*601*FLEN/8, x4, x1, x2)

inst_25178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a80007f; valaddr_reg:x3; val_offset:75534*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75534*0 + 3*602*FLEN/8, x4, x1, x2)

inst_25179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a8000ff; valaddr_reg:x3; val_offset:75537*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75537*0 + 3*603*FLEN/8, x4, x1, x2)

inst_25180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a8001ff; valaddr_reg:x3; val_offset:75540*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75540*0 + 3*604*FLEN/8, x4, x1, x2)

inst_25181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a8003ff; valaddr_reg:x3; val_offset:75543*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75543*0 + 3*605*FLEN/8, x4, x1, x2)

inst_25182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a8007ff; valaddr_reg:x3; val_offset:75546*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75546*0 + 3*606*FLEN/8, x4, x1, x2)

inst_25183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a800fff; valaddr_reg:x3; val_offset:75549*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75549*0 + 3*607*FLEN/8, x4, x1, x2)

inst_25184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a801fff; valaddr_reg:x3; val_offset:75552*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75552*0 + 3*608*FLEN/8, x4, x1, x2)

inst_25185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a803fff; valaddr_reg:x3; val_offset:75555*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75555*0 + 3*609*FLEN/8, x4, x1, x2)

inst_25186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a807fff; valaddr_reg:x3; val_offset:75558*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75558*0 + 3*610*FLEN/8, x4, x1, x2)

inst_25187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a80ffff; valaddr_reg:x3; val_offset:75561*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75561*0 + 3*611*FLEN/8, x4, x1, x2)

inst_25188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a81ffff; valaddr_reg:x3; val_offset:75564*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75564*0 + 3*612*FLEN/8, x4, x1, x2)

inst_25189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a83ffff; valaddr_reg:x3; val_offset:75567*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75567*0 + 3*613*FLEN/8, x4, x1, x2)

inst_25190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a87ffff; valaddr_reg:x3; val_offset:75570*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75570*0 + 3*614*FLEN/8, x4, x1, x2)

inst_25191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a8fffff; valaddr_reg:x3; val_offset:75573*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75573*0 + 3*615*FLEN/8, x4, x1, x2)

inst_25192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8a9fffff; valaddr_reg:x3; val_offset:75576*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75576*0 + 3*616*FLEN/8, x4, x1, x2)

inst_25193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8abfffff; valaddr_reg:x3; val_offset:75579*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75579*0 + 3*617*FLEN/8, x4, x1, x2)

inst_25194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8ac00000; valaddr_reg:x3; val_offset:75582*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75582*0 + 3*618*FLEN/8, x4, x1, x2)

inst_25195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8ae00000; valaddr_reg:x3; val_offset:75585*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75585*0 + 3*619*FLEN/8, x4, x1, x2)

inst_25196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8af00000; valaddr_reg:x3; val_offset:75588*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75588*0 + 3*620*FLEN/8, x4, x1, x2)

inst_25197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8af80000; valaddr_reg:x3; val_offset:75591*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75591*0 + 3*621*FLEN/8, x4, x1, x2)

inst_25198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afc0000; valaddr_reg:x3; val_offset:75594*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75594*0 + 3*622*FLEN/8, x4, x1, x2)

inst_25199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afe0000; valaddr_reg:x3; val_offset:75597*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75597*0 + 3*623*FLEN/8, x4, x1, x2)

inst_25200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8aff0000; valaddr_reg:x3; val_offset:75600*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75600*0 + 3*624*FLEN/8, x4, x1, x2)

inst_25201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8aff8000; valaddr_reg:x3; val_offset:75603*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75603*0 + 3*625*FLEN/8, x4, x1, x2)

inst_25202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affc000; valaddr_reg:x3; val_offset:75606*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75606*0 + 3*626*FLEN/8, x4, x1, x2)

inst_25203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affe000; valaddr_reg:x3; val_offset:75609*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75609*0 + 3*627*FLEN/8, x4, x1, x2)

inst_25204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afff000; valaddr_reg:x3; val_offset:75612*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75612*0 + 3*628*FLEN/8, x4, x1, x2)

inst_25205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afff800; valaddr_reg:x3; val_offset:75615*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75615*0 + 3*629*FLEN/8, x4, x1, x2)

inst_25206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afffc00; valaddr_reg:x3; val_offset:75618*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75618*0 + 3*630*FLEN/8, x4, x1, x2)

inst_25207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afffe00; valaddr_reg:x3; val_offset:75621*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75621*0 + 3*631*FLEN/8, x4, x1, x2)

inst_25208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affff00; valaddr_reg:x3; val_offset:75624*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75624*0 + 3*632*FLEN/8, x4, x1, x2)

inst_25209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affff80; valaddr_reg:x3; val_offset:75627*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75627*0 + 3*633*FLEN/8, x4, x1, x2)

inst_25210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affffc0; valaddr_reg:x3; val_offset:75630*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75630*0 + 3*634*FLEN/8, x4, x1, x2)

inst_25211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affffe0; valaddr_reg:x3; val_offset:75633*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75633*0 + 3*635*FLEN/8, x4, x1, x2)

inst_25212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afffff0; valaddr_reg:x3; val_offset:75636*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75636*0 + 3*636*FLEN/8, x4, x1, x2)

inst_25213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afffff8; valaddr_reg:x3; val_offset:75639*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75639*0 + 3*637*FLEN/8, x4, x1, x2)

inst_25214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afffffc; valaddr_reg:x3; val_offset:75642*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75642*0 + 3*638*FLEN/8, x4, x1, x2)

inst_25215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8afffffe; valaddr_reg:x3; val_offset:75645*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75645*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_25216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f42f1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x15 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff42f1; op2val:0x80000000;
op3val:0x8affffff; valaddr_reg:x3; val_offset:75648*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75648*0 + 3*640*FLEN/8, x4, x1, x2)

inst_25217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:75651*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75651*0 + 3*641*FLEN/8, x4, x1, x2)

inst_25218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:75654*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75654*0 + 3*642*FLEN/8, x4, x1, x2)

inst_25219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:75657*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75657*0 + 3*643*FLEN/8, x4, x1, x2)

inst_25220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:75660*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75660*0 + 3*644*FLEN/8, x4, x1, x2)

inst_25221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:75663*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75663*0 + 3*645*FLEN/8, x4, x1, x2)

inst_25222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:75666*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75666*0 + 3*646*FLEN/8, x4, x1, x2)

inst_25223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:75669*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75669*0 + 3*647*FLEN/8, x4, x1, x2)

inst_25224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:75672*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75672*0 + 3*648*FLEN/8, x4, x1, x2)

inst_25225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:75675*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75675*0 + 3*649*FLEN/8, x4, x1, x2)

inst_25226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:75678*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75678*0 + 3*650*FLEN/8, x4, x1, x2)

inst_25227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:75681*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75681*0 + 3*651*FLEN/8, x4, x1, x2)

inst_25228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:75684*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75684*0 + 3*652*FLEN/8, x4, x1, x2)

inst_25229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:75687*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75687*0 + 3*653*FLEN/8, x4, x1, x2)

inst_25230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:75690*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75690*0 + 3*654*FLEN/8, x4, x1, x2)

inst_25231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:75693*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75693*0 + 3*655*FLEN/8, x4, x1, x2)

inst_25232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:75696*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75696*0 + 3*656*FLEN/8, x4, x1, x2)

inst_25233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c800000; valaddr_reg:x3; val_offset:75699*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75699*0 + 3*657*FLEN/8, x4, x1, x2)

inst_25234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c800001; valaddr_reg:x3; val_offset:75702*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75702*0 + 3*658*FLEN/8, x4, x1, x2)

inst_25235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c800003; valaddr_reg:x3; val_offset:75705*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75705*0 + 3*659*FLEN/8, x4, x1, x2)

inst_25236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c800007; valaddr_reg:x3; val_offset:75708*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75708*0 + 3*660*FLEN/8, x4, x1, x2)

inst_25237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c80000f; valaddr_reg:x3; val_offset:75711*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75711*0 + 3*661*FLEN/8, x4, x1, x2)

inst_25238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c80001f; valaddr_reg:x3; val_offset:75714*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75714*0 + 3*662*FLEN/8, x4, x1, x2)

inst_25239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c80003f; valaddr_reg:x3; val_offset:75717*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75717*0 + 3*663*FLEN/8, x4, x1, x2)

inst_25240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c80007f; valaddr_reg:x3; val_offset:75720*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75720*0 + 3*664*FLEN/8, x4, x1, x2)

inst_25241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c8000ff; valaddr_reg:x3; val_offset:75723*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75723*0 + 3*665*FLEN/8, x4, x1, x2)

inst_25242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c8001ff; valaddr_reg:x3; val_offset:75726*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75726*0 + 3*666*FLEN/8, x4, x1, x2)

inst_25243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c8003ff; valaddr_reg:x3; val_offset:75729*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75729*0 + 3*667*FLEN/8, x4, x1, x2)

inst_25244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c8007ff; valaddr_reg:x3; val_offset:75732*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75732*0 + 3*668*FLEN/8, x4, x1, x2)

inst_25245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c800fff; valaddr_reg:x3; val_offset:75735*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75735*0 + 3*669*FLEN/8, x4, x1, x2)

inst_25246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c801fff; valaddr_reg:x3; val_offset:75738*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75738*0 + 3*670*FLEN/8, x4, x1, x2)

inst_25247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c803fff; valaddr_reg:x3; val_offset:75741*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75741*0 + 3*671*FLEN/8, x4, x1, x2)

inst_25248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c807fff; valaddr_reg:x3; val_offset:75744*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75744*0 + 3*672*FLEN/8, x4, x1, x2)

inst_25249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c80ffff; valaddr_reg:x3; val_offset:75747*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75747*0 + 3*673*FLEN/8, x4, x1, x2)

inst_25250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c81ffff; valaddr_reg:x3; val_offset:75750*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75750*0 + 3*674*FLEN/8, x4, x1, x2)

inst_25251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c83ffff; valaddr_reg:x3; val_offset:75753*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75753*0 + 3*675*FLEN/8, x4, x1, x2)

inst_25252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c87ffff; valaddr_reg:x3; val_offset:75756*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75756*0 + 3*676*FLEN/8, x4, x1, x2)

inst_25253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c8fffff; valaddr_reg:x3; val_offset:75759*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75759*0 + 3*677*FLEN/8, x4, x1, x2)

inst_25254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8c9fffff; valaddr_reg:x3; val_offset:75762*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75762*0 + 3*678*FLEN/8, x4, x1, x2)

inst_25255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cbfffff; valaddr_reg:x3; val_offset:75765*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75765*0 + 3*679*FLEN/8, x4, x1, x2)

inst_25256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cc00000; valaddr_reg:x3; val_offset:75768*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75768*0 + 3*680*FLEN/8, x4, x1, x2)

inst_25257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8ce00000; valaddr_reg:x3; val_offset:75771*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75771*0 + 3*681*FLEN/8, x4, x1, x2)

inst_25258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cf00000; valaddr_reg:x3; val_offset:75774*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75774*0 + 3*682*FLEN/8, x4, x1, x2)

inst_25259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cf80000; valaddr_reg:x3; val_offset:75777*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75777*0 + 3*683*FLEN/8, x4, x1, x2)

inst_25260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfc0000; valaddr_reg:x3; val_offset:75780*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75780*0 + 3*684*FLEN/8, x4, x1, x2)

inst_25261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfe0000; valaddr_reg:x3; val_offset:75783*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75783*0 + 3*685*FLEN/8, x4, x1, x2)

inst_25262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cff0000; valaddr_reg:x3; val_offset:75786*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75786*0 + 3*686*FLEN/8, x4, x1, x2)

inst_25263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cff8000; valaddr_reg:x3; val_offset:75789*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75789*0 + 3*687*FLEN/8, x4, x1, x2)

inst_25264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffc000; valaddr_reg:x3; val_offset:75792*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75792*0 + 3*688*FLEN/8, x4, x1, x2)

inst_25265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffe000; valaddr_reg:x3; val_offset:75795*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75795*0 + 3*689*FLEN/8, x4, x1, x2)

inst_25266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfff000; valaddr_reg:x3; val_offset:75798*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75798*0 + 3*690*FLEN/8, x4, x1, x2)

inst_25267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfff800; valaddr_reg:x3; val_offset:75801*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75801*0 + 3*691*FLEN/8, x4, x1, x2)

inst_25268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfffc00; valaddr_reg:x3; val_offset:75804*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75804*0 + 3*692*FLEN/8, x4, x1, x2)

inst_25269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfffe00; valaddr_reg:x3; val_offset:75807*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75807*0 + 3*693*FLEN/8, x4, x1, x2)

inst_25270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffff00; valaddr_reg:x3; val_offset:75810*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75810*0 + 3*694*FLEN/8, x4, x1, x2)

inst_25271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffff80; valaddr_reg:x3; val_offset:75813*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75813*0 + 3*695*FLEN/8, x4, x1, x2)

inst_25272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffffc0; valaddr_reg:x3; val_offset:75816*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75816*0 + 3*696*FLEN/8, x4, x1, x2)

inst_25273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffffe0; valaddr_reg:x3; val_offset:75819*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75819*0 + 3*697*FLEN/8, x4, x1, x2)

inst_25274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfffff0; valaddr_reg:x3; val_offset:75822*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75822*0 + 3*698*FLEN/8, x4, x1, x2)

inst_25275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfffff8; valaddr_reg:x3; val_offset:75825*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75825*0 + 3*699*FLEN/8, x4, x1, x2)

inst_25276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfffffc; valaddr_reg:x3; val_offset:75828*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75828*0 + 3*700*FLEN/8, x4, x1, x2)

inst_25277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cfffffe; valaddr_reg:x3; val_offset:75831*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75831*0 + 3*701*FLEN/8, x4, x1, x2)

inst_25278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7f747b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eff747b; op2val:0x80000000;
op3val:0x8cffffff; valaddr_reg:x3; val_offset:75834*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75834*0 + 3*702*FLEN/8, x4, x1, x2)

inst_25279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:75837*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75837*0 + 3*703*FLEN/8, x4, x1, x2)

inst_25280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:75840*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75840*0 + 3*704*FLEN/8, x4, x1, x2)

inst_25281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:75843*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75843*0 + 3*705*FLEN/8, x4, x1, x2)

inst_25282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:75846*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75846*0 + 3*706*FLEN/8, x4, x1, x2)

inst_25283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:75849*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75849*0 + 3*707*FLEN/8, x4, x1, x2)

inst_25284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:75852*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75852*0 + 3*708*FLEN/8, x4, x1, x2)

inst_25285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:75855*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75855*0 + 3*709*FLEN/8, x4, x1, x2)

inst_25286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:75858*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75858*0 + 3*710*FLEN/8, x4, x1, x2)

inst_25287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:75861*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75861*0 + 3*711*FLEN/8, x4, x1, x2)

inst_25288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:75864*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75864*0 + 3*712*FLEN/8, x4, x1, x2)

inst_25289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:75867*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75867*0 + 3*713*FLEN/8, x4, x1, x2)

inst_25290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:75870*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75870*0 + 3*714*FLEN/8, x4, x1, x2)

inst_25291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:75873*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75873*0 + 3*715*FLEN/8, x4, x1, x2)

inst_25292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:75876*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75876*0 + 3*716*FLEN/8, x4, x1, x2)

inst_25293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:75879*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75879*0 + 3*717*FLEN/8, x4, x1, x2)

inst_25294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:75882*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75882*0 + 3*718*FLEN/8, x4, x1, x2)

inst_25295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7000000; valaddr_reg:x3; val_offset:75885*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75885*0 + 3*719*FLEN/8, x4, x1, x2)

inst_25296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7000001; valaddr_reg:x3; val_offset:75888*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75888*0 + 3*720*FLEN/8, x4, x1, x2)

inst_25297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7000003; valaddr_reg:x3; val_offset:75891*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75891*0 + 3*721*FLEN/8, x4, x1, x2)

inst_25298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7000007; valaddr_reg:x3; val_offset:75894*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75894*0 + 3*722*FLEN/8, x4, x1, x2)

inst_25299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x700000f; valaddr_reg:x3; val_offset:75897*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75897*0 + 3*723*FLEN/8, x4, x1, x2)

inst_25300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x700001f; valaddr_reg:x3; val_offset:75900*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75900*0 + 3*724*FLEN/8, x4, x1, x2)

inst_25301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x700003f; valaddr_reg:x3; val_offset:75903*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75903*0 + 3*725*FLEN/8, x4, x1, x2)

inst_25302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x700007f; valaddr_reg:x3; val_offset:75906*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75906*0 + 3*726*FLEN/8, x4, x1, x2)

inst_25303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x70000ff; valaddr_reg:x3; val_offset:75909*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75909*0 + 3*727*FLEN/8, x4, x1, x2)

inst_25304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x70001ff; valaddr_reg:x3; val_offset:75912*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75912*0 + 3*728*FLEN/8, x4, x1, x2)

inst_25305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x70003ff; valaddr_reg:x3; val_offset:75915*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75915*0 + 3*729*FLEN/8, x4, x1, x2)

inst_25306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x70007ff; valaddr_reg:x3; val_offset:75918*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75918*0 + 3*730*FLEN/8, x4, x1, x2)

inst_25307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7000fff; valaddr_reg:x3; val_offset:75921*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75921*0 + 3*731*FLEN/8, x4, x1, x2)

inst_25308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7001fff; valaddr_reg:x3; val_offset:75924*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75924*0 + 3*732*FLEN/8, x4, x1, x2)

inst_25309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7003fff; valaddr_reg:x3; val_offset:75927*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75927*0 + 3*733*FLEN/8, x4, x1, x2)

inst_25310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7007fff; valaddr_reg:x3; val_offset:75930*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75930*0 + 3*734*FLEN/8, x4, x1, x2)

inst_25311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x700ffff; valaddr_reg:x3; val_offset:75933*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75933*0 + 3*735*FLEN/8, x4, x1, x2)

inst_25312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x701ffff; valaddr_reg:x3; val_offset:75936*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75936*0 + 3*736*FLEN/8, x4, x1, x2)

inst_25313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x703ffff; valaddr_reg:x3; val_offset:75939*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75939*0 + 3*737*FLEN/8, x4, x1, x2)

inst_25314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x707ffff; valaddr_reg:x3; val_offset:75942*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75942*0 + 3*738*FLEN/8, x4, x1, x2)

inst_25315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x70fffff; valaddr_reg:x3; val_offset:75945*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75945*0 + 3*739*FLEN/8, x4, x1, x2)

inst_25316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x71fffff; valaddr_reg:x3; val_offset:75948*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75948*0 + 3*740*FLEN/8, x4, x1, x2)

inst_25317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x73fffff; valaddr_reg:x3; val_offset:75951*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75951*0 + 3*741*FLEN/8, x4, x1, x2)

inst_25318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7400000; valaddr_reg:x3; val_offset:75954*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75954*0 + 3*742*FLEN/8, x4, x1, x2)

inst_25319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7600000; valaddr_reg:x3; val_offset:75957*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75957*0 + 3*743*FLEN/8, x4, x1, x2)

inst_25320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7700000; valaddr_reg:x3; val_offset:75960*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75960*0 + 3*744*FLEN/8, x4, x1, x2)

inst_25321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x7780000; valaddr_reg:x3; val_offset:75963*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75963*0 + 3*745*FLEN/8, x4, x1, x2)

inst_25322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77c0000; valaddr_reg:x3; val_offset:75966*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75966*0 + 3*746*FLEN/8, x4, x1, x2)

inst_25323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77e0000; valaddr_reg:x3; val_offset:75969*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75969*0 + 3*747*FLEN/8, x4, x1, x2)

inst_25324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77f0000; valaddr_reg:x3; val_offset:75972*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75972*0 + 3*748*FLEN/8, x4, x1, x2)

inst_25325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77f8000; valaddr_reg:x3; val_offset:75975*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75975*0 + 3*749*FLEN/8, x4, x1, x2)

inst_25326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fc000; valaddr_reg:x3; val_offset:75978*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75978*0 + 3*750*FLEN/8, x4, x1, x2)

inst_25327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fe000; valaddr_reg:x3; val_offset:75981*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75981*0 + 3*751*FLEN/8, x4, x1, x2)

inst_25328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ff000; valaddr_reg:x3; val_offset:75984*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75984*0 + 3*752*FLEN/8, x4, x1, x2)

inst_25329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ff800; valaddr_reg:x3; val_offset:75987*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75987*0 + 3*753*FLEN/8, x4, x1, x2)

inst_25330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ffc00; valaddr_reg:x3; val_offset:75990*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75990*0 + 3*754*FLEN/8, x4, x1, x2)

inst_25331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ffe00; valaddr_reg:x3; val_offset:75993*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75993*0 + 3*755*FLEN/8, x4, x1, x2)

inst_25332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fff00; valaddr_reg:x3; val_offset:75996*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75996*0 + 3*756*FLEN/8, x4, x1, x2)

inst_25333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fff80; valaddr_reg:x3; val_offset:75999*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 75999*0 + 3*757*FLEN/8, x4, x1, x2)

inst_25334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fffc0; valaddr_reg:x3; val_offset:76002*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76002*0 + 3*758*FLEN/8, x4, x1, x2)

inst_25335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fffe0; valaddr_reg:x3; val_offset:76005*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76005*0 + 3*759*FLEN/8, x4, x1, x2)

inst_25336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ffff0; valaddr_reg:x3; val_offset:76008*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76008*0 + 3*760*FLEN/8, x4, x1, x2)

inst_25337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ffff8; valaddr_reg:x3; val_offset:76011*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76011*0 + 3*761*FLEN/8, x4, x1, x2)

inst_25338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ffffc; valaddr_reg:x3; val_offset:76014*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76014*0 + 3*762*FLEN/8, x4, x1, x2)

inst_25339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77ffffe; valaddr_reg:x3; val_offset:76017*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76017*0 + 3*763*FLEN/8, x4, x1, x2)

inst_25340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0036a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0036a8; op2val:0x0;
op3val:0x77fffff; valaddr_reg:x3; val_offset:76020*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76020*0 + 3*764*FLEN/8, x4, x1, x2)

inst_25341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f800001; valaddr_reg:x3; val_offset:76023*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76023*0 + 3*765*FLEN/8, x4, x1, x2)

inst_25342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f800003; valaddr_reg:x3; val_offset:76026*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76026*0 + 3*766*FLEN/8, x4, x1, x2)

inst_25343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0194cf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f3810 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0194cf; op2val:0x3f3810;
op3val:0x3f800007; valaddr_reg:x3; val_offset:76029*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76029*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314207232,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314731520,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314993664,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315124736,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315190272,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315223040,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315239424,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315247616,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315251712,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315253760,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315254784,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255296,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255552,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255680,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255744,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255776,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255792,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255800,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255804,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255806,32,FLEN)
NAN_BOXED(2130372758,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255807,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410176,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410177,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410179,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410183,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410191,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410207,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410239,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410303,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410431,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023410687,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023411199,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023412223,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023414271,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023418367,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023426559,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023442943,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023475711,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023541247,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023672319,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1023934463,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1024458751,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1025507327,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1027604479,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1027604480,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1029701632,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1030750208,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031274496,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031536640,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031667712,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031733248,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031766016,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031782400,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031790592,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031794688,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031796736,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031797760,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798272,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798528,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798656,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798720,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798752,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798768,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798776,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798780,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798782,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1031798783,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130454517,32,FLEN)
NAN_BOXED(4258242,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479936,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479937,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479939,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479943,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479951,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479967,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917479999,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917480063,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917480191,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917480447,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917480959,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917481983,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917484031,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917488127,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917496319,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917512703,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917545471,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917611007,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3917742079,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3918004223,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3918528511,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3919577087,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3921674239,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3921674240,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3923771392,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3924819968,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925344256,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925606400,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925737472,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925803008,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925835776,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925852160,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925860352,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925864448,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925866496,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925867520,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868032,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868288,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868416,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868480,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868512,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868528,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868536,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868540,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868542,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(3925868543,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2130508081,32,FLEN)
NAN_BOXED(3221325833,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534208,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534209,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534211,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534215,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534223,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534239,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534271,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534335,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534463,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637534719,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637535231,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637536255,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637538303,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637542399,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637550591,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637566975,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637599743,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637665279,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(637796351,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(638058495,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(638582783,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(639631359,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(641728511,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(641728512,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(643825664,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(644874240,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645398528,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645660672,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645791744,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645857280,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645890048,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645906432,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645914624,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645918720,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645920768,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645921792,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922304,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922560,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922688,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922752,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922784,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922800,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922808,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922812,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922814,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(645922815,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130518899,32,FLEN)
NAN_BOXED(4241717,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103808,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103809,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103811,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103815,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103823,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103839,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103871,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103935,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104063,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104319,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104831,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218105855,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218107903,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218111999,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218120191,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218136575,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218169343,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218234879,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218365951,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218628095,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(219152383,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(220200959,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298111,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298112,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(224395264,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225443840,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225968128,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226230272,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226361344,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226426880,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226459648,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226476032,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226484224,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226488320,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226490368,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491392,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491904,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492160,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492288,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492352,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492384,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492400,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492408,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492412,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492414,32,FLEN)
NAN_BOXED(2130531546,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492415,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845632,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845633,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845635,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845639,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845647,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845663,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845695,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845759,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291845887,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291846143,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291846655,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291847679,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291849727,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291853823,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291862015,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291878399,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291911167,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1291976703,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292107775,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292369919,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1292894207,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1293942783,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1296039935,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1296039936,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1298137088,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299185664,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299709952,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1299972096,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300103168,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300168704,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300201472,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300217856,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300226048,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300230144,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300232192,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233216,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233728,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300233984,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234112,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234176,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234208,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234224,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234232,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234236,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234238,32,FLEN)
NAN_BOXED(2130534227,32,FLEN)
NAN_BOXED(4237801,32,FLEN)
NAN_BOXED(1300234239,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815296,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815297,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815299,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815303,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815311,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815327,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815359,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815423,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815551,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815807,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197816319,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197817343,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197819391,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197823487,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197831679,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197848063,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197880831,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197946367,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2198077439,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2198339583,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2198863871,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2199912447,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2202009599,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2202009600,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2204106752,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2205155328,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2205679616,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2205941760,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206072832,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206138368,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206171136,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206187520,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206195712,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206199808,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206201856,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206202880,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203392,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203648,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203776,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203840,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203872,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203888,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203896,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203900,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203902,32,FLEN)
NAN_BOXED(2130551486,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2206203903,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863488,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863489,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863491,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863495,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863503,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863519,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863551,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863615,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863743,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076863999,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076864511,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076865535,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076867583,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076871679,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076879871,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076896255,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076929023,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4076994559,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4077125631,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4077387775,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4077912063,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4078960639,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4081057791,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4081057792,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4083154944,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4084203520,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4084727808,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4084989952,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085121024,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085186560,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085219328,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085235712,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085243904,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085248000,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085250048,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251072,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251584,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251840,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085251968,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252032,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252064,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252080,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252088,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252092,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252094,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4085252095,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2130559803,32,FLEN)
NAN_BOXED(3221299432,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160768,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160769,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160771,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160775,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160783,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160799,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160831,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176160895,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161023,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161279,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176161791,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176162815,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176164863,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176168959,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176177151,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176193535,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176226303,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176291839,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176422911,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(176685055,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(177209343,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(178257919,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(180355071,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(180355072,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(182452224,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(183500800,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184025088,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184287232,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184418304,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184483840,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184516608,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184532992,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184541184,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184545280,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184547328,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184548352,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184548864,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549120,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549248,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549312,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549344,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549360,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549368,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549372,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549374,32,FLEN)
NAN_BOXED(2130584824,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(184549375,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976064,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976065,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976067,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976071,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976079,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976095,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976127,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976191,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976319,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976575,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373977087,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373978111,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373980159,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373984255,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373992447,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374008831,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374041599,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374107135,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374238207,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2374500351,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2375024639,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2376073215,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2378170367,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2378170368,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2380267520,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2381316096,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2381840384,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382102528,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382233600,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382299136,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382331904,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382348288,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382356480,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382360576,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382362624,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382363648,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364160,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364416,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364544,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364608,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364640,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364656,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364664,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364668,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364670,32,FLEN)
NAN_BOXED(2130633227,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2382364671,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644416,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644417,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644419,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644423,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644431,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644447,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644479,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644543,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644671,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644927,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323645439,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323646463,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323648511,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323652607,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323660799,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323677183,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323709951,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323775487,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323906559,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2324168703,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2324692991,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2325741567,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2327838719,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2327838720,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2329935872,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2330984448,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331508736,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331770880,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331901952,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2331967488,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332000256,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332016640,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332024832,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332028928,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332030976,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032000,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032512,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032768,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032896,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032960,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332032992,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033008,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033016,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033020,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033022,32,FLEN)
NAN_BOXED(2130658033,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033023,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198848,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198849,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198851,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198855,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198863,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198879,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198911,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198975,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357199103,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357199359,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357199871,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357200895,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357202943,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357207039,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357215231,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357231615,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357264383,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357329919,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357460991,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357723135,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2358247423,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2359295999,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2361393151,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2361393152,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2363490304,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2364538880,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365063168,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365325312,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365456384,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365521920,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365554688,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365571072,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365579264,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365583360,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365585408,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365586432,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365586944,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587200,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587328,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587392,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587424,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587440,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587448,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587452,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587454,32,FLEN)
NAN_BOXED(2130670715,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587455,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440512,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440513,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440515,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440519,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440527,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440543,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440575,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440639,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117440767,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117441023,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117441535,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117442559,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117444607,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117448703,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117456895,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117473279,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117506047,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117571583,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117702655,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117964799,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(118489087,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(119537663,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(121634815,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(121634816,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(123731968,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(124780544,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125304832,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125566976,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125698048,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125763584,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125796352,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125812736,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125820928,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125825024,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125827072,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828096,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828608,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828864,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828992,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829056,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829088,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829104,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829112,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829116,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829118,32,FLEN)
NAN_BOXED(2130720424,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829119,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130810063,32,FLEN)
NAN_BOXED(4143120,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
