Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                                        Cadence Encounter(R) RTL Compiler
                                Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 986 days old.
         Visit downloads.cadence.com for the latest release of RC.


=================================================================================================================
                                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
=================================================================================================================

GUI is already visible.
rc:/> Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Fri Oct 09 15:02:43 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Fri Oct 09 15:02:44 -0500 2015)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 2.
        : The type associated with the two declarations of a port should be identical.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 3.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALT_MULTADD'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
  Setting attribute of root '/': 'lp_power_unit' = nW
Error   : The object for this attribute is missing or invalid. [TUI-19] [set_attribute]
        : You must specify a 'design' object type as the final (fourth) argument when setting the 'max_leakage_power' attribute.
        : To see the usage/description for this attribute, type 'set_attribute -h <attr_name> *'.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Fri Oct 09 15:06:23 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Fri Oct 09 15:06:24 -0500 2015)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 3.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALT_MULTADD'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin' named 'Failed' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.

Usage: create_clock  [-add] [-name <string>] [-comment <string>] [-domain <string>] -period <float>
           [-waveform <float>+] [-apply_inverted <port|pin>+] [<port|pin>+]

    [-add]:
        should the sources add or overwrite 
    [-name <string>]:
        name of the clock 
    [-comment <string>]:
        comment to be tagged with this command 
    [-domain <string>]:
        name of the clock domain for the clock 
    -period <float>:
        clock period 
    [-waveform <float>+]:
        waveform string 
    [-apply_inverted <port|pin>+]:
        sources of the clock that are inverted 
    [<port|pin>+]:
        sources that are not inverted 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '3' of the SDC file './scripts/design.sdc': create_clock -period 10.0 -waveform {0 5.0} [get_ports {iCLK}].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall] [-level_sensitive]
           [-network_latency_included] [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '4' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iA0}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall] [-level_sensitive]
           [-network_latency_included] [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iB0}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall] [-level_sensitive]
           [-network_latency_included] [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iA1}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall] [-level_sensitive]
           [-network_latency_included] [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '7' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iB1}].
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      0 , failed      1 (runtime  0.00)
 "get_ports"               - successful      0 , failed      5 (runtime  0.00)
 "set_input_delay"         - successful      0 , failed      4 (runtime  0.00)
Warning : Total failed commands during read_sdc are 10
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
  Setting attribute of design 'ALT_MULTADD': 'max_leakage_power' = 1000.0
  Setting attribute of root '/': 'power_optimization_effort' = low
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_4_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_4_csa_cluster'... Accepted.
Mapping ALT_MULTADD_4 to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      49		100%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 4162        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                4136        0  N/A
  Decloning clock-gating logic from /designs/ALT_MULTADD_4
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  4136        0         0        0
 
Incremental optimization status (pre-loop)
==========================================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             4128        0         0        0
 hi_fo_buf                  4128        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4128        0         0        0
 init_drc                   4128        0         0        0
 init_area                  4128        0         0        0
 gate_comp                  4121        0         0        0
 gcomp_mog                  4081        0         0        0
 glob_area                  4080        0         0        0
 rem_inv                    4078        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4078        0         0        0
 init_drc                   4078        0         0        0
 init_area                  4078        0         0        0
 io_phase                   4076        0         0        0
 gate_comp                  4075        0         0        0
 glob_area                  4074        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4074        0         0        0
 init_drc                   4074        0         0        0

  Done mapping ALT_MULTADD_4
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
Mapping ALT_MULTADD to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      49		100%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:   299 ps
Target path end-point (Pin: oR_reg[16]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted    Leakage 
Operation                   Area   Slacks      Power  
-------------------------------------------------------------------------------
 global_map                 4198        0     43464 
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:   199 ps
Target path end-point (Pin: oR_reg[16]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted    Leakage 
Operation                   Area   Slacks      Power  
-------------------------------------------------------------------------------
 global_incr                4159        0     34204 
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [write_hdl]
        : There is no unique design here.
Warning : Failed to dump traces because there are multiple top designs. [OVF-103]
        : Can not dump ovf traces with multiple top designs.
        : Traces can only be generated if there is exactly one top design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
        : Rerun command with a specific design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
  Decloning clock-gating logic from /designs/ALT_MULTADD
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_iopt                  4159        0         0        0    34204 
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 simp_cc_inputs             4149        0         0        0    34723 
 hi_fo_buf                  4149        0         0        0    34723 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_delay                 4149        0         0        0    34723 
 init_drc                   4149        0         0        0    34723 
 init_area                  4149        0         0        0    34723 
 gate_comp                  4144        0         0        0    34764 
 gcomp_mog                  4122        0         0        0    35232 
 rem_inv                    4120        0         0        0    35226 
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_power                 4120        0         0        0    35226 
 io_phase                   4119        0         0        0    35267 
 glob_power                 4118        0         0        0    34592 
 power_down                 4118        0         0        0    34566 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_delay                 4118        0         0        0    34566 
 init_drc                   4118        0         0        0    34566 
 init_area                  4118        0         0        0    34566 
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_power                 4118        0         0        0    34566 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max    Leakage 
Operation                   Area   Slacks     Trans      Cap     Power  
-------------------------------------------------------------------------------
 init_delay                 4118        0         0        0    34566 
 init_drc                   4118        0         0        0    34566 

  Done mapping ALT_MULTADD
  Synthesis succeeded.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report]
        : There is no unique design here.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
Failed on find_unique_design
report timing
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report timing]
        : There is no unique design available
Nothing to report
1
rc:/> report delay
Cannot find subcommand: delay
  report: generate one of various reports
Usage: report subcommand [-h]

  The 'subcommand' can be one of the following:
area                   - prints an area report
boundary_opto          - reports boundary optimization summary
cdn_loop_breaker       - reports the cdn_loop_breaker instances
cell_delay_calculation - reports how the cell delay of a libcell instance is calculated
clock_gating           - prints a clock-gating report
clocks                 - prints a clock report
congestion             - reports congestion summary
datapath               - prints a datapath resources report
design_rules           - prints design rule violations
dft_chains             - reports on DFT scan chains
dft_clock_domain_info  - reports DFT clock domain information
dft_core_wrapper       - reports the wrapper segments inserted for ports using the insert_dft wrapper_cell command
dft_registers          - reports on DFT status of registers
dft_setup              - reports on DFT setup
dft_violations         - reports DFT violations
gates                  - prints a gates report
hierarchy              - prints a hierarchy report
instance               - prints an instance report
isolation              - prints isolation report
level_shifter          - prints a level-shifter report
memory                 - prints a memory usage report
memory_cells           - prints the memory cells in the library
messages               - prints a summary of error messages that have been issued
multibit_inferencing   - prints a multibit inferencing report
net_cap_calculation    - reports how the capacitance of the net is calculated
net_delay_calculation  - reports how the net delay is calculated
net_res_calculation    - reports how the resistance of the net is calculated
nets                   - prints a nets report
opcg_equivalents       - reports the scan cell to opcg cell equivalent mappings specified using the 'set_opcg_equivalent' command
operand_isolation      - prints operand isolation report
ple                    - reports physical layout estimation data
port                   - prints a port report
power                  - prints a power report
power_domain           - prints power domain report
proto                  - reports prototype synthesis information
qor                    - prints a QOR report
scan_compressibility   - reports the scan compressibility of a design by processing its actual compression results generated using the analyze_scan_compressibility command
sequential             - prints a sequential instance report
slew_calculation       - reports how the slew on the driver pin of a libcell instance is calculated
state_retention        - prints state retention report
summary                - prints an area, timing, and design rules report
test_power             - estimates the average scan power in shift and capture modes during test
timing                 - prints a timing report
units                  - reports units
utilization            - reports how floorplan utilization is calculated
yield                  - prints a yield report
Failed on 'report delay'
rc:/> report_timing
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report_timing]
        : There is no unique design available
Nothing to report
1
rc:/> report timing
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report timing]
        : There is no unique design available
Nothing to report
1
rc:/> 