reasonable physical and simulated parameters after 
finishing the electrical measurements such as sheet 
resistance measurement, Hall-effect measurement and 
the chemical analysis measurements such as secondary 
ion mass spectrometry (SIMS) and transmission 
electron microscopy (TEM) measurements. Further, we 
use the C-V measurement and analytic analysis to find 
out the interface traps at the Si/SiO2 interfaces 
effect on the device performance which was also 
verified by TCAD simulation. It shows that the 
negative interface trap charges exactly existed in 
the Si/SiO2 interface caused by the phosphorus dose 
loss in it. Furthermore, this subject provides a new 
method to extract the dose loss of phosphorus at the 
interfaces on both sides of poly-Si channel and 
explain that the grain boundary segregation affected 
on the dose loss of phosphorus is limited. 
英文關鍵詞： dose loss, interface segregation, interface trap, 
junctionless transistor, phosphorus 
 
 1 
行政院國家科學委員會專題研究計畫成果報告 
複晶矽薄膜矽與二氧化矽結構上之磷摻雜劑量損失行為模式 
Modeling of phosphorus dose loss behavior in polycrystalline silicon films on the 
silicon-on-insulator structure 
計畫編號: NSC-100-2218-468-003 
執行期間: 100 年 12 月 01 日至 101 年 12 月 31 日 
主持人: 蔡宗叡 亞洲大學光電與通訊工程學系 
Email: jrtsai@asia.edu.tw 
 
 
一、中文摘要 
本計畫主要是針對高劑量磷濃度所摻雜的複
晶 矽 薄 膜 沉 積 於 矽 在 二 氧 化 矽 
(silicon-on-insulator, SOI) 結構中，經過熱處理後
所產生摻雜磷劑量損失進行研究，其目的在發展
一套新的實驗設計分析方法將雙矽與二氧化矽界
面所產生的偏析效應對於複晶矽薄膜內磷劑量損
失的變化影響多寡作為研究課題，我們利用 in-situ
摻雜高濃度磷的製程方式來沉積複晶矽薄膜，可
以避免離子佈植缺陷所引發的暫態增益擴散而增
加在界面上磷摻雜損失的情形，利用不同奈米尺
寸的薄膜厚度來產生複晶矽薄膜內的均勻摻雜濃
度，使得載子移動率所受到的不同離子化摻雜濃
度碰撞產生變化的情形降低，藉此利用電性量
測，如: 片電阻量測、霍爾效應等量測及化性量
測，如: 二次離子質譜儀摻雜濃度及穿透式顯微
鏡的實驗數據來得到更合理實驗模擬的物理參
數，甚者，本計畫中，在奈米等級無接面複晶矽
薄膜 SOI結構電晶體結構，利用電容-電壓特性曲
線之量測結果以及理論分析校正來找出矽與二氧
化矽界面缺陷對於元件特性之影響，並利用技術
電腦輔助模擬系統來模擬驗證，其結果可驗證矽
與二氧化矽界面存在負電性的固定缺陷電荷，此
外，本計畫亦提供新的電性模擬分析方法來萃取
元件通道兩邊矽與二氧化矽界面中，磷摻雜損失
之際量，並說明邊界偏析對於磷摻雜損失於薄複
晶矽模的影響是有限的。 
 
關鍵詞: 劑量損失, 界面偏析, 界面缺陷, 無接
面電晶體, 磷 
 
二、英文摘要 (Abstract in English) 
    In this research, dose loss of phosphorus will be 
studied in the heavily doped polycrystalline silicon 
with phosphorus in silicon-on-insulator (SOI) after 
thermal treatment processes. This project aims at the 
development of a new experimental and analytical 
method to study the variation of phosphorus dose 
loss in polycrystalline silicon film caused by both of 
the double Si/SiO2 interface segregation and grain 
boundary effects. We use the in-situ doped 
fabrication method to deposit heavily 
phosphorus-doped polycrystalline silicon. By the 
way, phosphorus dose loss at the Si/SiO2 interface 
due to transient enhanced diffusion effect can be 
avoided. In addition, the variation of carrier mobility 
due to ionized impurity scattering effect can be 
eliminated because a uniform doping profile will be 
 3 
boundary in the channel effects on device, based on 
our best knowledge, were rarely discussed [10]. This 
work provides a method to extract the dose loss of 
phosphorus at the interfaces on both sides of poly-Si 
channel by C-V measurement, theoretical analysis 
and TCAD simulations. Both experimental data and 
simulated results confirmed that there existed the 
negative fixed trapped charges at the interfaces due 
to the segregated phosphorus atoms and explain that 
the grain boundary segregation affected on the dose 
loss of phosphorus is limited.     
 
四、研究方法 
Figure 1 shows the schematic of poly-Si TFT 
with heavily-doped phosphorus planar JL channel 
analyzed to study the effect of phosphorus 
segregation to Si/SiO2 interface on device 
characteristics. Silicon substrates with <100> 
orientation were wet oxidized to form a bottom 
oxide layer with a thickness of 200 nm. A 
100-nm-thick amorphous Si layer deposited with 
heavily in-situ doped phosphorus and then patterned 
to form the source/drain pads. Here the high dopant 
concentration of phosphorus was implemented to 
reduce the parasitic source/drain resistance. After 
patterning the S/D regions, amorphous Si layer with 
in-situ heavily doped phosphorus channel layers 
were deposited to form channel layers with a 
thickness ranging from 8 to 12 nm and a gate 
dielectric with 8-nm-thick oxide layer was deposited 
subsequently. Then the gate electrode was performed 
by the deposition of heavily in-situ doped 
phosphorus with a thickness of 150 nm. All 
deposited films were performed in low pressure 
chemical vapor deposition system (LPCVD). Finally, 
the JL devices were passivated by the capping of 
silicon-dioxide layer with a thickness of 200 nm 
deposited at 700 
o
C in LPCVD system. During this 
passivation process at a relative high temperature, 
not only the amorphous silicon layers can be 
recrystallized to polycrystalline silicon films but 
more phosphorus atoms can be activated to improve 
the device performance. The microstructure of JL 
device was monitored by transmission electron 
microscopy (TEM). The dosage and profile of 
phosphorus in polycrystalline silicon films was 
confirmed by secondary ion mass spectrometry 
(SIMS). The typical sheet doping concentration, C-V 
and I-V characteristics of the JL devices were 
measured using conventional semiconductor 
parameter analyzers.        
 
 
 
 
 
 
 
 
 
 
五、結果與討論 
Figure 2 shows the SIMS profiles of 
phosphorus and oxygen in sample experienced 
different amorphous silicon deposition processes. It 
clearly demonstrated that the experimental 
conditions of deposited films almost the same and 
the nearly flat phosphorus concentration is about 1×
Fig. 1.  Schematic of the two-dimensional N-type JL 
poly-Si TFT structure with heavily doped phosphorus in 
channel, S/D and poly-Si gate regions.  
 5 
Figure 3 shows the cross-sectional TEM image 
of a JL transistor with a good uniform film thickness 
for all deposited films. In addition, the thickness and 
length of channel are 10 nm and 400 nm, 
respectively, showing a few grain boundaries in it. 
Figure 4 shows the typical C-V characteristics of a 
JL transistor with a channel thickness of 10 nm 
measured at 100 kHz, as plotted in red line. It clearly 
indicated that the capacitance per unit area increased 
with the increasing gate voltage and then tends to 
saturate. The flatband voltage (VFB) can be defined 
as the gate voltage was applied to induce electrons 
begin to accumulate at the channel surface just 
below the Si/SiO2 interface. Once the gate voltage 
higher than the flatband voltage, the measured 
capacitance is equal to the gate oxide capacitance 
(Cox) per unit area and the gate oxide thickness (tox) 
can be extracted using the equation given by  
ox
ox
ox
C
t

              (4) 
where ox  is the dielectric constant of oxide. As the 
applied gate voltage lower than the flatband voltage, 
the equivalent capacitance is equal to the series 
connection of the gate oxide capacitance and 
depletion capacitance (Cdep) in the channel surface 
which given by  
depox
depox
CC
CC
C


              (5) 
and   
dep
Si
dep
x
C

                (6) 
where Si and depx are the dielectric constant of 
silicon and the thickness of depletion layer, 
respectively.  In order to obtain the depletion layer 
thickness, the 1-D Poisson equation was solved 
along the direction of channel depth given by  
Si
dqN
dx
xd

 

2
2 )(
            (7) 
and then we can obtain depx , as shown in below: 



D
FBGSi
ox
Si
ox
Si
dep
qN
VV
CC
x
)(2
)( 2

   (8) 
Where q is equal to 1.6×10-19 C and dN  presents 
the effective doping concentration of phosphorus in 
the channel which is lower than the chemical 
concentration of phosphorus mainly caused by the 
interface segregation effect. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
   According to the above approximations and 
experimental data shown in Fig. 4, the gate oxide 
thickness can be extracted as the device operated in 
accumulation region and the flatband voltage can be 
evaluated approximately equal to the gate voltage as 
the capacitance begins to decrease. The extracted 
gate oxide thickness, flatband voltage and active 
dopant concentration of phosphorus are about 8 nm, 
2.4 V, and 1.14×1019 cm-3, respectively. Based on the 
previous discussions, the analytic fitting of 
Fig. 4.  C-V characteristics of the JL transistor with 
channel thickness of 10 nm obtained by C-V 
parameter analyzer, TCAD simulation (blue line) and 
analytic method (circle), respectively.   
 7 
    In order to evaluate the phosphorus dose loss 
effect due to interface segregation on the C-V 
characteristics of JL transistors, Fig. 6 (a) shows the 
schematic of dopant segregated into Si/SiO2 
interfaces on both sides of channel layer through the 
dopant trapping/detrapping behaviors to the 
interfaces. According to the SIMS profile of 
phosphorus shown in Fig. 2, the dopant 
concentration of phosphorus near the Si/SiO2 
interface should be lower than that in the channel 
layer due to the interface segregation effect. As a 
result, the dose loss of phosphorus can be extracted 
by subtracting the simulated doping profile from the 
flat doing profile in the channel region, as illustrated 
in the Fig. 6 (b).  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    Figure 7 shows the simulated C-V 
characteristics of a JL device with the same negative 
interface trap density of 6.5×1012 cm-2 as the doping 
concentration in channel varied from 8.53×1012 cm-2 
to 1.41×1013 cm-2. It clearly shows that the gate 
voltage should be increased with decreasing the 
doping concentration in channel to maintain the 
same capacitance as gate voltage was smaller than 
the flatband voltage because the depletion region is 
easily appeared in low doping level in channel. That 
is, higher gate voltage is required to induce more 
electrons to channel surface for device operated at 
accumulation region.  Here we define the critical 
gate voltage (VGC) was occurred in the bottom of the 
kink of C-V curves (e.g. device operated in the 
depletion region). As the gate voltage is lower than 
VGC, the capacitance would be decreased abruptly. 
In addition, the extracted capacitance was about 3.5×
10
-7
 (F/cm
2
) for all different doping concentrations, 
as shown in Fig. 7.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
By the methodology described in Fig. 6(b), the 
dose loss of phosphorus in Fig. 7 can be extracted 
Fig. 6.  (a) Schematic of dopant dose loss at the 
Si/SiO2 interfaces on both sides of channel due to 
interface segregation; (b) Extracting methodology of 
dopant dose loss in SOI structure.   
(a) 
(b) 
Fig. 7.  Simulated C-V characteristics of the JL 
transistor with channel thickness of 10 nm at different 
negative interface fixed charge densities conditions.   
 國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。 
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■  達成目標 
□ 未達成目標（請說明，以 100字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 □未發表之文稿 ■撰寫中 □無 
專利：□已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 □無 
其他：（以 100字為限） 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500字為限）  
 
在元件尺寸一直持續微縮趨勢下，活化摻雜原子的濃度及分布扮演越來越重要的角
色，當 gate oxide 及 gate electrode之結構決定之後，只能藉由 doping concentration 及 doping 
profile來改善元件特性，特別是當閘極氧化層所佔元件尺寸比例增加情形下，摻雜偏析於
界面上所造成摻雜原子無法活化的效應不容忽視，因此對於絕緣層上矽(SOI)結構而言，
由於矽基板上下為氧化層包圍，有兩層 Si/SiO2 界面，使得界面偏析對元件的影響比重會
更嚴重，此外，在 SIMS 分析上，由於雙界面存在而更加影響界面上被捕獲劑量解析度，
此學術研究成果，針對新穎元件 Junction-less poly-Si transistor SOI元件結構，利用霍爾量
測、元件電容-電壓特性、化學分析及理論模擬驗證方法，在學術研究上得到相當可靠的
實驗數據及理論分析參考資訊，提供可靠的物理模式與精確之參數，讓 Junction-less 
transistor SOI相關製程模擬之預測更加準確，使調整元件結構與製程的過程中省去許多嘗
試錯誤的消耗，協助更先進的元件之製程開發。 
 
 
 
 2 
 
圖1. 會議舉行首日簽到 
本次會議行程如圖2所示，其欄位內所顯示之英文+數字之代號為各場演講會議之研究領
域類別，如圖2所示。 
 
圖 2. 各學術研討演講會議時間表 
 4 
教授，如: 長庚大學林瑞明教授、明志科技大學謝章興教授等人，分別分享研究成果及
討論， 會議結束後，短暫停留1天，前至新加坡世界著名之環球影城參觀遊覽後，隔日
7月19日回程，當天抵達台灣桃園國際機場，結束此次深具收穫之會議行程。 
 
 
 
 6 
analysis and electrical measurements. Electrical measurements such as 
capacitance-voltage (C-V) and leakage current measurements suggested that capacitive 
effective thickness (CET) of LaAlO3 film, dielectric constant and leakage current 
significantly affected by the oxygen partial pressure during film deposition process. The 
thickness and surfaces roughness of LaAlO3 film measured by atomic force microscope 
(AFM) were decreased with the decrease of oxygen pressures. The higher surface quality 
of films can be achieved during post-deposition annealing at higher temperature of 300
o
C. 
In addition, the breakdown voltage of samples with of 300
o
C can be achieved to 11 
MV/cm while that of samples without post-deposition annealing showed only about 
6MV/cm. Furthermore, the gate voltage shift was shown to be smaller in samples with 
post-annealed at 300
o
C than those without post-annealing under 50 nA/cm
2
 constant 
current stress due to the removal of electron trapping sites in LaAlO3 films. Meanwhile, 
this work performed transparent n-channel indium-zinc-oxide (IZO) TFT with ITO bottom 
gate and LaAlO3 gate oxide under full room-temperature process. The thickness of IZO 
was 20 nm deposited by PLD and the width and length of device were designed to be 2 
and 0.02 mm, respectively. Electrical characteristics of device showed that the threshold 
voltage, on/off ratio and sub-threshold swing can be obtained to be 3.2 V, 2.2×10
5
 and 0.57 
V/decade, respectively, which can be further improved reasonably by post-deposition 
annealing process. 
四、建議 
    希望政府、各學術及研究單位能夠長期支持及鼓勵國內研究生、研究員及教授學者
多參與國際研討會，提供足夠經費，並協助國內各公私立學校相關高科技系所及國內各
研究機構單位提升科技學術研究能量，對於研究生的研究經費及出國進行學術演講之補
助更是需要，在現在國內物價指數不斷上揚且家庭收入不增的情形下，教育學習所需經
費往往造成很多優秀學子在研究領域上發展受限，希望國內政府教育單位重視來提升國
內學術研究能量，並進而拓展國際視野及提升本國在國際學術及科技技術地位水準。 
 1 
 
國科會補助專題研究計畫出席國際學術會議心得報告 
                                    日期： 101 年 7 月 30 日 
                                 
一、參加會議經過 
今年是薄膜及表面披覆先進技術國際研討會成立6周年，會議時間自7月14日到7月17
日，為期4天，會議地點在新加坡Accountancy and Law學校舉行，本人於7月13日從桃園
國際機場出發，於會議當日準時報到，如圖1所示。 
計畫編號 NSC 100 － 2218 － E － 468 － 003 － 
計畫名稱 複晶矽薄膜矽與二氧化矽結構上之磷摻雜劑量損失行為模式 
出國人員
姓名 
蔡宗叡 
服務機構
及職稱 
亞洲大學光電與通訊工程學系 
會議時間 
101年 7月 14日
至 
101年 7月 17日 
會議地點 
新加坡 
會議名稱 
(中文) 第六屆薄膜及表面披覆先進技術國際研討會 (薄膜 2012) 
(英文) The 6th International Conference on Technological Advances of 
Thin Films & Surface Coatings (ThinFilms 2012) 
發表題目 
(中文)   
氧分壓及後沉積退火對於在脈衝雷射沉積在氧化銦錫薄膜上高介電層
三氧化鋁鑭層之影響 
(英文)  
Effects of Oxygen Pressure and Post-Deposition Annealing on the  
Characteristics of Pulsed Laser Deposited High-k Dielectric LaAlO3 Films 
on Indium Tin Oxide Films  
 3 
 
圖 3. 各學術研討會主題及 section chair 
此次會議本人發表的論文安排在7 月16日當地下午16:30到16:45分進行口頭演講及
觀眾問答，其餘會議時間參與聆聽各演講廳之學術演講，參與學術討論，會議中亦多位
 5 
二、與會心得 
    本次大會主席為新加坡南洋理工大學(Nanyang Technological University)之 Sam 
Zhang 教授，參加人士包含:世界各大學教授、研究生、公司內各研究中心人員，此
國際學術研討會議包含的研究領域甚為廣泛，如圖 3所示。本會議在全世界半導體
科技領域，對於元件開發及製程技術發展上提供很多重要的科技資訊，特別值得關
注的是，近年來中國大陸越來越多研究生參與國際性學術研討會，且發表之研究主
題內容及深淺度上和國內研究層次上越來越接近，而且在各種半導體材料開發、製
程技術及理論基礎上著力甚多，並且在報告過程中，和與會學者間的問題討論時，
激發更多新的研究想法，也獲得重要新知，此外，本人亦在會議報到當日上午，參
訪南洋理工大學薄膜科技中心實驗室，發現實驗室內研究成員很多，多位來自中國
大陸，就讀南洋理工大學電機系博士班或從事博士後研究之工作，且政府及校方提
供非常高的研究經費，來建置更多先進實驗室設備及提升科技學術研究能量，這些
種種現象，值得國內政府及學術研究單位重視，本人很高興能夠參加這次學術研討
會議，在此特別感謝國科會在經費上的重要補助，獲得許多寶貴科技資訊及提升自
我的研究視野及能量。 
三、發表論文全文或摘要 
    This research firstly studied the physical and electrical characteristics of transparent 
metal-oxide-metal (MIM) capacitor using the high-k dielectric amorphous lanthanum 
aluminate (LaAlO3) deposited on an indium-tin-oxide (ITO) film. The high-k dielectric 
LaAlO3 was fabricated by pulsed laser deposition (PLD) technique at different oxygen 
partial pressures ranging from 510-4 to 2.810-2 torr and post-deposition annealing at low 
temperatures of 200 to 300
o
C to find out the optimal film quality judged by the material 
 7 
五、攜回資料名稱及內容 
1. 會議論文一本; 
2. 4G隨身碟一支 
3. ThinFilm 2012 休閒服一件 
六、其他 
無 
100年度專題研究計畫研究成果彙整表 
計畫主持人：蔡宗叡 計畫編號：100-2218-E-468-003- 
計畫名稱：複晶矽薄膜矽與二氧化矽結構上之磷摻雜劑量損失行為模式 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 3 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
