{
  "rubric_id": "design_two_stage_miller_verified",
  "version": "1.0.0",
  "description": "Rubric for Two-Stage Miller with SPICE verification",
  "max_score": 100.0,
  "weights": {
    "completeness": 1.0,
    "verification": 1.0
  },
  "scoring": {
    "hallucination_penalty": 0.0,
    "case_sensitive": false,
    "min_pass": 0.7
  },
  "criteria": [
    {
      "id": "netlist_completeness",
      "desc": "Complete netlist with no BLANK",
      "patterns_any": [
        ".param VDD=1\\.8",
        ".param CL=\\d+p",
        "L1=\\d",
        "L2=\\d",
        "L3=\\d",
        "L4=\\d",
        "L5=\\d",
        "L6=\\d",
        "L7=\\d",
        "W1=\\d",
        "W2=\\d",
        "W3=\\d",
        "W4=\\d",
        "W5=\\d",
        "W6=\\d",
        "W7=\\d",
        "Vin.*DC.*AC",
        "Vbias.*DC"
      ],
      "min_any": 16,
      "anti_patterns": [
        "BLANK"
      ],
      "weight": 15.0
    },
    {
      "id": "transistor_models",
      "desc": "Uses SKY130 models",
      "patterns_any": [
        "sky130_fd_pr__nfet_01v8",
        "sky130_fd_pr__pfet_01v8"
      ],
      "min_any": 2,
      "weight": 10.0
    },
    {
      "id": "verification_dc_gain",
      "desc": "DC gain \u2265 70 dB",
      "verification": true,
      "metric": "dc_gain_db",
      "threshold": 70.0,
      "comparison": ">=",
      "weight": 25.0
    },
    {
      "id": "verification_gbw",
      "desc": "GBW \u2265 20 MHz",
      "verification": true,
      "metric": "unity_gain_freq_hz",
      "threshold": 20000000.0,
      "comparison": ">=",
      "weight": 20.0
    },
    {
      "id": "verification_phase_margin",
      "desc": "Phase margin \u2265 50\u00b0",
      "verification": true,
      "metric": "phase_margin_deg",
      "threshold": 50.0,
      "comparison": ">=",
      "weight": 15.0
    },
    {
      "id": "verification_power",
      "desc": "Power \u2264 1.0 mW",
      "verification": true,
      "metric": "power_w",
      "threshold": 0.001,
      "comparison": "<=",
      "weight": 15.0
    }
  ]
}