|main
iCLK_50 => iCLK_50.IN1
iSW[0] => ~NO_FANOUT~
iSW[1] => ~NO_FANOUT~
iSW[2] => ~NO_FANOUT~
iSW[3] => ~NO_FANOUT~
iSW[4] => ~NO_FANOUT~
iSW[5] => ~NO_FANOUT~
iSW[6] => ~NO_FANOUT~
iSW[7] => ~NO_FANOUT~
iSW[8] => ~NO_FANOUT~
iSW[9] => ON.DATAIN
iSW[10] => ~NO_FANOUT~
iSW[11] => ~NO_FANOUT~
iSW[12] => ~NO_FANOUT~
iSW[13] => ~NO_FANOUT~
iSW[14] => ~NO_FANOUT~
iSW[15] => ~NO_FANOUT~
iSW[16] => ~NO_FANOUT~
iSW[17] => ~NO_FANOUT~
iKEY[0] => RST.DATAIN
iKEY[1] => ~NO_FANOUT~
iKEY[2] => ~NO_FANOUT~
iKEY[3] => ~NO_FANOUT~
oLEDR[0] <= <GND>
oLEDR[1] <= <GND>
oLEDR[2] <= <GND>
oLEDR[3] <= <GND>
oLEDR[4] <= <GND>
oLEDR[5] <= <GND>
oLEDR[6] <= <GND>
oLEDR[7] <= <GND>
oLEDR[8] <= <GND>
oLEDR[9] <= <GND>
oLEDR[10] <= <GND>
oLEDR[11] <= <GND>
oLEDR[12] <= <GND>
oLEDR[13] <= <GND>
oLEDR[14] <= <GND>
oLEDR[15] <= <GND>
oLEDR[16] <= FIFO_IP:FIFO_IP_inst.empty
oLEDR[17] <= FIFO_IP:FIFO_IP_inst.full
oLEDG[0] <= <GND>
oLEDG[1] <= <GND>
oLEDG[2] <= <GND>
oLEDG[3] <= <GND>
oLEDG[4] <= <GND>
oLEDG[5] <= <GND>
oLEDG[6] <= <GND>
oLEDG[7] <= <GND>
oLEDG[8] <= SPI_MASTER_UC:mbed_instant.FIN
oHEX0_D[0] <= hex_encoder:hex0.port1
oHEX0_D[1] <= hex_encoder:hex0.port1
oHEX0_D[2] <= hex_encoder:hex0.port1
oHEX0_D[3] <= hex_encoder:hex0.port1
oHEX0_D[4] <= hex_encoder:hex0.port1
oHEX0_D[5] <= hex_encoder:hex0.port1
oHEX0_D[6] <= hex_encoder:hex0.port1
oHEX1_D[0] <= hex_encoder:hex1.port1
oHEX1_D[1] <= hex_encoder:hex1.port1
oHEX1_D[2] <= hex_encoder:hex1.port1
oHEX1_D[3] <= hex_encoder:hex1.port1
oHEX1_D[4] <= hex_encoder:hex1.port1
oHEX1_D[5] <= hex_encoder:hex1.port1
oHEX1_D[6] <= hex_encoder:hex1.port1
oHEX2_D[0] <= hex_encoder:hex2.port1
oHEX2_D[1] <= hex_encoder:hex2.port1
oHEX2_D[2] <= hex_encoder:hex2.port1
oHEX2_D[3] <= hex_encoder:hex2.port1
oHEX2_D[4] <= hex_encoder:hex2.port1
oHEX2_D[5] <= hex_encoder:hex2.port1
oHEX2_D[6] <= hex_encoder:hex2.port1
oHEX3_D[0] <= hex_encoder:hex3.port1
oHEX3_D[1] <= hex_encoder:hex3.port1
oHEX3_D[2] <= hex_encoder:hex3.port1
oHEX3_D[3] <= hex_encoder:hex3.port1
oHEX3_D[4] <= hex_encoder:hex3.port1
oHEX3_D[5] <= hex_encoder:hex3.port1
oHEX3_D[6] <= hex_encoder:hex3.port1
oHEX4_D[0] <= hex_encoder:hex4.port1
oHEX4_D[1] <= hex_encoder:hex4.port1
oHEX4_D[2] <= hex_encoder:hex4.port1
oHEX4_D[3] <= hex_encoder:hex4.port1
oHEX4_D[4] <= hex_encoder:hex4.port1
oHEX4_D[5] <= hex_encoder:hex4.port1
oHEX4_D[6] <= hex_encoder:hex4.port1
oHEX5_D[0] <= hex_encoder:hex5.port1
oHEX5_D[1] <= hex_encoder:hex5.port1
oHEX5_D[2] <= hex_encoder:hex5.port1
oHEX5_D[3] <= hex_encoder:hex5.port1
oHEX5_D[4] <= hex_encoder:hex5.port1
oHEX5_D[5] <= hex_encoder:hex5.port1
oHEX5_D[6] <= hex_encoder:hex5.port1
oHEX6_D[0] <= hex_encoder:hex6.port1
oHEX6_D[1] <= hex_encoder:hex6.port1
oHEX6_D[2] <= hex_encoder:hex6.port1
oHEX6_D[3] <= hex_encoder:hex6.port1
oHEX6_D[4] <= hex_encoder:hex6.port1
oHEX6_D[5] <= hex_encoder:hex6.port1
oHEX6_D[6] <= hex_encoder:hex6.port1
oHEX7_D[0] <= hex_encoder:hex7.port1
oHEX7_D[1] <= hex_encoder:hex7.port1
oHEX7_D[2] <= hex_encoder:hex7.port1
oHEX7_D[3] <= hex_encoder:hex7.port1
oHEX7_D[4] <= hex_encoder:hex7.port1
oHEX7_D[5] <= hex_encoder:hex7.port1
oHEX7_D[6] <= hex_encoder:hex7.port1
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_1[0] <> SPI_MASTER_UC:mbed_instant.MISO
GPIO_1[1] <> SPI_MASTER_UC:mbed_instant.MOSI
GPIO_1[2] <> <UNC>
GPIO_1[3] <> SPI_MASTER_UC:mbed_instant.SCK
GPIO_1[4] <> <UNC>
GPIO_1[5] <> SPI_MASTER_UC:mbed_instant.CSbar
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>


|main|CLKPLL:CLKPLL_inst
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|main|CLKPLL:CLKPLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|FIFO_IP:FIFO_IP_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component
data[0] => scfifo_qf31:auto_generated.data[0]
data[1] => scfifo_qf31:auto_generated.data[1]
data[2] => scfifo_qf31:auto_generated.data[2]
data[3] => scfifo_qf31:auto_generated.data[3]
data[4] => scfifo_qf31:auto_generated.data[4]
data[5] => scfifo_qf31:auto_generated.data[5]
data[6] => scfifo_qf31:auto_generated.data[6]
data[7] => scfifo_qf31:auto_generated.data[7]
data[8] => scfifo_qf31:auto_generated.data[8]
data[9] => scfifo_qf31:auto_generated.data[9]
data[10] => scfifo_qf31:auto_generated.data[10]
data[11] => scfifo_qf31:auto_generated.data[11]
data[12] => scfifo_qf31:auto_generated.data[12]
data[13] => scfifo_qf31:auto_generated.data[13]
data[14] => scfifo_qf31:auto_generated.data[14]
data[15] => scfifo_qf31:auto_generated.data[15]
q[0] <= scfifo_qf31:auto_generated.q[0]
q[1] <= scfifo_qf31:auto_generated.q[1]
q[2] <= scfifo_qf31:auto_generated.q[2]
q[3] <= scfifo_qf31:auto_generated.q[3]
q[4] <= scfifo_qf31:auto_generated.q[4]
q[5] <= scfifo_qf31:auto_generated.q[5]
q[6] <= scfifo_qf31:auto_generated.q[6]
q[7] <= scfifo_qf31:auto_generated.q[7]
q[8] <= scfifo_qf31:auto_generated.q[8]
q[9] <= scfifo_qf31:auto_generated.q[9]
q[10] <= scfifo_qf31:auto_generated.q[10]
q[11] <= scfifo_qf31:auto_generated.q[11]
q[12] <= scfifo_qf31:auto_generated.q[12]
q[13] <= scfifo_qf31:auto_generated.q[13]
q[14] <= scfifo_qf31:auto_generated.q[14]
q[15] <= scfifo_qf31:auto_generated.q[15]
wrreq => scfifo_qf31:auto_generated.wrreq
rdreq => scfifo_qf31:auto_generated.rdreq
clock => scfifo_qf31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_qf31:auto_generated.sclr
empty <= scfifo_qf31:auto_generated.empty
full <= scfifo_qf31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>
usedw[12] <= <GND>
usedw[13] <= <GND>


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated
clock => a_dpfifo_d731:dpfifo.clock
data[0] => a_dpfifo_d731:dpfifo.data[0]
data[1] => a_dpfifo_d731:dpfifo.data[1]
data[2] => a_dpfifo_d731:dpfifo.data[2]
data[3] => a_dpfifo_d731:dpfifo.data[3]
data[4] => a_dpfifo_d731:dpfifo.data[4]
data[5] => a_dpfifo_d731:dpfifo.data[5]
data[6] => a_dpfifo_d731:dpfifo.data[6]
data[7] => a_dpfifo_d731:dpfifo.data[7]
data[8] => a_dpfifo_d731:dpfifo.data[8]
data[9] => a_dpfifo_d731:dpfifo.data[9]
data[10] => a_dpfifo_d731:dpfifo.data[10]
data[11] => a_dpfifo_d731:dpfifo.data[11]
data[12] => a_dpfifo_d731:dpfifo.data[12]
data[13] => a_dpfifo_d731:dpfifo.data[13]
data[14] => a_dpfifo_d731:dpfifo.data[14]
data[15] => a_dpfifo_d731:dpfifo.data[15]
empty <= a_dpfifo_d731:dpfifo.empty
full <= a_dpfifo_d731:dpfifo.full
q[0] <= a_dpfifo_d731:dpfifo.q[0]
q[1] <= a_dpfifo_d731:dpfifo.q[1]
q[2] <= a_dpfifo_d731:dpfifo.q[2]
q[3] <= a_dpfifo_d731:dpfifo.q[3]
q[4] <= a_dpfifo_d731:dpfifo.q[4]
q[5] <= a_dpfifo_d731:dpfifo.q[5]
q[6] <= a_dpfifo_d731:dpfifo.q[6]
q[7] <= a_dpfifo_d731:dpfifo.q[7]
q[8] <= a_dpfifo_d731:dpfifo.q[8]
q[9] <= a_dpfifo_d731:dpfifo.q[9]
q[10] <= a_dpfifo_d731:dpfifo.q[10]
q[11] <= a_dpfifo_d731:dpfifo.q[11]
q[12] <= a_dpfifo_d731:dpfifo.q[12]
q[13] <= a_dpfifo_d731:dpfifo.q[13]
q[14] <= a_dpfifo_d731:dpfifo.q[14]
q[15] <= a_dpfifo_d731:dpfifo.q[15]
rdreq => a_dpfifo_d731:dpfifo.rreq
sclr => a_dpfifo_d731:dpfifo.sclr
wrreq => a_dpfifo_d731:dpfifo.wreq


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo
clock => a_fefifo_nce:fifo_state.clock
clock => dpram_s011:FIFOram.inclock
clock => dpram_s011:FIFOram.outclock
clock => cntr_ukb:rd_ptr_count.clock
clock => cntr_ukb:wr_ptr.clock
data[0] => dpram_s011:FIFOram.data[0]
data[1] => dpram_s011:FIFOram.data[1]
data[2] => dpram_s011:FIFOram.data[2]
data[3] => dpram_s011:FIFOram.data[3]
data[4] => dpram_s011:FIFOram.data[4]
data[5] => dpram_s011:FIFOram.data[5]
data[6] => dpram_s011:FIFOram.data[6]
data[7] => dpram_s011:FIFOram.data[7]
data[8] => dpram_s011:FIFOram.data[8]
data[9] => dpram_s011:FIFOram.data[9]
data[10] => dpram_s011:FIFOram.data[10]
data[11] => dpram_s011:FIFOram.data[11]
data[12] => dpram_s011:FIFOram.data[12]
data[13] => dpram_s011:FIFOram.data[13]
data[14] => dpram_s011:FIFOram.data[14]
data[15] => dpram_s011:FIFOram.data[15]
empty <= a_fefifo_nce:fifo_state.empty
full <= a_fefifo_nce:fifo_state.full
q[0] <= dpram_s011:FIFOram.q[0]
q[1] <= dpram_s011:FIFOram.q[1]
q[2] <= dpram_s011:FIFOram.q[2]
q[3] <= dpram_s011:FIFOram.q[3]
q[4] <= dpram_s011:FIFOram.q[4]
q[5] <= dpram_s011:FIFOram.q[5]
q[6] <= dpram_s011:FIFOram.q[6]
q[7] <= dpram_s011:FIFOram.q[7]
q[8] <= dpram_s011:FIFOram.q[8]
q[9] <= dpram_s011:FIFOram.q[9]
q[10] <= dpram_s011:FIFOram.q[10]
q[11] <= dpram_s011:FIFOram.q[11]
q[12] <= dpram_s011:FIFOram.q[12]
q[13] <= dpram_s011:FIFOram.q[13]
q[14] <= dpram_s011:FIFOram.q[14]
q[15] <= dpram_s011:FIFOram.q[15]
rreq => a_fefifo_nce:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_nce:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_ukb:rd_ptr_count.sclr
sclr => cntr_ukb:wr_ptr.sclr
wreq => a_fefifo_nce:fifo_state.wreq
wreq => valid_wreq.IN0


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_al7:count_usedw.aclr
clock => cntr_al7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_al7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB
updown => counter_comb_bita12.DATAB
updown => counter_comb_bita13.DATAB


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram
data[0] => altsyncram_22k1:altsyncram2.data_a[0]
data[1] => altsyncram_22k1:altsyncram2.data_a[1]
data[2] => altsyncram_22k1:altsyncram2.data_a[2]
data[3] => altsyncram_22k1:altsyncram2.data_a[3]
data[4] => altsyncram_22k1:altsyncram2.data_a[4]
data[5] => altsyncram_22k1:altsyncram2.data_a[5]
data[6] => altsyncram_22k1:altsyncram2.data_a[6]
data[7] => altsyncram_22k1:altsyncram2.data_a[7]
data[8] => altsyncram_22k1:altsyncram2.data_a[8]
data[9] => altsyncram_22k1:altsyncram2.data_a[9]
data[10] => altsyncram_22k1:altsyncram2.data_a[10]
data[11] => altsyncram_22k1:altsyncram2.data_a[11]
data[12] => altsyncram_22k1:altsyncram2.data_a[12]
data[13] => altsyncram_22k1:altsyncram2.data_a[13]
data[14] => altsyncram_22k1:altsyncram2.data_a[14]
data[15] => altsyncram_22k1:altsyncram2.data_a[15]
inclock => altsyncram_22k1:altsyncram2.clock0
outclock => altsyncram_22k1:altsyncram2.clock1
outclocken => altsyncram_22k1:altsyncram2.clocken1
q[0] <= altsyncram_22k1:altsyncram2.q_b[0]
q[1] <= altsyncram_22k1:altsyncram2.q_b[1]
q[2] <= altsyncram_22k1:altsyncram2.q_b[2]
q[3] <= altsyncram_22k1:altsyncram2.q_b[3]
q[4] <= altsyncram_22k1:altsyncram2.q_b[4]
q[5] <= altsyncram_22k1:altsyncram2.q_b[5]
q[6] <= altsyncram_22k1:altsyncram2.q_b[6]
q[7] <= altsyncram_22k1:altsyncram2.q_b[7]
q[8] <= altsyncram_22k1:altsyncram2.q_b[8]
q[9] <= altsyncram_22k1:altsyncram2.q_b[9]
q[10] <= altsyncram_22k1:altsyncram2.q_b[10]
q[11] <= altsyncram_22k1:altsyncram2.q_b[11]
q[12] <= altsyncram_22k1:altsyncram2.q_b[12]
q[13] <= altsyncram_22k1:altsyncram2.q_b[13]
q[14] <= altsyncram_22k1:altsyncram2.q_b[14]
q[15] <= altsyncram_22k1:altsyncram2.q_b[15]
rdaddress[0] => altsyncram_22k1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_22k1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_22k1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_22k1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_22k1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_22k1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_22k1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_22k1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_22k1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_22k1:altsyncram2.address_b[9]
rdaddress[10] => altsyncram_22k1:altsyncram2.address_b[10]
rdaddress[11] => altsyncram_22k1:altsyncram2.address_b[11]
rdaddress[12] => altsyncram_22k1:altsyncram2.address_b[12]
rdaddress[13] => altsyncram_22k1:altsyncram2.address_b[13]
wraddress[0] => altsyncram_22k1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_22k1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_22k1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_22k1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_22k1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_22k1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_22k1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_22k1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_22k1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_22k1:altsyncram2.address_a[9]
wraddress[10] => altsyncram_22k1:altsyncram2.address_a[10]
wraddress[11] => altsyncram_22k1:altsyncram2.address_a[11]
wraddress[12] => altsyncram_22k1:altsyncram2.address_a[12]
wraddress[13] => altsyncram_22k1:altsyncram2.address_a[13]
wren => altsyncram_22k1:altsyncram2.wren_a


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2
address_a[0] => altsyncram_3sc1:altsyncram3.address_b[0]
address_a[1] => altsyncram_3sc1:altsyncram3.address_b[1]
address_a[2] => altsyncram_3sc1:altsyncram3.address_b[2]
address_a[3] => altsyncram_3sc1:altsyncram3.address_b[3]
address_a[4] => altsyncram_3sc1:altsyncram3.address_b[4]
address_a[5] => altsyncram_3sc1:altsyncram3.address_b[5]
address_a[6] => altsyncram_3sc1:altsyncram3.address_b[6]
address_a[7] => altsyncram_3sc1:altsyncram3.address_b[7]
address_a[8] => altsyncram_3sc1:altsyncram3.address_b[8]
address_a[9] => altsyncram_3sc1:altsyncram3.address_b[9]
address_a[10] => altsyncram_3sc1:altsyncram3.address_b[10]
address_a[11] => altsyncram_3sc1:altsyncram3.address_b[11]
address_a[12] => altsyncram_3sc1:altsyncram3.address_b[12]
address_a[13] => altsyncram_3sc1:altsyncram3.address_b[13]
address_b[0] => altsyncram_3sc1:altsyncram3.address_a[0]
address_b[1] => altsyncram_3sc1:altsyncram3.address_a[1]
address_b[2] => altsyncram_3sc1:altsyncram3.address_a[2]
address_b[3] => altsyncram_3sc1:altsyncram3.address_a[3]
address_b[4] => altsyncram_3sc1:altsyncram3.address_a[4]
address_b[5] => altsyncram_3sc1:altsyncram3.address_a[5]
address_b[6] => altsyncram_3sc1:altsyncram3.address_a[6]
address_b[7] => altsyncram_3sc1:altsyncram3.address_a[7]
address_b[8] => altsyncram_3sc1:altsyncram3.address_a[8]
address_b[9] => altsyncram_3sc1:altsyncram3.address_a[9]
address_b[10] => altsyncram_3sc1:altsyncram3.address_a[10]
address_b[11] => altsyncram_3sc1:altsyncram3.address_a[11]
address_b[12] => altsyncram_3sc1:altsyncram3.address_a[12]
address_b[13] => altsyncram_3sc1:altsyncram3.address_a[13]
clock0 => altsyncram_3sc1:altsyncram3.clock1
clock1 => altsyncram_3sc1:altsyncram3.clock0
clocken1 => altsyncram_3sc1:altsyncram3.clocken0
data_a[0] => altsyncram_3sc1:altsyncram3.data_b[0]
data_a[1] => altsyncram_3sc1:altsyncram3.data_b[1]
data_a[2] => altsyncram_3sc1:altsyncram3.data_b[2]
data_a[3] => altsyncram_3sc1:altsyncram3.data_b[3]
data_a[4] => altsyncram_3sc1:altsyncram3.data_b[4]
data_a[5] => altsyncram_3sc1:altsyncram3.data_b[5]
data_a[6] => altsyncram_3sc1:altsyncram3.data_b[6]
data_a[7] => altsyncram_3sc1:altsyncram3.data_b[7]
data_a[8] => altsyncram_3sc1:altsyncram3.data_b[8]
data_a[9] => altsyncram_3sc1:altsyncram3.data_b[9]
data_a[10] => altsyncram_3sc1:altsyncram3.data_b[10]
data_a[11] => altsyncram_3sc1:altsyncram3.data_b[11]
data_a[12] => altsyncram_3sc1:altsyncram3.data_b[12]
data_a[13] => altsyncram_3sc1:altsyncram3.data_b[13]
data_a[14] => altsyncram_3sc1:altsyncram3.data_b[14]
data_a[15] => altsyncram_3sc1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_3sc1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_3sc1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_3sc1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_3sc1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_3sc1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_3sc1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_3sc1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_3sc1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_3sc1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_3sc1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_3sc1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_3sc1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_3sc1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_3sc1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_3sc1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_3sc1:altsyncram3.q_a[15]
wren_a => altsyncram_3sc1:altsyncram3.clocken1
wren_a => altsyncram_3sc1:altsyncram3.wren_b


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[0] => ram_block4a18.PORTAADDR
address_a[0] => ram_block4a19.PORTAADDR
address_a[0] => ram_block4a20.PORTAADDR
address_a[0] => ram_block4a21.PORTAADDR
address_a[0] => ram_block4a22.PORTAADDR
address_a[0] => ram_block4a23.PORTAADDR
address_a[0] => ram_block4a24.PORTAADDR
address_a[0] => ram_block4a25.PORTAADDR
address_a[0] => ram_block4a26.PORTAADDR
address_a[0] => ram_block4a27.PORTAADDR
address_a[0] => ram_block4a28.PORTAADDR
address_a[0] => ram_block4a29.PORTAADDR
address_a[0] => ram_block4a30.PORTAADDR
address_a[0] => ram_block4a31.PORTAADDR
address_a[0] => ram_block4a32.PORTAADDR
address_a[0] => ram_block4a33.PORTAADDR
address_a[0] => ram_block4a34.PORTAADDR
address_a[0] => ram_block4a35.PORTAADDR
address_a[0] => ram_block4a36.PORTAADDR
address_a[0] => ram_block4a37.PORTAADDR
address_a[0] => ram_block4a38.PORTAADDR
address_a[0] => ram_block4a39.PORTAADDR
address_a[0] => ram_block4a40.PORTAADDR
address_a[0] => ram_block4a41.PORTAADDR
address_a[0] => ram_block4a42.PORTAADDR
address_a[0] => ram_block4a43.PORTAADDR
address_a[0] => ram_block4a44.PORTAADDR
address_a[0] => ram_block4a45.PORTAADDR
address_a[0] => ram_block4a46.PORTAADDR
address_a[0] => ram_block4a47.PORTAADDR
address_a[0] => ram_block4a48.PORTAADDR
address_a[0] => ram_block4a49.PORTAADDR
address_a[0] => ram_block4a50.PORTAADDR
address_a[0] => ram_block4a51.PORTAADDR
address_a[0] => ram_block4a52.PORTAADDR
address_a[0] => ram_block4a53.PORTAADDR
address_a[0] => ram_block4a54.PORTAADDR
address_a[0] => ram_block4a55.PORTAADDR
address_a[0] => ram_block4a56.PORTAADDR
address_a[0] => ram_block4a57.PORTAADDR
address_a[0] => ram_block4a58.PORTAADDR
address_a[0] => ram_block4a59.PORTAADDR
address_a[0] => ram_block4a60.PORTAADDR
address_a[0] => ram_block4a61.PORTAADDR
address_a[0] => ram_block4a62.PORTAADDR
address_a[0] => ram_block4a63.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[1] => ram_block4a18.PORTAADDR1
address_a[1] => ram_block4a19.PORTAADDR1
address_a[1] => ram_block4a20.PORTAADDR1
address_a[1] => ram_block4a21.PORTAADDR1
address_a[1] => ram_block4a22.PORTAADDR1
address_a[1] => ram_block4a23.PORTAADDR1
address_a[1] => ram_block4a24.PORTAADDR1
address_a[1] => ram_block4a25.PORTAADDR1
address_a[1] => ram_block4a26.PORTAADDR1
address_a[1] => ram_block4a27.PORTAADDR1
address_a[1] => ram_block4a28.PORTAADDR1
address_a[1] => ram_block4a29.PORTAADDR1
address_a[1] => ram_block4a30.PORTAADDR1
address_a[1] => ram_block4a31.PORTAADDR1
address_a[1] => ram_block4a32.PORTAADDR1
address_a[1] => ram_block4a33.PORTAADDR1
address_a[1] => ram_block4a34.PORTAADDR1
address_a[1] => ram_block4a35.PORTAADDR1
address_a[1] => ram_block4a36.PORTAADDR1
address_a[1] => ram_block4a37.PORTAADDR1
address_a[1] => ram_block4a38.PORTAADDR1
address_a[1] => ram_block4a39.PORTAADDR1
address_a[1] => ram_block4a40.PORTAADDR1
address_a[1] => ram_block4a41.PORTAADDR1
address_a[1] => ram_block4a42.PORTAADDR1
address_a[1] => ram_block4a43.PORTAADDR1
address_a[1] => ram_block4a44.PORTAADDR1
address_a[1] => ram_block4a45.PORTAADDR1
address_a[1] => ram_block4a46.PORTAADDR1
address_a[1] => ram_block4a47.PORTAADDR1
address_a[1] => ram_block4a48.PORTAADDR1
address_a[1] => ram_block4a49.PORTAADDR1
address_a[1] => ram_block4a50.PORTAADDR1
address_a[1] => ram_block4a51.PORTAADDR1
address_a[1] => ram_block4a52.PORTAADDR1
address_a[1] => ram_block4a53.PORTAADDR1
address_a[1] => ram_block4a54.PORTAADDR1
address_a[1] => ram_block4a55.PORTAADDR1
address_a[1] => ram_block4a56.PORTAADDR1
address_a[1] => ram_block4a57.PORTAADDR1
address_a[1] => ram_block4a58.PORTAADDR1
address_a[1] => ram_block4a59.PORTAADDR1
address_a[1] => ram_block4a60.PORTAADDR1
address_a[1] => ram_block4a61.PORTAADDR1
address_a[1] => ram_block4a62.PORTAADDR1
address_a[1] => ram_block4a63.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[2] => ram_block4a18.PORTAADDR2
address_a[2] => ram_block4a19.PORTAADDR2
address_a[2] => ram_block4a20.PORTAADDR2
address_a[2] => ram_block4a21.PORTAADDR2
address_a[2] => ram_block4a22.PORTAADDR2
address_a[2] => ram_block4a23.PORTAADDR2
address_a[2] => ram_block4a24.PORTAADDR2
address_a[2] => ram_block4a25.PORTAADDR2
address_a[2] => ram_block4a26.PORTAADDR2
address_a[2] => ram_block4a27.PORTAADDR2
address_a[2] => ram_block4a28.PORTAADDR2
address_a[2] => ram_block4a29.PORTAADDR2
address_a[2] => ram_block4a30.PORTAADDR2
address_a[2] => ram_block4a31.PORTAADDR2
address_a[2] => ram_block4a32.PORTAADDR2
address_a[2] => ram_block4a33.PORTAADDR2
address_a[2] => ram_block4a34.PORTAADDR2
address_a[2] => ram_block4a35.PORTAADDR2
address_a[2] => ram_block4a36.PORTAADDR2
address_a[2] => ram_block4a37.PORTAADDR2
address_a[2] => ram_block4a38.PORTAADDR2
address_a[2] => ram_block4a39.PORTAADDR2
address_a[2] => ram_block4a40.PORTAADDR2
address_a[2] => ram_block4a41.PORTAADDR2
address_a[2] => ram_block4a42.PORTAADDR2
address_a[2] => ram_block4a43.PORTAADDR2
address_a[2] => ram_block4a44.PORTAADDR2
address_a[2] => ram_block4a45.PORTAADDR2
address_a[2] => ram_block4a46.PORTAADDR2
address_a[2] => ram_block4a47.PORTAADDR2
address_a[2] => ram_block4a48.PORTAADDR2
address_a[2] => ram_block4a49.PORTAADDR2
address_a[2] => ram_block4a50.PORTAADDR2
address_a[2] => ram_block4a51.PORTAADDR2
address_a[2] => ram_block4a52.PORTAADDR2
address_a[2] => ram_block4a53.PORTAADDR2
address_a[2] => ram_block4a54.PORTAADDR2
address_a[2] => ram_block4a55.PORTAADDR2
address_a[2] => ram_block4a56.PORTAADDR2
address_a[2] => ram_block4a57.PORTAADDR2
address_a[2] => ram_block4a58.PORTAADDR2
address_a[2] => ram_block4a59.PORTAADDR2
address_a[2] => ram_block4a60.PORTAADDR2
address_a[2] => ram_block4a61.PORTAADDR2
address_a[2] => ram_block4a62.PORTAADDR2
address_a[2] => ram_block4a63.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[3] => ram_block4a18.PORTAADDR3
address_a[3] => ram_block4a19.PORTAADDR3
address_a[3] => ram_block4a20.PORTAADDR3
address_a[3] => ram_block4a21.PORTAADDR3
address_a[3] => ram_block4a22.PORTAADDR3
address_a[3] => ram_block4a23.PORTAADDR3
address_a[3] => ram_block4a24.PORTAADDR3
address_a[3] => ram_block4a25.PORTAADDR3
address_a[3] => ram_block4a26.PORTAADDR3
address_a[3] => ram_block4a27.PORTAADDR3
address_a[3] => ram_block4a28.PORTAADDR3
address_a[3] => ram_block4a29.PORTAADDR3
address_a[3] => ram_block4a30.PORTAADDR3
address_a[3] => ram_block4a31.PORTAADDR3
address_a[3] => ram_block4a32.PORTAADDR3
address_a[3] => ram_block4a33.PORTAADDR3
address_a[3] => ram_block4a34.PORTAADDR3
address_a[3] => ram_block4a35.PORTAADDR3
address_a[3] => ram_block4a36.PORTAADDR3
address_a[3] => ram_block4a37.PORTAADDR3
address_a[3] => ram_block4a38.PORTAADDR3
address_a[3] => ram_block4a39.PORTAADDR3
address_a[3] => ram_block4a40.PORTAADDR3
address_a[3] => ram_block4a41.PORTAADDR3
address_a[3] => ram_block4a42.PORTAADDR3
address_a[3] => ram_block4a43.PORTAADDR3
address_a[3] => ram_block4a44.PORTAADDR3
address_a[3] => ram_block4a45.PORTAADDR3
address_a[3] => ram_block4a46.PORTAADDR3
address_a[3] => ram_block4a47.PORTAADDR3
address_a[3] => ram_block4a48.PORTAADDR3
address_a[3] => ram_block4a49.PORTAADDR3
address_a[3] => ram_block4a50.PORTAADDR3
address_a[3] => ram_block4a51.PORTAADDR3
address_a[3] => ram_block4a52.PORTAADDR3
address_a[3] => ram_block4a53.PORTAADDR3
address_a[3] => ram_block4a54.PORTAADDR3
address_a[3] => ram_block4a55.PORTAADDR3
address_a[3] => ram_block4a56.PORTAADDR3
address_a[3] => ram_block4a57.PORTAADDR3
address_a[3] => ram_block4a58.PORTAADDR3
address_a[3] => ram_block4a59.PORTAADDR3
address_a[3] => ram_block4a60.PORTAADDR3
address_a[3] => ram_block4a61.PORTAADDR3
address_a[3] => ram_block4a62.PORTAADDR3
address_a[3] => ram_block4a63.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[4] => ram_block4a18.PORTAADDR4
address_a[4] => ram_block4a19.PORTAADDR4
address_a[4] => ram_block4a20.PORTAADDR4
address_a[4] => ram_block4a21.PORTAADDR4
address_a[4] => ram_block4a22.PORTAADDR4
address_a[4] => ram_block4a23.PORTAADDR4
address_a[4] => ram_block4a24.PORTAADDR4
address_a[4] => ram_block4a25.PORTAADDR4
address_a[4] => ram_block4a26.PORTAADDR4
address_a[4] => ram_block4a27.PORTAADDR4
address_a[4] => ram_block4a28.PORTAADDR4
address_a[4] => ram_block4a29.PORTAADDR4
address_a[4] => ram_block4a30.PORTAADDR4
address_a[4] => ram_block4a31.PORTAADDR4
address_a[4] => ram_block4a32.PORTAADDR4
address_a[4] => ram_block4a33.PORTAADDR4
address_a[4] => ram_block4a34.PORTAADDR4
address_a[4] => ram_block4a35.PORTAADDR4
address_a[4] => ram_block4a36.PORTAADDR4
address_a[4] => ram_block4a37.PORTAADDR4
address_a[4] => ram_block4a38.PORTAADDR4
address_a[4] => ram_block4a39.PORTAADDR4
address_a[4] => ram_block4a40.PORTAADDR4
address_a[4] => ram_block4a41.PORTAADDR4
address_a[4] => ram_block4a42.PORTAADDR4
address_a[4] => ram_block4a43.PORTAADDR4
address_a[4] => ram_block4a44.PORTAADDR4
address_a[4] => ram_block4a45.PORTAADDR4
address_a[4] => ram_block4a46.PORTAADDR4
address_a[4] => ram_block4a47.PORTAADDR4
address_a[4] => ram_block4a48.PORTAADDR4
address_a[4] => ram_block4a49.PORTAADDR4
address_a[4] => ram_block4a50.PORTAADDR4
address_a[4] => ram_block4a51.PORTAADDR4
address_a[4] => ram_block4a52.PORTAADDR4
address_a[4] => ram_block4a53.PORTAADDR4
address_a[4] => ram_block4a54.PORTAADDR4
address_a[4] => ram_block4a55.PORTAADDR4
address_a[4] => ram_block4a56.PORTAADDR4
address_a[4] => ram_block4a57.PORTAADDR4
address_a[4] => ram_block4a58.PORTAADDR4
address_a[4] => ram_block4a59.PORTAADDR4
address_a[4] => ram_block4a60.PORTAADDR4
address_a[4] => ram_block4a61.PORTAADDR4
address_a[4] => ram_block4a62.PORTAADDR4
address_a[4] => ram_block4a63.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[5] => ram_block4a18.PORTAADDR5
address_a[5] => ram_block4a19.PORTAADDR5
address_a[5] => ram_block4a20.PORTAADDR5
address_a[5] => ram_block4a21.PORTAADDR5
address_a[5] => ram_block4a22.PORTAADDR5
address_a[5] => ram_block4a23.PORTAADDR5
address_a[5] => ram_block4a24.PORTAADDR5
address_a[5] => ram_block4a25.PORTAADDR5
address_a[5] => ram_block4a26.PORTAADDR5
address_a[5] => ram_block4a27.PORTAADDR5
address_a[5] => ram_block4a28.PORTAADDR5
address_a[5] => ram_block4a29.PORTAADDR5
address_a[5] => ram_block4a30.PORTAADDR5
address_a[5] => ram_block4a31.PORTAADDR5
address_a[5] => ram_block4a32.PORTAADDR5
address_a[5] => ram_block4a33.PORTAADDR5
address_a[5] => ram_block4a34.PORTAADDR5
address_a[5] => ram_block4a35.PORTAADDR5
address_a[5] => ram_block4a36.PORTAADDR5
address_a[5] => ram_block4a37.PORTAADDR5
address_a[5] => ram_block4a38.PORTAADDR5
address_a[5] => ram_block4a39.PORTAADDR5
address_a[5] => ram_block4a40.PORTAADDR5
address_a[5] => ram_block4a41.PORTAADDR5
address_a[5] => ram_block4a42.PORTAADDR5
address_a[5] => ram_block4a43.PORTAADDR5
address_a[5] => ram_block4a44.PORTAADDR5
address_a[5] => ram_block4a45.PORTAADDR5
address_a[5] => ram_block4a46.PORTAADDR5
address_a[5] => ram_block4a47.PORTAADDR5
address_a[5] => ram_block4a48.PORTAADDR5
address_a[5] => ram_block4a49.PORTAADDR5
address_a[5] => ram_block4a50.PORTAADDR5
address_a[5] => ram_block4a51.PORTAADDR5
address_a[5] => ram_block4a52.PORTAADDR5
address_a[5] => ram_block4a53.PORTAADDR5
address_a[5] => ram_block4a54.PORTAADDR5
address_a[5] => ram_block4a55.PORTAADDR5
address_a[5] => ram_block4a56.PORTAADDR5
address_a[5] => ram_block4a57.PORTAADDR5
address_a[5] => ram_block4a58.PORTAADDR5
address_a[5] => ram_block4a59.PORTAADDR5
address_a[5] => ram_block4a60.PORTAADDR5
address_a[5] => ram_block4a61.PORTAADDR5
address_a[5] => ram_block4a62.PORTAADDR5
address_a[5] => ram_block4a63.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[6] => ram_block4a18.PORTAADDR6
address_a[6] => ram_block4a19.PORTAADDR6
address_a[6] => ram_block4a20.PORTAADDR6
address_a[6] => ram_block4a21.PORTAADDR6
address_a[6] => ram_block4a22.PORTAADDR6
address_a[6] => ram_block4a23.PORTAADDR6
address_a[6] => ram_block4a24.PORTAADDR6
address_a[6] => ram_block4a25.PORTAADDR6
address_a[6] => ram_block4a26.PORTAADDR6
address_a[6] => ram_block4a27.PORTAADDR6
address_a[6] => ram_block4a28.PORTAADDR6
address_a[6] => ram_block4a29.PORTAADDR6
address_a[6] => ram_block4a30.PORTAADDR6
address_a[6] => ram_block4a31.PORTAADDR6
address_a[6] => ram_block4a32.PORTAADDR6
address_a[6] => ram_block4a33.PORTAADDR6
address_a[6] => ram_block4a34.PORTAADDR6
address_a[6] => ram_block4a35.PORTAADDR6
address_a[6] => ram_block4a36.PORTAADDR6
address_a[6] => ram_block4a37.PORTAADDR6
address_a[6] => ram_block4a38.PORTAADDR6
address_a[6] => ram_block4a39.PORTAADDR6
address_a[6] => ram_block4a40.PORTAADDR6
address_a[6] => ram_block4a41.PORTAADDR6
address_a[6] => ram_block4a42.PORTAADDR6
address_a[6] => ram_block4a43.PORTAADDR6
address_a[6] => ram_block4a44.PORTAADDR6
address_a[6] => ram_block4a45.PORTAADDR6
address_a[6] => ram_block4a46.PORTAADDR6
address_a[6] => ram_block4a47.PORTAADDR6
address_a[6] => ram_block4a48.PORTAADDR6
address_a[6] => ram_block4a49.PORTAADDR6
address_a[6] => ram_block4a50.PORTAADDR6
address_a[6] => ram_block4a51.PORTAADDR6
address_a[6] => ram_block4a52.PORTAADDR6
address_a[6] => ram_block4a53.PORTAADDR6
address_a[6] => ram_block4a54.PORTAADDR6
address_a[6] => ram_block4a55.PORTAADDR6
address_a[6] => ram_block4a56.PORTAADDR6
address_a[6] => ram_block4a57.PORTAADDR6
address_a[6] => ram_block4a58.PORTAADDR6
address_a[6] => ram_block4a59.PORTAADDR6
address_a[6] => ram_block4a60.PORTAADDR6
address_a[6] => ram_block4a61.PORTAADDR6
address_a[6] => ram_block4a62.PORTAADDR6
address_a[6] => ram_block4a63.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[7] => ram_block4a18.PORTAADDR7
address_a[7] => ram_block4a19.PORTAADDR7
address_a[7] => ram_block4a20.PORTAADDR7
address_a[7] => ram_block4a21.PORTAADDR7
address_a[7] => ram_block4a22.PORTAADDR7
address_a[7] => ram_block4a23.PORTAADDR7
address_a[7] => ram_block4a24.PORTAADDR7
address_a[7] => ram_block4a25.PORTAADDR7
address_a[7] => ram_block4a26.PORTAADDR7
address_a[7] => ram_block4a27.PORTAADDR7
address_a[7] => ram_block4a28.PORTAADDR7
address_a[7] => ram_block4a29.PORTAADDR7
address_a[7] => ram_block4a30.PORTAADDR7
address_a[7] => ram_block4a31.PORTAADDR7
address_a[7] => ram_block4a32.PORTAADDR7
address_a[7] => ram_block4a33.PORTAADDR7
address_a[7] => ram_block4a34.PORTAADDR7
address_a[7] => ram_block4a35.PORTAADDR7
address_a[7] => ram_block4a36.PORTAADDR7
address_a[7] => ram_block4a37.PORTAADDR7
address_a[7] => ram_block4a38.PORTAADDR7
address_a[7] => ram_block4a39.PORTAADDR7
address_a[7] => ram_block4a40.PORTAADDR7
address_a[7] => ram_block4a41.PORTAADDR7
address_a[7] => ram_block4a42.PORTAADDR7
address_a[7] => ram_block4a43.PORTAADDR7
address_a[7] => ram_block4a44.PORTAADDR7
address_a[7] => ram_block4a45.PORTAADDR7
address_a[7] => ram_block4a46.PORTAADDR7
address_a[7] => ram_block4a47.PORTAADDR7
address_a[7] => ram_block4a48.PORTAADDR7
address_a[7] => ram_block4a49.PORTAADDR7
address_a[7] => ram_block4a50.PORTAADDR7
address_a[7] => ram_block4a51.PORTAADDR7
address_a[7] => ram_block4a52.PORTAADDR7
address_a[7] => ram_block4a53.PORTAADDR7
address_a[7] => ram_block4a54.PORTAADDR7
address_a[7] => ram_block4a55.PORTAADDR7
address_a[7] => ram_block4a56.PORTAADDR7
address_a[7] => ram_block4a57.PORTAADDR7
address_a[7] => ram_block4a58.PORTAADDR7
address_a[7] => ram_block4a59.PORTAADDR7
address_a[7] => ram_block4a60.PORTAADDR7
address_a[7] => ram_block4a61.PORTAADDR7
address_a[7] => ram_block4a62.PORTAADDR7
address_a[7] => ram_block4a63.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_a[8] => ram_block4a16.PORTAADDR8
address_a[8] => ram_block4a17.PORTAADDR8
address_a[8] => ram_block4a18.PORTAADDR8
address_a[8] => ram_block4a19.PORTAADDR8
address_a[8] => ram_block4a20.PORTAADDR8
address_a[8] => ram_block4a21.PORTAADDR8
address_a[8] => ram_block4a22.PORTAADDR8
address_a[8] => ram_block4a23.PORTAADDR8
address_a[8] => ram_block4a24.PORTAADDR8
address_a[8] => ram_block4a25.PORTAADDR8
address_a[8] => ram_block4a26.PORTAADDR8
address_a[8] => ram_block4a27.PORTAADDR8
address_a[8] => ram_block4a28.PORTAADDR8
address_a[8] => ram_block4a29.PORTAADDR8
address_a[8] => ram_block4a30.PORTAADDR8
address_a[8] => ram_block4a31.PORTAADDR8
address_a[8] => ram_block4a32.PORTAADDR8
address_a[8] => ram_block4a33.PORTAADDR8
address_a[8] => ram_block4a34.PORTAADDR8
address_a[8] => ram_block4a35.PORTAADDR8
address_a[8] => ram_block4a36.PORTAADDR8
address_a[8] => ram_block4a37.PORTAADDR8
address_a[8] => ram_block4a38.PORTAADDR8
address_a[8] => ram_block4a39.PORTAADDR8
address_a[8] => ram_block4a40.PORTAADDR8
address_a[8] => ram_block4a41.PORTAADDR8
address_a[8] => ram_block4a42.PORTAADDR8
address_a[8] => ram_block4a43.PORTAADDR8
address_a[8] => ram_block4a44.PORTAADDR8
address_a[8] => ram_block4a45.PORTAADDR8
address_a[8] => ram_block4a46.PORTAADDR8
address_a[8] => ram_block4a47.PORTAADDR8
address_a[8] => ram_block4a48.PORTAADDR8
address_a[8] => ram_block4a49.PORTAADDR8
address_a[8] => ram_block4a50.PORTAADDR8
address_a[8] => ram_block4a51.PORTAADDR8
address_a[8] => ram_block4a52.PORTAADDR8
address_a[8] => ram_block4a53.PORTAADDR8
address_a[8] => ram_block4a54.PORTAADDR8
address_a[8] => ram_block4a55.PORTAADDR8
address_a[8] => ram_block4a56.PORTAADDR8
address_a[8] => ram_block4a57.PORTAADDR8
address_a[8] => ram_block4a58.PORTAADDR8
address_a[8] => ram_block4a59.PORTAADDR8
address_a[8] => ram_block4a60.PORTAADDR8
address_a[8] => ram_block4a61.PORTAADDR8
address_a[8] => ram_block4a62.PORTAADDR8
address_a[8] => ram_block4a63.PORTAADDR8
address_a[9] => ram_block4a0.PORTAADDR9
address_a[9] => ram_block4a1.PORTAADDR9
address_a[9] => ram_block4a2.PORTAADDR9
address_a[9] => ram_block4a3.PORTAADDR9
address_a[9] => ram_block4a4.PORTAADDR9
address_a[9] => ram_block4a5.PORTAADDR9
address_a[9] => ram_block4a6.PORTAADDR9
address_a[9] => ram_block4a7.PORTAADDR9
address_a[9] => ram_block4a8.PORTAADDR9
address_a[9] => ram_block4a9.PORTAADDR9
address_a[9] => ram_block4a10.PORTAADDR9
address_a[9] => ram_block4a11.PORTAADDR9
address_a[9] => ram_block4a12.PORTAADDR9
address_a[9] => ram_block4a13.PORTAADDR9
address_a[9] => ram_block4a14.PORTAADDR9
address_a[9] => ram_block4a15.PORTAADDR9
address_a[9] => ram_block4a16.PORTAADDR9
address_a[9] => ram_block4a17.PORTAADDR9
address_a[9] => ram_block4a18.PORTAADDR9
address_a[9] => ram_block4a19.PORTAADDR9
address_a[9] => ram_block4a20.PORTAADDR9
address_a[9] => ram_block4a21.PORTAADDR9
address_a[9] => ram_block4a22.PORTAADDR9
address_a[9] => ram_block4a23.PORTAADDR9
address_a[9] => ram_block4a24.PORTAADDR9
address_a[9] => ram_block4a25.PORTAADDR9
address_a[9] => ram_block4a26.PORTAADDR9
address_a[9] => ram_block4a27.PORTAADDR9
address_a[9] => ram_block4a28.PORTAADDR9
address_a[9] => ram_block4a29.PORTAADDR9
address_a[9] => ram_block4a30.PORTAADDR9
address_a[9] => ram_block4a31.PORTAADDR9
address_a[9] => ram_block4a32.PORTAADDR9
address_a[9] => ram_block4a33.PORTAADDR9
address_a[9] => ram_block4a34.PORTAADDR9
address_a[9] => ram_block4a35.PORTAADDR9
address_a[9] => ram_block4a36.PORTAADDR9
address_a[9] => ram_block4a37.PORTAADDR9
address_a[9] => ram_block4a38.PORTAADDR9
address_a[9] => ram_block4a39.PORTAADDR9
address_a[9] => ram_block4a40.PORTAADDR9
address_a[9] => ram_block4a41.PORTAADDR9
address_a[9] => ram_block4a42.PORTAADDR9
address_a[9] => ram_block4a43.PORTAADDR9
address_a[9] => ram_block4a44.PORTAADDR9
address_a[9] => ram_block4a45.PORTAADDR9
address_a[9] => ram_block4a46.PORTAADDR9
address_a[9] => ram_block4a47.PORTAADDR9
address_a[9] => ram_block4a48.PORTAADDR9
address_a[9] => ram_block4a49.PORTAADDR9
address_a[9] => ram_block4a50.PORTAADDR9
address_a[9] => ram_block4a51.PORTAADDR9
address_a[9] => ram_block4a52.PORTAADDR9
address_a[9] => ram_block4a53.PORTAADDR9
address_a[9] => ram_block4a54.PORTAADDR9
address_a[9] => ram_block4a55.PORTAADDR9
address_a[9] => ram_block4a56.PORTAADDR9
address_a[9] => ram_block4a57.PORTAADDR9
address_a[9] => ram_block4a58.PORTAADDR9
address_a[9] => ram_block4a59.PORTAADDR9
address_a[9] => ram_block4a60.PORTAADDR9
address_a[9] => ram_block4a61.PORTAADDR9
address_a[9] => ram_block4a62.PORTAADDR9
address_a[9] => ram_block4a63.PORTAADDR9
address_a[10] => ram_block4a0.PORTAADDR10
address_a[10] => ram_block4a1.PORTAADDR10
address_a[10] => ram_block4a2.PORTAADDR10
address_a[10] => ram_block4a3.PORTAADDR10
address_a[10] => ram_block4a4.PORTAADDR10
address_a[10] => ram_block4a5.PORTAADDR10
address_a[10] => ram_block4a6.PORTAADDR10
address_a[10] => ram_block4a7.PORTAADDR10
address_a[10] => ram_block4a8.PORTAADDR10
address_a[10] => ram_block4a9.PORTAADDR10
address_a[10] => ram_block4a10.PORTAADDR10
address_a[10] => ram_block4a11.PORTAADDR10
address_a[10] => ram_block4a12.PORTAADDR10
address_a[10] => ram_block4a13.PORTAADDR10
address_a[10] => ram_block4a14.PORTAADDR10
address_a[10] => ram_block4a15.PORTAADDR10
address_a[10] => ram_block4a16.PORTAADDR10
address_a[10] => ram_block4a17.PORTAADDR10
address_a[10] => ram_block4a18.PORTAADDR10
address_a[10] => ram_block4a19.PORTAADDR10
address_a[10] => ram_block4a20.PORTAADDR10
address_a[10] => ram_block4a21.PORTAADDR10
address_a[10] => ram_block4a22.PORTAADDR10
address_a[10] => ram_block4a23.PORTAADDR10
address_a[10] => ram_block4a24.PORTAADDR10
address_a[10] => ram_block4a25.PORTAADDR10
address_a[10] => ram_block4a26.PORTAADDR10
address_a[10] => ram_block4a27.PORTAADDR10
address_a[10] => ram_block4a28.PORTAADDR10
address_a[10] => ram_block4a29.PORTAADDR10
address_a[10] => ram_block4a30.PORTAADDR10
address_a[10] => ram_block4a31.PORTAADDR10
address_a[10] => ram_block4a32.PORTAADDR10
address_a[10] => ram_block4a33.PORTAADDR10
address_a[10] => ram_block4a34.PORTAADDR10
address_a[10] => ram_block4a35.PORTAADDR10
address_a[10] => ram_block4a36.PORTAADDR10
address_a[10] => ram_block4a37.PORTAADDR10
address_a[10] => ram_block4a38.PORTAADDR10
address_a[10] => ram_block4a39.PORTAADDR10
address_a[10] => ram_block4a40.PORTAADDR10
address_a[10] => ram_block4a41.PORTAADDR10
address_a[10] => ram_block4a42.PORTAADDR10
address_a[10] => ram_block4a43.PORTAADDR10
address_a[10] => ram_block4a44.PORTAADDR10
address_a[10] => ram_block4a45.PORTAADDR10
address_a[10] => ram_block4a46.PORTAADDR10
address_a[10] => ram_block4a47.PORTAADDR10
address_a[10] => ram_block4a48.PORTAADDR10
address_a[10] => ram_block4a49.PORTAADDR10
address_a[10] => ram_block4a50.PORTAADDR10
address_a[10] => ram_block4a51.PORTAADDR10
address_a[10] => ram_block4a52.PORTAADDR10
address_a[10] => ram_block4a53.PORTAADDR10
address_a[10] => ram_block4a54.PORTAADDR10
address_a[10] => ram_block4a55.PORTAADDR10
address_a[10] => ram_block4a56.PORTAADDR10
address_a[10] => ram_block4a57.PORTAADDR10
address_a[10] => ram_block4a58.PORTAADDR10
address_a[10] => ram_block4a59.PORTAADDR10
address_a[10] => ram_block4a60.PORTAADDR10
address_a[10] => ram_block4a61.PORTAADDR10
address_a[10] => ram_block4a62.PORTAADDR10
address_a[10] => ram_block4a63.PORTAADDR10
address_a[11] => ram_block4a0.PORTAADDR11
address_a[11] => ram_block4a1.PORTAADDR11
address_a[11] => ram_block4a2.PORTAADDR11
address_a[11] => ram_block4a3.PORTAADDR11
address_a[11] => ram_block4a4.PORTAADDR11
address_a[11] => ram_block4a5.PORTAADDR11
address_a[11] => ram_block4a6.PORTAADDR11
address_a[11] => ram_block4a7.PORTAADDR11
address_a[11] => ram_block4a8.PORTAADDR11
address_a[11] => ram_block4a9.PORTAADDR11
address_a[11] => ram_block4a10.PORTAADDR11
address_a[11] => ram_block4a11.PORTAADDR11
address_a[11] => ram_block4a12.PORTAADDR11
address_a[11] => ram_block4a13.PORTAADDR11
address_a[11] => ram_block4a14.PORTAADDR11
address_a[11] => ram_block4a15.PORTAADDR11
address_a[11] => ram_block4a16.PORTAADDR11
address_a[11] => ram_block4a17.PORTAADDR11
address_a[11] => ram_block4a18.PORTAADDR11
address_a[11] => ram_block4a19.PORTAADDR11
address_a[11] => ram_block4a20.PORTAADDR11
address_a[11] => ram_block4a21.PORTAADDR11
address_a[11] => ram_block4a22.PORTAADDR11
address_a[11] => ram_block4a23.PORTAADDR11
address_a[11] => ram_block4a24.PORTAADDR11
address_a[11] => ram_block4a25.PORTAADDR11
address_a[11] => ram_block4a26.PORTAADDR11
address_a[11] => ram_block4a27.PORTAADDR11
address_a[11] => ram_block4a28.PORTAADDR11
address_a[11] => ram_block4a29.PORTAADDR11
address_a[11] => ram_block4a30.PORTAADDR11
address_a[11] => ram_block4a31.PORTAADDR11
address_a[11] => ram_block4a32.PORTAADDR11
address_a[11] => ram_block4a33.PORTAADDR11
address_a[11] => ram_block4a34.PORTAADDR11
address_a[11] => ram_block4a35.PORTAADDR11
address_a[11] => ram_block4a36.PORTAADDR11
address_a[11] => ram_block4a37.PORTAADDR11
address_a[11] => ram_block4a38.PORTAADDR11
address_a[11] => ram_block4a39.PORTAADDR11
address_a[11] => ram_block4a40.PORTAADDR11
address_a[11] => ram_block4a41.PORTAADDR11
address_a[11] => ram_block4a42.PORTAADDR11
address_a[11] => ram_block4a43.PORTAADDR11
address_a[11] => ram_block4a44.PORTAADDR11
address_a[11] => ram_block4a45.PORTAADDR11
address_a[11] => ram_block4a46.PORTAADDR11
address_a[11] => ram_block4a47.PORTAADDR11
address_a[11] => ram_block4a48.PORTAADDR11
address_a[11] => ram_block4a49.PORTAADDR11
address_a[11] => ram_block4a50.PORTAADDR11
address_a[11] => ram_block4a51.PORTAADDR11
address_a[11] => ram_block4a52.PORTAADDR11
address_a[11] => ram_block4a53.PORTAADDR11
address_a[11] => ram_block4a54.PORTAADDR11
address_a[11] => ram_block4a55.PORTAADDR11
address_a[11] => ram_block4a56.PORTAADDR11
address_a[11] => ram_block4a57.PORTAADDR11
address_a[11] => ram_block4a58.PORTAADDR11
address_a[11] => ram_block4a59.PORTAADDR11
address_a[11] => ram_block4a60.PORTAADDR11
address_a[11] => ram_block4a61.PORTAADDR11
address_a[11] => ram_block4a62.PORTAADDR11
address_a[11] => ram_block4a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_r37:decode5.data[0]
address_a[12] => decode_r37:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_r37:decode5.data[1]
address_a[13] => decode_r37:decode_a.data[1]
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[0] => ram_block4a18.PORTBADDR
address_b[0] => ram_block4a19.PORTBADDR
address_b[0] => ram_block4a20.PORTBADDR
address_b[0] => ram_block4a21.PORTBADDR
address_b[0] => ram_block4a22.PORTBADDR
address_b[0] => ram_block4a23.PORTBADDR
address_b[0] => ram_block4a24.PORTBADDR
address_b[0] => ram_block4a25.PORTBADDR
address_b[0] => ram_block4a26.PORTBADDR
address_b[0] => ram_block4a27.PORTBADDR
address_b[0] => ram_block4a28.PORTBADDR
address_b[0] => ram_block4a29.PORTBADDR
address_b[0] => ram_block4a30.PORTBADDR
address_b[0] => ram_block4a31.PORTBADDR
address_b[0] => ram_block4a32.PORTBADDR
address_b[0] => ram_block4a33.PORTBADDR
address_b[0] => ram_block4a34.PORTBADDR
address_b[0] => ram_block4a35.PORTBADDR
address_b[0] => ram_block4a36.PORTBADDR
address_b[0] => ram_block4a37.PORTBADDR
address_b[0] => ram_block4a38.PORTBADDR
address_b[0] => ram_block4a39.PORTBADDR
address_b[0] => ram_block4a40.PORTBADDR
address_b[0] => ram_block4a41.PORTBADDR
address_b[0] => ram_block4a42.PORTBADDR
address_b[0] => ram_block4a43.PORTBADDR
address_b[0] => ram_block4a44.PORTBADDR
address_b[0] => ram_block4a45.PORTBADDR
address_b[0] => ram_block4a46.PORTBADDR
address_b[0] => ram_block4a47.PORTBADDR
address_b[0] => ram_block4a48.PORTBADDR
address_b[0] => ram_block4a49.PORTBADDR
address_b[0] => ram_block4a50.PORTBADDR
address_b[0] => ram_block4a51.PORTBADDR
address_b[0] => ram_block4a52.PORTBADDR
address_b[0] => ram_block4a53.PORTBADDR
address_b[0] => ram_block4a54.PORTBADDR
address_b[0] => ram_block4a55.PORTBADDR
address_b[0] => ram_block4a56.PORTBADDR
address_b[0] => ram_block4a57.PORTBADDR
address_b[0] => ram_block4a58.PORTBADDR
address_b[0] => ram_block4a59.PORTBADDR
address_b[0] => ram_block4a60.PORTBADDR
address_b[0] => ram_block4a61.PORTBADDR
address_b[0] => ram_block4a62.PORTBADDR
address_b[0] => ram_block4a63.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[1] => ram_block4a18.PORTBADDR1
address_b[1] => ram_block4a19.PORTBADDR1
address_b[1] => ram_block4a20.PORTBADDR1
address_b[1] => ram_block4a21.PORTBADDR1
address_b[1] => ram_block4a22.PORTBADDR1
address_b[1] => ram_block4a23.PORTBADDR1
address_b[1] => ram_block4a24.PORTBADDR1
address_b[1] => ram_block4a25.PORTBADDR1
address_b[1] => ram_block4a26.PORTBADDR1
address_b[1] => ram_block4a27.PORTBADDR1
address_b[1] => ram_block4a28.PORTBADDR1
address_b[1] => ram_block4a29.PORTBADDR1
address_b[1] => ram_block4a30.PORTBADDR1
address_b[1] => ram_block4a31.PORTBADDR1
address_b[1] => ram_block4a32.PORTBADDR1
address_b[1] => ram_block4a33.PORTBADDR1
address_b[1] => ram_block4a34.PORTBADDR1
address_b[1] => ram_block4a35.PORTBADDR1
address_b[1] => ram_block4a36.PORTBADDR1
address_b[1] => ram_block4a37.PORTBADDR1
address_b[1] => ram_block4a38.PORTBADDR1
address_b[1] => ram_block4a39.PORTBADDR1
address_b[1] => ram_block4a40.PORTBADDR1
address_b[1] => ram_block4a41.PORTBADDR1
address_b[1] => ram_block4a42.PORTBADDR1
address_b[1] => ram_block4a43.PORTBADDR1
address_b[1] => ram_block4a44.PORTBADDR1
address_b[1] => ram_block4a45.PORTBADDR1
address_b[1] => ram_block4a46.PORTBADDR1
address_b[1] => ram_block4a47.PORTBADDR1
address_b[1] => ram_block4a48.PORTBADDR1
address_b[1] => ram_block4a49.PORTBADDR1
address_b[1] => ram_block4a50.PORTBADDR1
address_b[1] => ram_block4a51.PORTBADDR1
address_b[1] => ram_block4a52.PORTBADDR1
address_b[1] => ram_block4a53.PORTBADDR1
address_b[1] => ram_block4a54.PORTBADDR1
address_b[1] => ram_block4a55.PORTBADDR1
address_b[1] => ram_block4a56.PORTBADDR1
address_b[1] => ram_block4a57.PORTBADDR1
address_b[1] => ram_block4a58.PORTBADDR1
address_b[1] => ram_block4a59.PORTBADDR1
address_b[1] => ram_block4a60.PORTBADDR1
address_b[1] => ram_block4a61.PORTBADDR1
address_b[1] => ram_block4a62.PORTBADDR1
address_b[1] => ram_block4a63.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[2] => ram_block4a18.PORTBADDR2
address_b[2] => ram_block4a19.PORTBADDR2
address_b[2] => ram_block4a20.PORTBADDR2
address_b[2] => ram_block4a21.PORTBADDR2
address_b[2] => ram_block4a22.PORTBADDR2
address_b[2] => ram_block4a23.PORTBADDR2
address_b[2] => ram_block4a24.PORTBADDR2
address_b[2] => ram_block4a25.PORTBADDR2
address_b[2] => ram_block4a26.PORTBADDR2
address_b[2] => ram_block4a27.PORTBADDR2
address_b[2] => ram_block4a28.PORTBADDR2
address_b[2] => ram_block4a29.PORTBADDR2
address_b[2] => ram_block4a30.PORTBADDR2
address_b[2] => ram_block4a31.PORTBADDR2
address_b[2] => ram_block4a32.PORTBADDR2
address_b[2] => ram_block4a33.PORTBADDR2
address_b[2] => ram_block4a34.PORTBADDR2
address_b[2] => ram_block4a35.PORTBADDR2
address_b[2] => ram_block4a36.PORTBADDR2
address_b[2] => ram_block4a37.PORTBADDR2
address_b[2] => ram_block4a38.PORTBADDR2
address_b[2] => ram_block4a39.PORTBADDR2
address_b[2] => ram_block4a40.PORTBADDR2
address_b[2] => ram_block4a41.PORTBADDR2
address_b[2] => ram_block4a42.PORTBADDR2
address_b[2] => ram_block4a43.PORTBADDR2
address_b[2] => ram_block4a44.PORTBADDR2
address_b[2] => ram_block4a45.PORTBADDR2
address_b[2] => ram_block4a46.PORTBADDR2
address_b[2] => ram_block4a47.PORTBADDR2
address_b[2] => ram_block4a48.PORTBADDR2
address_b[2] => ram_block4a49.PORTBADDR2
address_b[2] => ram_block4a50.PORTBADDR2
address_b[2] => ram_block4a51.PORTBADDR2
address_b[2] => ram_block4a52.PORTBADDR2
address_b[2] => ram_block4a53.PORTBADDR2
address_b[2] => ram_block4a54.PORTBADDR2
address_b[2] => ram_block4a55.PORTBADDR2
address_b[2] => ram_block4a56.PORTBADDR2
address_b[2] => ram_block4a57.PORTBADDR2
address_b[2] => ram_block4a58.PORTBADDR2
address_b[2] => ram_block4a59.PORTBADDR2
address_b[2] => ram_block4a60.PORTBADDR2
address_b[2] => ram_block4a61.PORTBADDR2
address_b[2] => ram_block4a62.PORTBADDR2
address_b[2] => ram_block4a63.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[3] => ram_block4a18.PORTBADDR3
address_b[3] => ram_block4a19.PORTBADDR3
address_b[3] => ram_block4a20.PORTBADDR3
address_b[3] => ram_block4a21.PORTBADDR3
address_b[3] => ram_block4a22.PORTBADDR3
address_b[3] => ram_block4a23.PORTBADDR3
address_b[3] => ram_block4a24.PORTBADDR3
address_b[3] => ram_block4a25.PORTBADDR3
address_b[3] => ram_block4a26.PORTBADDR3
address_b[3] => ram_block4a27.PORTBADDR3
address_b[3] => ram_block4a28.PORTBADDR3
address_b[3] => ram_block4a29.PORTBADDR3
address_b[3] => ram_block4a30.PORTBADDR3
address_b[3] => ram_block4a31.PORTBADDR3
address_b[3] => ram_block4a32.PORTBADDR3
address_b[3] => ram_block4a33.PORTBADDR3
address_b[3] => ram_block4a34.PORTBADDR3
address_b[3] => ram_block4a35.PORTBADDR3
address_b[3] => ram_block4a36.PORTBADDR3
address_b[3] => ram_block4a37.PORTBADDR3
address_b[3] => ram_block4a38.PORTBADDR3
address_b[3] => ram_block4a39.PORTBADDR3
address_b[3] => ram_block4a40.PORTBADDR3
address_b[3] => ram_block4a41.PORTBADDR3
address_b[3] => ram_block4a42.PORTBADDR3
address_b[3] => ram_block4a43.PORTBADDR3
address_b[3] => ram_block4a44.PORTBADDR3
address_b[3] => ram_block4a45.PORTBADDR3
address_b[3] => ram_block4a46.PORTBADDR3
address_b[3] => ram_block4a47.PORTBADDR3
address_b[3] => ram_block4a48.PORTBADDR3
address_b[3] => ram_block4a49.PORTBADDR3
address_b[3] => ram_block4a50.PORTBADDR3
address_b[3] => ram_block4a51.PORTBADDR3
address_b[3] => ram_block4a52.PORTBADDR3
address_b[3] => ram_block4a53.PORTBADDR3
address_b[3] => ram_block4a54.PORTBADDR3
address_b[3] => ram_block4a55.PORTBADDR3
address_b[3] => ram_block4a56.PORTBADDR3
address_b[3] => ram_block4a57.PORTBADDR3
address_b[3] => ram_block4a58.PORTBADDR3
address_b[3] => ram_block4a59.PORTBADDR3
address_b[3] => ram_block4a60.PORTBADDR3
address_b[3] => ram_block4a61.PORTBADDR3
address_b[3] => ram_block4a62.PORTBADDR3
address_b[3] => ram_block4a63.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[4] => ram_block4a18.PORTBADDR4
address_b[4] => ram_block4a19.PORTBADDR4
address_b[4] => ram_block4a20.PORTBADDR4
address_b[4] => ram_block4a21.PORTBADDR4
address_b[4] => ram_block4a22.PORTBADDR4
address_b[4] => ram_block4a23.PORTBADDR4
address_b[4] => ram_block4a24.PORTBADDR4
address_b[4] => ram_block4a25.PORTBADDR4
address_b[4] => ram_block4a26.PORTBADDR4
address_b[4] => ram_block4a27.PORTBADDR4
address_b[4] => ram_block4a28.PORTBADDR4
address_b[4] => ram_block4a29.PORTBADDR4
address_b[4] => ram_block4a30.PORTBADDR4
address_b[4] => ram_block4a31.PORTBADDR4
address_b[4] => ram_block4a32.PORTBADDR4
address_b[4] => ram_block4a33.PORTBADDR4
address_b[4] => ram_block4a34.PORTBADDR4
address_b[4] => ram_block4a35.PORTBADDR4
address_b[4] => ram_block4a36.PORTBADDR4
address_b[4] => ram_block4a37.PORTBADDR4
address_b[4] => ram_block4a38.PORTBADDR4
address_b[4] => ram_block4a39.PORTBADDR4
address_b[4] => ram_block4a40.PORTBADDR4
address_b[4] => ram_block4a41.PORTBADDR4
address_b[4] => ram_block4a42.PORTBADDR4
address_b[4] => ram_block4a43.PORTBADDR4
address_b[4] => ram_block4a44.PORTBADDR4
address_b[4] => ram_block4a45.PORTBADDR4
address_b[4] => ram_block4a46.PORTBADDR4
address_b[4] => ram_block4a47.PORTBADDR4
address_b[4] => ram_block4a48.PORTBADDR4
address_b[4] => ram_block4a49.PORTBADDR4
address_b[4] => ram_block4a50.PORTBADDR4
address_b[4] => ram_block4a51.PORTBADDR4
address_b[4] => ram_block4a52.PORTBADDR4
address_b[4] => ram_block4a53.PORTBADDR4
address_b[4] => ram_block4a54.PORTBADDR4
address_b[4] => ram_block4a55.PORTBADDR4
address_b[4] => ram_block4a56.PORTBADDR4
address_b[4] => ram_block4a57.PORTBADDR4
address_b[4] => ram_block4a58.PORTBADDR4
address_b[4] => ram_block4a59.PORTBADDR4
address_b[4] => ram_block4a60.PORTBADDR4
address_b[4] => ram_block4a61.PORTBADDR4
address_b[4] => ram_block4a62.PORTBADDR4
address_b[4] => ram_block4a63.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[5] => ram_block4a18.PORTBADDR5
address_b[5] => ram_block4a19.PORTBADDR5
address_b[5] => ram_block4a20.PORTBADDR5
address_b[5] => ram_block4a21.PORTBADDR5
address_b[5] => ram_block4a22.PORTBADDR5
address_b[5] => ram_block4a23.PORTBADDR5
address_b[5] => ram_block4a24.PORTBADDR5
address_b[5] => ram_block4a25.PORTBADDR5
address_b[5] => ram_block4a26.PORTBADDR5
address_b[5] => ram_block4a27.PORTBADDR5
address_b[5] => ram_block4a28.PORTBADDR5
address_b[5] => ram_block4a29.PORTBADDR5
address_b[5] => ram_block4a30.PORTBADDR5
address_b[5] => ram_block4a31.PORTBADDR5
address_b[5] => ram_block4a32.PORTBADDR5
address_b[5] => ram_block4a33.PORTBADDR5
address_b[5] => ram_block4a34.PORTBADDR5
address_b[5] => ram_block4a35.PORTBADDR5
address_b[5] => ram_block4a36.PORTBADDR5
address_b[5] => ram_block4a37.PORTBADDR5
address_b[5] => ram_block4a38.PORTBADDR5
address_b[5] => ram_block4a39.PORTBADDR5
address_b[5] => ram_block4a40.PORTBADDR5
address_b[5] => ram_block4a41.PORTBADDR5
address_b[5] => ram_block4a42.PORTBADDR5
address_b[5] => ram_block4a43.PORTBADDR5
address_b[5] => ram_block4a44.PORTBADDR5
address_b[5] => ram_block4a45.PORTBADDR5
address_b[5] => ram_block4a46.PORTBADDR5
address_b[5] => ram_block4a47.PORTBADDR5
address_b[5] => ram_block4a48.PORTBADDR5
address_b[5] => ram_block4a49.PORTBADDR5
address_b[5] => ram_block4a50.PORTBADDR5
address_b[5] => ram_block4a51.PORTBADDR5
address_b[5] => ram_block4a52.PORTBADDR5
address_b[5] => ram_block4a53.PORTBADDR5
address_b[5] => ram_block4a54.PORTBADDR5
address_b[5] => ram_block4a55.PORTBADDR5
address_b[5] => ram_block4a56.PORTBADDR5
address_b[5] => ram_block4a57.PORTBADDR5
address_b[5] => ram_block4a58.PORTBADDR5
address_b[5] => ram_block4a59.PORTBADDR5
address_b[5] => ram_block4a60.PORTBADDR5
address_b[5] => ram_block4a61.PORTBADDR5
address_b[5] => ram_block4a62.PORTBADDR5
address_b[5] => ram_block4a63.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[6] => ram_block4a18.PORTBADDR6
address_b[6] => ram_block4a19.PORTBADDR6
address_b[6] => ram_block4a20.PORTBADDR6
address_b[6] => ram_block4a21.PORTBADDR6
address_b[6] => ram_block4a22.PORTBADDR6
address_b[6] => ram_block4a23.PORTBADDR6
address_b[6] => ram_block4a24.PORTBADDR6
address_b[6] => ram_block4a25.PORTBADDR6
address_b[6] => ram_block4a26.PORTBADDR6
address_b[6] => ram_block4a27.PORTBADDR6
address_b[6] => ram_block4a28.PORTBADDR6
address_b[6] => ram_block4a29.PORTBADDR6
address_b[6] => ram_block4a30.PORTBADDR6
address_b[6] => ram_block4a31.PORTBADDR6
address_b[6] => ram_block4a32.PORTBADDR6
address_b[6] => ram_block4a33.PORTBADDR6
address_b[6] => ram_block4a34.PORTBADDR6
address_b[6] => ram_block4a35.PORTBADDR6
address_b[6] => ram_block4a36.PORTBADDR6
address_b[6] => ram_block4a37.PORTBADDR6
address_b[6] => ram_block4a38.PORTBADDR6
address_b[6] => ram_block4a39.PORTBADDR6
address_b[6] => ram_block4a40.PORTBADDR6
address_b[6] => ram_block4a41.PORTBADDR6
address_b[6] => ram_block4a42.PORTBADDR6
address_b[6] => ram_block4a43.PORTBADDR6
address_b[6] => ram_block4a44.PORTBADDR6
address_b[6] => ram_block4a45.PORTBADDR6
address_b[6] => ram_block4a46.PORTBADDR6
address_b[6] => ram_block4a47.PORTBADDR6
address_b[6] => ram_block4a48.PORTBADDR6
address_b[6] => ram_block4a49.PORTBADDR6
address_b[6] => ram_block4a50.PORTBADDR6
address_b[6] => ram_block4a51.PORTBADDR6
address_b[6] => ram_block4a52.PORTBADDR6
address_b[6] => ram_block4a53.PORTBADDR6
address_b[6] => ram_block4a54.PORTBADDR6
address_b[6] => ram_block4a55.PORTBADDR6
address_b[6] => ram_block4a56.PORTBADDR6
address_b[6] => ram_block4a57.PORTBADDR6
address_b[6] => ram_block4a58.PORTBADDR6
address_b[6] => ram_block4a59.PORTBADDR6
address_b[6] => ram_block4a60.PORTBADDR6
address_b[6] => ram_block4a61.PORTBADDR6
address_b[6] => ram_block4a62.PORTBADDR6
address_b[6] => ram_block4a63.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[7] => ram_block4a18.PORTBADDR7
address_b[7] => ram_block4a19.PORTBADDR7
address_b[7] => ram_block4a20.PORTBADDR7
address_b[7] => ram_block4a21.PORTBADDR7
address_b[7] => ram_block4a22.PORTBADDR7
address_b[7] => ram_block4a23.PORTBADDR7
address_b[7] => ram_block4a24.PORTBADDR7
address_b[7] => ram_block4a25.PORTBADDR7
address_b[7] => ram_block4a26.PORTBADDR7
address_b[7] => ram_block4a27.PORTBADDR7
address_b[7] => ram_block4a28.PORTBADDR7
address_b[7] => ram_block4a29.PORTBADDR7
address_b[7] => ram_block4a30.PORTBADDR7
address_b[7] => ram_block4a31.PORTBADDR7
address_b[7] => ram_block4a32.PORTBADDR7
address_b[7] => ram_block4a33.PORTBADDR7
address_b[7] => ram_block4a34.PORTBADDR7
address_b[7] => ram_block4a35.PORTBADDR7
address_b[7] => ram_block4a36.PORTBADDR7
address_b[7] => ram_block4a37.PORTBADDR7
address_b[7] => ram_block4a38.PORTBADDR7
address_b[7] => ram_block4a39.PORTBADDR7
address_b[7] => ram_block4a40.PORTBADDR7
address_b[7] => ram_block4a41.PORTBADDR7
address_b[7] => ram_block4a42.PORTBADDR7
address_b[7] => ram_block4a43.PORTBADDR7
address_b[7] => ram_block4a44.PORTBADDR7
address_b[7] => ram_block4a45.PORTBADDR7
address_b[7] => ram_block4a46.PORTBADDR7
address_b[7] => ram_block4a47.PORTBADDR7
address_b[7] => ram_block4a48.PORTBADDR7
address_b[7] => ram_block4a49.PORTBADDR7
address_b[7] => ram_block4a50.PORTBADDR7
address_b[7] => ram_block4a51.PORTBADDR7
address_b[7] => ram_block4a52.PORTBADDR7
address_b[7] => ram_block4a53.PORTBADDR7
address_b[7] => ram_block4a54.PORTBADDR7
address_b[7] => ram_block4a55.PORTBADDR7
address_b[7] => ram_block4a56.PORTBADDR7
address_b[7] => ram_block4a57.PORTBADDR7
address_b[7] => ram_block4a58.PORTBADDR7
address_b[7] => ram_block4a59.PORTBADDR7
address_b[7] => ram_block4a60.PORTBADDR7
address_b[7] => ram_block4a61.PORTBADDR7
address_b[7] => ram_block4a62.PORTBADDR7
address_b[7] => ram_block4a63.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
address_b[8] => ram_block4a16.PORTBADDR8
address_b[8] => ram_block4a17.PORTBADDR8
address_b[8] => ram_block4a18.PORTBADDR8
address_b[8] => ram_block4a19.PORTBADDR8
address_b[8] => ram_block4a20.PORTBADDR8
address_b[8] => ram_block4a21.PORTBADDR8
address_b[8] => ram_block4a22.PORTBADDR8
address_b[8] => ram_block4a23.PORTBADDR8
address_b[8] => ram_block4a24.PORTBADDR8
address_b[8] => ram_block4a25.PORTBADDR8
address_b[8] => ram_block4a26.PORTBADDR8
address_b[8] => ram_block4a27.PORTBADDR8
address_b[8] => ram_block4a28.PORTBADDR8
address_b[8] => ram_block4a29.PORTBADDR8
address_b[8] => ram_block4a30.PORTBADDR8
address_b[8] => ram_block4a31.PORTBADDR8
address_b[8] => ram_block4a32.PORTBADDR8
address_b[8] => ram_block4a33.PORTBADDR8
address_b[8] => ram_block4a34.PORTBADDR8
address_b[8] => ram_block4a35.PORTBADDR8
address_b[8] => ram_block4a36.PORTBADDR8
address_b[8] => ram_block4a37.PORTBADDR8
address_b[8] => ram_block4a38.PORTBADDR8
address_b[8] => ram_block4a39.PORTBADDR8
address_b[8] => ram_block4a40.PORTBADDR8
address_b[8] => ram_block4a41.PORTBADDR8
address_b[8] => ram_block4a42.PORTBADDR8
address_b[8] => ram_block4a43.PORTBADDR8
address_b[8] => ram_block4a44.PORTBADDR8
address_b[8] => ram_block4a45.PORTBADDR8
address_b[8] => ram_block4a46.PORTBADDR8
address_b[8] => ram_block4a47.PORTBADDR8
address_b[8] => ram_block4a48.PORTBADDR8
address_b[8] => ram_block4a49.PORTBADDR8
address_b[8] => ram_block4a50.PORTBADDR8
address_b[8] => ram_block4a51.PORTBADDR8
address_b[8] => ram_block4a52.PORTBADDR8
address_b[8] => ram_block4a53.PORTBADDR8
address_b[8] => ram_block4a54.PORTBADDR8
address_b[8] => ram_block4a55.PORTBADDR8
address_b[8] => ram_block4a56.PORTBADDR8
address_b[8] => ram_block4a57.PORTBADDR8
address_b[8] => ram_block4a58.PORTBADDR8
address_b[8] => ram_block4a59.PORTBADDR8
address_b[8] => ram_block4a60.PORTBADDR8
address_b[8] => ram_block4a61.PORTBADDR8
address_b[8] => ram_block4a62.PORTBADDR8
address_b[8] => ram_block4a63.PORTBADDR8
address_b[9] => ram_block4a0.PORTBADDR9
address_b[9] => ram_block4a1.PORTBADDR9
address_b[9] => ram_block4a2.PORTBADDR9
address_b[9] => ram_block4a3.PORTBADDR9
address_b[9] => ram_block4a4.PORTBADDR9
address_b[9] => ram_block4a5.PORTBADDR9
address_b[9] => ram_block4a6.PORTBADDR9
address_b[9] => ram_block4a7.PORTBADDR9
address_b[9] => ram_block4a8.PORTBADDR9
address_b[9] => ram_block4a9.PORTBADDR9
address_b[9] => ram_block4a10.PORTBADDR9
address_b[9] => ram_block4a11.PORTBADDR9
address_b[9] => ram_block4a12.PORTBADDR9
address_b[9] => ram_block4a13.PORTBADDR9
address_b[9] => ram_block4a14.PORTBADDR9
address_b[9] => ram_block4a15.PORTBADDR9
address_b[9] => ram_block4a16.PORTBADDR9
address_b[9] => ram_block4a17.PORTBADDR9
address_b[9] => ram_block4a18.PORTBADDR9
address_b[9] => ram_block4a19.PORTBADDR9
address_b[9] => ram_block4a20.PORTBADDR9
address_b[9] => ram_block4a21.PORTBADDR9
address_b[9] => ram_block4a22.PORTBADDR9
address_b[9] => ram_block4a23.PORTBADDR9
address_b[9] => ram_block4a24.PORTBADDR9
address_b[9] => ram_block4a25.PORTBADDR9
address_b[9] => ram_block4a26.PORTBADDR9
address_b[9] => ram_block4a27.PORTBADDR9
address_b[9] => ram_block4a28.PORTBADDR9
address_b[9] => ram_block4a29.PORTBADDR9
address_b[9] => ram_block4a30.PORTBADDR9
address_b[9] => ram_block4a31.PORTBADDR9
address_b[9] => ram_block4a32.PORTBADDR9
address_b[9] => ram_block4a33.PORTBADDR9
address_b[9] => ram_block4a34.PORTBADDR9
address_b[9] => ram_block4a35.PORTBADDR9
address_b[9] => ram_block4a36.PORTBADDR9
address_b[9] => ram_block4a37.PORTBADDR9
address_b[9] => ram_block4a38.PORTBADDR9
address_b[9] => ram_block4a39.PORTBADDR9
address_b[9] => ram_block4a40.PORTBADDR9
address_b[9] => ram_block4a41.PORTBADDR9
address_b[9] => ram_block4a42.PORTBADDR9
address_b[9] => ram_block4a43.PORTBADDR9
address_b[9] => ram_block4a44.PORTBADDR9
address_b[9] => ram_block4a45.PORTBADDR9
address_b[9] => ram_block4a46.PORTBADDR9
address_b[9] => ram_block4a47.PORTBADDR9
address_b[9] => ram_block4a48.PORTBADDR9
address_b[9] => ram_block4a49.PORTBADDR9
address_b[9] => ram_block4a50.PORTBADDR9
address_b[9] => ram_block4a51.PORTBADDR9
address_b[9] => ram_block4a52.PORTBADDR9
address_b[9] => ram_block4a53.PORTBADDR9
address_b[9] => ram_block4a54.PORTBADDR9
address_b[9] => ram_block4a55.PORTBADDR9
address_b[9] => ram_block4a56.PORTBADDR9
address_b[9] => ram_block4a57.PORTBADDR9
address_b[9] => ram_block4a58.PORTBADDR9
address_b[9] => ram_block4a59.PORTBADDR9
address_b[9] => ram_block4a60.PORTBADDR9
address_b[9] => ram_block4a61.PORTBADDR9
address_b[9] => ram_block4a62.PORTBADDR9
address_b[9] => ram_block4a63.PORTBADDR9
address_b[10] => ram_block4a0.PORTBADDR10
address_b[10] => ram_block4a1.PORTBADDR10
address_b[10] => ram_block4a2.PORTBADDR10
address_b[10] => ram_block4a3.PORTBADDR10
address_b[10] => ram_block4a4.PORTBADDR10
address_b[10] => ram_block4a5.PORTBADDR10
address_b[10] => ram_block4a6.PORTBADDR10
address_b[10] => ram_block4a7.PORTBADDR10
address_b[10] => ram_block4a8.PORTBADDR10
address_b[10] => ram_block4a9.PORTBADDR10
address_b[10] => ram_block4a10.PORTBADDR10
address_b[10] => ram_block4a11.PORTBADDR10
address_b[10] => ram_block4a12.PORTBADDR10
address_b[10] => ram_block4a13.PORTBADDR10
address_b[10] => ram_block4a14.PORTBADDR10
address_b[10] => ram_block4a15.PORTBADDR10
address_b[10] => ram_block4a16.PORTBADDR10
address_b[10] => ram_block4a17.PORTBADDR10
address_b[10] => ram_block4a18.PORTBADDR10
address_b[10] => ram_block4a19.PORTBADDR10
address_b[10] => ram_block4a20.PORTBADDR10
address_b[10] => ram_block4a21.PORTBADDR10
address_b[10] => ram_block4a22.PORTBADDR10
address_b[10] => ram_block4a23.PORTBADDR10
address_b[10] => ram_block4a24.PORTBADDR10
address_b[10] => ram_block4a25.PORTBADDR10
address_b[10] => ram_block4a26.PORTBADDR10
address_b[10] => ram_block4a27.PORTBADDR10
address_b[10] => ram_block4a28.PORTBADDR10
address_b[10] => ram_block4a29.PORTBADDR10
address_b[10] => ram_block4a30.PORTBADDR10
address_b[10] => ram_block4a31.PORTBADDR10
address_b[10] => ram_block4a32.PORTBADDR10
address_b[10] => ram_block4a33.PORTBADDR10
address_b[10] => ram_block4a34.PORTBADDR10
address_b[10] => ram_block4a35.PORTBADDR10
address_b[10] => ram_block4a36.PORTBADDR10
address_b[10] => ram_block4a37.PORTBADDR10
address_b[10] => ram_block4a38.PORTBADDR10
address_b[10] => ram_block4a39.PORTBADDR10
address_b[10] => ram_block4a40.PORTBADDR10
address_b[10] => ram_block4a41.PORTBADDR10
address_b[10] => ram_block4a42.PORTBADDR10
address_b[10] => ram_block4a43.PORTBADDR10
address_b[10] => ram_block4a44.PORTBADDR10
address_b[10] => ram_block4a45.PORTBADDR10
address_b[10] => ram_block4a46.PORTBADDR10
address_b[10] => ram_block4a47.PORTBADDR10
address_b[10] => ram_block4a48.PORTBADDR10
address_b[10] => ram_block4a49.PORTBADDR10
address_b[10] => ram_block4a50.PORTBADDR10
address_b[10] => ram_block4a51.PORTBADDR10
address_b[10] => ram_block4a52.PORTBADDR10
address_b[10] => ram_block4a53.PORTBADDR10
address_b[10] => ram_block4a54.PORTBADDR10
address_b[10] => ram_block4a55.PORTBADDR10
address_b[10] => ram_block4a56.PORTBADDR10
address_b[10] => ram_block4a57.PORTBADDR10
address_b[10] => ram_block4a58.PORTBADDR10
address_b[10] => ram_block4a59.PORTBADDR10
address_b[10] => ram_block4a60.PORTBADDR10
address_b[10] => ram_block4a61.PORTBADDR10
address_b[10] => ram_block4a62.PORTBADDR10
address_b[10] => ram_block4a63.PORTBADDR10
address_b[11] => ram_block4a0.PORTBADDR11
address_b[11] => ram_block4a1.PORTBADDR11
address_b[11] => ram_block4a2.PORTBADDR11
address_b[11] => ram_block4a3.PORTBADDR11
address_b[11] => ram_block4a4.PORTBADDR11
address_b[11] => ram_block4a5.PORTBADDR11
address_b[11] => ram_block4a6.PORTBADDR11
address_b[11] => ram_block4a7.PORTBADDR11
address_b[11] => ram_block4a8.PORTBADDR11
address_b[11] => ram_block4a9.PORTBADDR11
address_b[11] => ram_block4a10.PORTBADDR11
address_b[11] => ram_block4a11.PORTBADDR11
address_b[11] => ram_block4a12.PORTBADDR11
address_b[11] => ram_block4a13.PORTBADDR11
address_b[11] => ram_block4a14.PORTBADDR11
address_b[11] => ram_block4a15.PORTBADDR11
address_b[11] => ram_block4a16.PORTBADDR11
address_b[11] => ram_block4a17.PORTBADDR11
address_b[11] => ram_block4a18.PORTBADDR11
address_b[11] => ram_block4a19.PORTBADDR11
address_b[11] => ram_block4a20.PORTBADDR11
address_b[11] => ram_block4a21.PORTBADDR11
address_b[11] => ram_block4a22.PORTBADDR11
address_b[11] => ram_block4a23.PORTBADDR11
address_b[11] => ram_block4a24.PORTBADDR11
address_b[11] => ram_block4a25.PORTBADDR11
address_b[11] => ram_block4a26.PORTBADDR11
address_b[11] => ram_block4a27.PORTBADDR11
address_b[11] => ram_block4a28.PORTBADDR11
address_b[11] => ram_block4a29.PORTBADDR11
address_b[11] => ram_block4a30.PORTBADDR11
address_b[11] => ram_block4a31.PORTBADDR11
address_b[11] => ram_block4a32.PORTBADDR11
address_b[11] => ram_block4a33.PORTBADDR11
address_b[11] => ram_block4a34.PORTBADDR11
address_b[11] => ram_block4a35.PORTBADDR11
address_b[11] => ram_block4a36.PORTBADDR11
address_b[11] => ram_block4a37.PORTBADDR11
address_b[11] => ram_block4a38.PORTBADDR11
address_b[11] => ram_block4a39.PORTBADDR11
address_b[11] => ram_block4a40.PORTBADDR11
address_b[11] => ram_block4a41.PORTBADDR11
address_b[11] => ram_block4a42.PORTBADDR11
address_b[11] => ram_block4a43.PORTBADDR11
address_b[11] => ram_block4a44.PORTBADDR11
address_b[11] => ram_block4a45.PORTBADDR11
address_b[11] => ram_block4a46.PORTBADDR11
address_b[11] => ram_block4a47.PORTBADDR11
address_b[11] => ram_block4a48.PORTBADDR11
address_b[11] => ram_block4a49.PORTBADDR11
address_b[11] => ram_block4a50.PORTBADDR11
address_b[11] => ram_block4a51.PORTBADDR11
address_b[11] => ram_block4a52.PORTBADDR11
address_b[11] => ram_block4a53.PORTBADDR11
address_b[11] => ram_block4a54.PORTBADDR11
address_b[11] => ram_block4a55.PORTBADDR11
address_b[11] => ram_block4a56.PORTBADDR11
address_b[11] => ram_block4a57.PORTBADDR11
address_b[11] => ram_block4a58.PORTBADDR11
address_b[11] => ram_block4a59.PORTBADDR11
address_b[11] => ram_block4a60.PORTBADDR11
address_b[11] => ram_block4a61.PORTBADDR11
address_b[11] => ram_block4a62.PORTBADDR11
address_b[11] => ram_block4a63.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_r37:decode6.data[0]
address_b[12] => decode_r37:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_r37:decode6.data[1]
address_b[13] => decode_r37:decode_b.data[1]
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock0 => ram_block4a18.CLK0
clock0 => ram_block4a19.CLK0
clock0 => ram_block4a20.CLK0
clock0 => ram_block4a21.CLK0
clock0 => ram_block4a22.CLK0
clock0 => ram_block4a23.CLK0
clock0 => ram_block4a24.CLK0
clock0 => ram_block4a25.CLK0
clock0 => ram_block4a26.CLK0
clock0 => ram_block4a27.CLK0
clock0 => ram_block4a28.CLK0
clock0 => ram_block4a29.CLK0
clock0 => ram_block4a30.CLK0
clock0 => ram_block4a31.CLK0
clock0 => ram_block4a32.CLK0
clock0 => ram_block4a33.CLK0
clock0 => ram_block4a34.CLK0
clock0 => ram_block4a35.CLK0
clock0 => ram_block4a36.CLK0
clock0 => ram_block4a37.CLK0
clock0 => ram_block4a38.CLK0
clock0 => ram_block4a39.CLK0
clock0 => ram_block4a40.CLK0
clock0 => ram_block4a41.CLK0
clock0 => ram_block4a42.CLK0
clock0 => ram_block4a43.CLK0
clock0 => ram_block4a44.CLK0
clock0 => ram_block4a45.CLK0
clock0 => ram_block4a46.CLK0
clock0 => ram_block4a47.CLK0
clock0 => ram_block4a48.CLK0
clock0 => ram_block4a49.CLK0
clock0 => ram_block4a50.CLK0
clock0 => ram_block4a51.CLK0
clock0 => ram_block4a52.CLK0
clock0 => ram_block4a53.CLK0
clock0 => ram_block4a54.CLK0
clock0 => ram_block4a55.CLK0
clock0 => ram_block4a56.CLK0
clock0 => ram_block4a57.CLK0
clock0 => ram_block4a58.CLK0
clock0 => ram_block4a59.CLK0
clock0 => ram_block4a60.CLK0
clock0 => ram_block4a61.CLK0
clock0 => ram_block4a62.CLK0
clock0 => ram_block4a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clock1 => ram_block4a18.CLK1
clock1 => ram_block4a19.CLK1
clock1 => ram_block4a20.CLK1
clock1 => ram_block4a21.CLK1
clock1 => ram_block4a22.CLK1
clock1 => ram_block4a23.CLK1
clock1 => ram_block4a24.CLK1
clock1 => ram_block4a25.CLK1
clock1 => ram_block4a26.CLK1
clock1 => ram_block4a27.CLK1
clock1 => ram_block4a28.CLK1
clock1 => ram_block4a29.CLK1
clock1 => ram_block4a30.CLK1
clock1 => ram_block4a31.CLK1
clock1 => ram_block4a32.CLK1
clock1 => ram_block4a33.CLK1
clock1 => ram_block4a34.CLK1
clock1 => ram_block4a35.CLK1
clock1 => ram_block4a36.CLK1
clock1 => ram_block4a37.CLK1
clock1 => ram_block4a38.CLK1
clock1 => ram_block4a39.CLK1
clock1 => ram_block4a40.CLK1
clock1 => ram_block4a41.CLK1
clock1 => ram_block4a42.CLK1
clock1 => ram_block4a43.CLK1
clock1 => ram_block4a44.CLK1
clock1 => ram_block4a45.CLK1
clock1 => ram_block4a46.CLK1
clock1 => ram_block4a47.CLK1
clock1 => ram_block4a48.CLK1
clock1 => ram_block4a49.CLK1
clock1 => ram_block4a50.CLK1
clock1 => ram_block4a51.CLK1
clock1 => ram_block4a52.CLK1
clock1 => ram_block4a53.CLK1
clock1 => ram_block4a54.CLK1
clock1 => ram_block4a55.CLK1
clock1 => ram_block4a56.CLK1
clock1 => ram_block4a57.CLK1
clock1 => ram_block4a58.CLK1
clock1 => ram_block4a59.CLK1
clock1 => ram_block4a60.CLK1
clock1 => ram_block4a61.CLK1
clock1 => ram_block4a62.CLK1
clock1 => ram_block4a63.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken0 => decode_r37:decode_a.enable
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
clocken1 => decode_r37:decode_b.enable
clocken1 => address_reg_b[1].ENA
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block4a0.PORTADATAIN
data_a[0] => ram_block4a16.PORTADATAIN
data_a[0] => ram_block4a32.PORTADATAIN
data_a[0] => ram_block4a48.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[1] => ram_block4a17.PORTADATAIN
data_a[1] => ram_block4a33.PORTADATAIN
data_a[1] => ram_block4a49.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[2] => ram_block4a18.PORTADATAIN
data_a[2] => ram_block4a34.PORTADATAIN
data_a[2] => ram_block4a50.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[3] => ram_block4a19.PORTADATAIN
data_a[3] => ram_block4a35.PORTADATAIN
data_a[3] => ram_block4a51.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[4] => ram_block4a20.PORTADATAIN
data_a[4] => ram_block4a36.PORTADATAIN
data_a[4] => ram_block4a52.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[5] => ram_block4a21.PORTADATAIN
data_a[5] => ram_block4a37.PORTADATAIN
data_a[5] => ram_block4a53.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[6] => ram_block4a22.PORTADATAIN
data_a[6] => ram_block4a38.PORTADATAIN
data_a[6] => ram_block4a54.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[7] => ram_block4a23.PORTADATAIN
data_a[7] => ram_block4a39.PORTADATAIN
data_a[7] => ram_block4a55.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[8] => ram_block4a24.PORTADATAIN
data_a[8] => ram_block4a40.PORTADATAIN
data_a[8] => ram_block4a56.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[9] => ram_block4a25.PORTADATAIN
data_a[9] => ram_block4a41.PORTADATAIN
data_a[9] => ram_block4a57.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[10] => ram_block4a26.PORTADATAIN
data_a[10] => ram_block4a42.PORTADATAIN
data_a[10] => ram_block4a58.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[11] => ram_block4a27.PORTADATAIN
data_a[11] => ram_block4a43.PORTADATAIN
data_a[11] => ram_block4a59.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[12] => ram_block4a28.PORTADATAIN
data_a[12] => ram_block4a44.PORTADATAIN
data_a[12] => ram_block4a60.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[13] => ram_block4a29.PORTADATAIN
data_a[13] => ram_block4a45.PORTADATAIN
data_a[13] => ram_block4a61.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[14] => ram_block4a30.PORTADATAIN
data_a[14] => ram_block4a46.PORTADATAIN
data_a[14] => ram_block4a62.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[15] => ram_block4a31.PORTADATAIN
data_a[15] => ram_block4a47.PORTADATAIN
data_a[15] => ram_block4a63.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[0] => ram_block4a16.PORTBDATAIN
data_b[0] => ram_block4a32.PORTBDATAIN
data_b[0] => ram_block4a48.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[1] => ram_block4a17.PORTBDATAIN
data_b[1] => ram_block4a33.PORTBDATAIN
data_b[1] => ram_block4a49.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[2] => ram_block4a18.PORTBDATAIN
data_b[2] => ram_block4a34.PORTBDATAIN
data_b[2] => ram_block4a50.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[3] => ram_block4a19.PORTBDATAIN
data_b[3] => ram_block4a35.PORTBDATAIN
data_b[3] => ram_block4a51.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[4] => ram_block4a20.PORTBDATAIN
data_b[4] => ram_block4a36.PORTBDATAIN
data_b[4] => ram_block4a52.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[5] => ram_block4a21.PORTBDATAIN
data_b[5] => ram_block4a37.PORTBDATAIN
data_b[5] => ram_block4a53.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[6] => ram_block4a22.PORTBDATAIN
data_b[6] => ram_block4a38.PORTBDATAIN
data_b[6] => ram_block4a54.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[7] => ram_block4a23.PORTBDATAIN
data_b[7] => ram_block4a39.PORTBDATAIN
data_b[7] => ram_block4a55.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[8] => ram_block4a24.PORTBDATAIN
data_b[8] => ram_block4a40.PORTBDATAIN
data_b[8] => ram_block4a56.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[9] => ram_block4a25.PORTBDATAIN
data_b[9] => ram_block4a41.PORTBDATAIN
data_b[9] => ram_block4a57.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[10] => ram_block4a26.PORTBDATAIN
data_b[10] => ram_block4a42.PORTBDATAIN
data_b[10] => ram_block4a58.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[11] => ram_block4a27.PORTBDATAIN
data_b[11] => ram_block4a43.PORTBDATAIN
data_b[11] => ram_block4a59.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[12] => ram_block4a28.PORTBDATAIN
data_b[12] => ram_block4a44.PORTBDATAIN
data_b[12] => ram_block4a60.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[13] => ram_block4a29.PORTBDATAIN
data_b[13] => ram_block4a45.PORTBDATAIN
data_b[13] => ram_block4a61.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[14] => ram_block4a30.PORTBDATAIN
data_b[14] => ram_block4a46.PORTBDATAIN
data_b[14] => ram_block4a62.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[15] => ram_block4a31.PORTBDATAIN
data_b[15] => ram_block4a47.PORTBDATAIN
data_b[15] => ram_block4a63.PORTBDATAIN
q_a[0] <= mux_qv7:mux7.result[0]
q_a[1] <= mux_qv7:mux7.result[1]
q_a[2] <= mux_qv7:mux7.result[2]
q_a[3] <= mux_qv7:mux7.result[3]
q_a[4] <= mux_qv7:mux7.result[4]
q_a[5] <= mux_qv7:mux7.result[5]
q_a[6] <= mux_qv7:mux7.result[6]
q_a[7] <= mux_qv7:mux7.result[7]
q_a[8] <= mux_qv7:mux7.result[8]
q_a[9] <= mux_qv7:mux7.result[9]
q_a[10] <= mux_qv7:mux7.result[10]
q_a[11] <= mux_qv7:mux7.result[11]
q_a[12] <= mux_qv7:mux7.result[12]
q_a[13] <= mux_qv7:mux7.result[13]
q_a[14] <= mux_qv7:mux7.result[14]
q_a[15] <= mux_qv7:mux7.result[15]
q_b[0] <= mux_qv7:mux8.result[0]
q_b[1] <= mux_qv7:mux8.result[1]
q_b[2] <= mux_qv7:mux8.result[2]
q_b[3] <= mux_qv7:mux8.result[3]
q_b[4] <= mux_qv7:mux8.result[4]
q_b[5] <= mux_qv7:mux8.result[5]
q_b[6] <= mux_qv7:mux8.result[6]
q_b[7] <= mux_qv7:mux8.result[7]
q_b[8] <= mux_qv7:mux8.result[8]
q_b[9] <= mux_qv7:mux8.result[9]
q_b[10] <= mux_qv7:mux8.result[10]
q_b[11] <= mux_qv7:mux8.result[11]
q_b[12] <= mux_qv7:mux8.result[12]
q_b[13] <= mux_qv7:mux8.result[13]
q_b[14] <= mux_qv7:mux8.result[14]
q_b[15] <= mux_qv7:mux8.result[15]
wren_a => decode_r37:decode5.enable
wren_b => decode_r37:decode6.enable


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|decode_r37:decode5
data[0] => w_anode1032w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1053w[1].IN0
data[0] => w_anode1061w[1].IN1
data[1] => w_anode1032w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1061w[2].IN1
enable => w_anode1032w[1].IN0
enable => w_anode1045w[1].IN0
enable => w_anode1053w[1].IN0
enable => w_anode1061w[1].IN0
eq[0] <= w_anode1032w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1045w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1053w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1061w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|decode_r37:decode6
data[0] => w_anode1032w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1053w[1].IN0
data[0] => w_anode1061w[1].IN1
data[1] => w_anode1032w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1061w[2].IN1
enable => w_anode1032w[1].IN0
enable => w_anode1045w[1].IN0
enable => w_anode1053w[1].IN0
enable => w_anode1061w[1].IN0
eq[0] <= w_anode1032w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1045w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1053w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1061w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|decode_r37:decode_a
data[0] => w_anode1032w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1053w[1].IN0
data[0] => w_anode1061w[1].IN1
data[1] => w_anode1032w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1061w[2].IN1
enable => w_anode1032w[1].IN0
enable => w_anode1045w[1].IN0
enable => w_anode1053w[1].IN0
enable => w_anode1061w[1].IN0
eq[0] <= w_anode1032w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1045w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1053w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1061w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|decode_r37:decode_b
data[0] => w_anode1032w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1053w[1].IN0
data[0] => w_anode1061w[1].IN1
data[1] => w_anode1032w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1061w[2].IN1
enable => w_anode1032w[1].IN0
enable => w_anode1045w[1].IN0
enable => w_anode1053w[1].IN0
enable => w_anode1061w[1].IN0
eq[0] <= w_anode1032w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1045w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1053w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1061w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|mux_qv7:mux7
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|mux_qv7:mux8
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count
aclr => counter_reg_bit9a[13].ACLR
aclr => counter_reg_bit9a[12].ACLR
aclr => counter_reg_bit9a[11].ACLR
aclr => counter_reg_bit9a[10].ACLR
aclr => counter_reg_bit9a[9].ACLR
aclr => counter_reg_bit9a[8].ACLR
aclr => counter_reg_bit9a[7].ACLR
aclr => counter_reg_bit9a[6].ACLR
aclr => counter_reg_bit9a[5].ACLR
aclr => counter_reg_bit9a[4].ACLR
aclr => counter_reg_bit9a[3].ACLR
aclr => counter_reg_bit9a[2].ACLR
aclr => counter_reg_bit9a[1].ACLR
aclr => counter_reg_bit9a[0].ACLR
clock => counter_reg_bit9a[13].CLK
clock => counter_reg_bit9a[12].CLK
clock => counter_reg_bit9a[11].CLK
clock => counter_reg_bit9a[10].CLK
clock => counter_reg_bit9a[9].CLK
clock => counter_reg_bit9a[8].CLK
clock => counter_reg_bit9a[7].CLK
clock => counter_reg_bit9a[6].CLK
clock => counter_reg_bit9a[5].CLK
clock => counter_reg_bit9a[4].CLK
clock => counter_reg_bit9a[3].CLK
clock => counter_reg_bit9a[2].CLK
clock => counter_reg_bit9a[1].CLK
clock => counter_reg_bit9a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit9a[0].REGOUT
q[1] <= counter_reg_bit9a[1].REGOUT
q[2] <= counter_reg_bit9a[2].REGOUT
q[3] <= counter_reg_bit9a[3].REGOUT
q[4] <= counter_reg_bit9a[4].REGOUT
q[5] <= counter_reg_bit9a[5].REGOUT
q[6] <= counter_reg_bit9a[6].REGOUT
q[7] <= counter_reg_bit9a[7].REGOUT
q[8] <= counter_reg_bit9a[8].REGOUT
q[9] <= counter_reg_bit9a[9].REGOUT
q[10] <= counter_reg_bit9a[10].REGOUT
q[11] <= counter_reg_bit9a[11].REGOUT
q[12] <= counter_reg_bit9a[12].REGOUT
q[13] <= counter_reg_bit9a[13].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|main|FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr
aclr => counter_reg_bit9a[13].ACLR
aclr => counter_reg_bit9a[12].ACLR
aclr => counter_reg_bit9a[11].ACLR
aclr => counter_reg_bit9a[10].ACLR
aclr => counter_reg_bit9a[9].ACLR
aclr => counter_reg_bit9a[8].ACLR
aclr => counter_reg_bit9a[7].ACLR
aclr => counter_reg_bit9a[6].ACLR
aclr => counter_reg_bit9a[5].ACLR
aclr => counter_reg_bit9a[4].ACLR
aclr => counter_reg_bit9a[3].ACLR
aclr => counter_reg_bit9a[2].ACLR
aclr => counter_reg_bit9a[1].ACLR
aclr => counter_reg_bit9a[0].ACLR
clock => counter_reg_bit9a[13].CLK
clock => counter_reg_bit9a[12].CLK
clock => counter_reg_bit9a[11].CLK
clock => counter_reg_bit9a[10].CLK
clock => counter_reg_bit9a[9].CLK
clock => counter_reg_bit9a[8].CLK
clock => counter_reg_bit9a[7].CLK
clock => counter_reg_bit9a[6].CLK
clock => counter_reg_bit9a[5].CLK
clock => counter_reg_bit9a[4].CLK
clock => counter_reg_bit9a[3].CLK
clock => counter_reg_bit9a[2].CLK
clock => counter_reg_bit9a[1].CLK
clock => counter_reg_bit9a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit9a[0].REGOUT
q[1] <= counter_reg_bit9a[1].REGOUT
q[2] <= counter_reg_bit9a[2].REGOUT
q[3] <= counter_reg_bit9a[3].REGOUT
q[4] <= counter_reg_bit9a[4].REGOUT
q[5] <= counter_reg_bit9a[5].REGOUT
q[6] <= counter_reg_bit9a[6].REGOUT
q[7] <= counter_reg_bit9a[7].REGOUT
q[8] <= counter_reg_bit9a[8].REGOUT
q[9] <= counter_reg_bit9a[9].REGOUT
q[10] <= counter_reg_bit9a[10].REGOUT
q[11] <= counter_reg_bit9a[11].REGOUT
q[12] <= counter_reg_bit9a[12].REGOUT
q[13] <= counter_reg_bit9a[13].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|main|SPI_MASTER_UC:mbed_instant
SYS_CLK => SPI_CLK_8[0].CLK
SYS_CLK => SPI_CLK_8[1].CLK
SYS_CLK => SPI_CLK_8[2].CLK
RST => SPI_CLK_8.OUTPUTSELECT
RST => SPI_CLK_8.OUTPUTSELECT
RST => SPI_CLK_8.OUTPUTSELECT
ENA => CSbar~reg0.DATAIN
DATA_MOSI[0] => data_out.DATAB
DATA_MOSI[1] => data_out.DATAB
DATA_MOSI[2] => data_out.DATAB
DATA_MOSI[3] => data_out.DATAB
DATA_MOSI[4] => data_out.DATAB
DATA_MOSI[5] => data_out.DATAB
DATA_MOSI[6] => data_out.DATAB
DATA_MOSI[7] => data_out.DATAB
DATA_MOSI[8] => data_out.DATAB
DATA_MOSI[9] => data_out.DATAB
DATA_MOSI[10] => data_out.DATAB
DATA_MOSI[11] => data_out.DATAB
DATA_MOSI[12] => data_out.DATAB
DATA_MOSI[13] => data_out.DATAB
DATA_MOSI[14] => data_out.DATAB
DATA_MOSI[15] => data_out.DATAB
MISO => data_in.DATAA
MOSI <= MOSI~reg0.DB_MAX_OUTPUT_PORT_TYPE
CSbar <= CSbar~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCK <= SPI_CLK_8[1].DB_MAX_OUTPUT_PORT_TYPE
FIN <= FIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[0] <= <GND>
DATA_MISO[1] <= data_in_final[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[2] <= data_in_final[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[3] <= data_in_final[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[4] <= data_in_final[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[5] <= data_in_final[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[6] <= data_in_final[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[7] <= data_in_final[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[8] <= data_in_final[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[9] <= data_in_final[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[10] <= data_in_final[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[11] <= data_in_final[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[12] <= data_in_final[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[13] <= data_in_final[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[14] <= data_in_final[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_MISO[15] <= data_in_final[14].DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex3
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex2
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex1
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex0
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex7
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex6
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex5
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_encoder:hex4
number[0] => Decoder0.IN4
number[1] => Decoder0.IN3
number[2] => Decoder0.IN2
number[3] => Decoder0.IN1
number[4] => Decoder0.IN0
code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


